TimeQuest Timing Analyzer report for Projeto
Wed Apr 11 16:02:51 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ClkDividerN:clk_div_4hz|clkOut'
 14. Slow 1200mV 85C Model Hold: 'ClkDividerN:clk_div_4hz|clkOut'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'ClkDividerN:clk_div_4hz|clkOut'
 25. Slow 1200mV 0C Model Hold: 'ClkDividerN:clk_div_4hz|clkOut'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'ClkDividerN:clk_div_4hz|clkOut'
 35. Fast 1200mV 0C Model Hold: 'ClkDividerN:clk_div_4hz|clkOut'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Projeto                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Clock Name                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                            ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; ClkDividerN:clk_div_4hz|clkOut ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClkDividerN:clk_div_4hz|clkOut } ;
; CLOCK_50                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                       ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                   ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 198.29 MHz ; 198.29 MHz      ; CLOCK_50                       ;      ;
; 364.96 MHz ; 364.96 MHz      ; ClkDividerN:clk_div_4hz|clkOut ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -4.043 ; -67.149       ;
; ClkDividerN:clk_div_4hz|clkOut ; -1.740 ; -27.830       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; ClkDividerN:clk_div_4hz|clkOut ; 0.388 ; 0.000         ;
; CLOCK_50                       ; 0.655 ; 0.000         ;
+--------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -3.000 ; -44.120       ;
; ClkDividerN:clk_div_4hz|clkOut ; -1.285 ; -26.985       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                            ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.043 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.960      ;
; -4.003 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.920      ;
; -3.992 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.909      ;
; -3.986 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.903      ;
; -3.978 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.895      ;
; -3.938 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.858      ;
; -3.832 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.750      ;
; -3.770 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.690      ;
; -3.737 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.657      ;
; -3.681 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.599      ;
; -3.670 ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.588      ;
; -3.668 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.585      ;
; -3.645 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.562      ;
; -3.563 ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.481      ;
; -3.546 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.466      ;
; -3.538 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.458      ;
; -3.491 ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.409      ;
; -3.485 ; ClkDividerN:clk_div_4hz|s_divCounter[13] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.401      ;
; -3.470 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.387      ;
; -3.430 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.350      ;
; -3.360 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.280      ;
; -3.336 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.252      ;
; -3.335 ; ClkDividerN:clk_div_4hz|s_divCounter[15] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.251      ;
; -3.237 ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.155      ;
; -3.211 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.131      ;
; -3.195 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.112      ;
; -3.175 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.091      ;
; -3.104 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.024      ;
; -3.007 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.927      ;
; -2.883 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.803      ;
; -2.868 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.787      ;
; -2.774 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.689      ;
; -2.774 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.689      ;
; -2.774 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.689      ;
; -2.751 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.669      ;
; -2.744 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.659      ;
; -2.744 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.659      ;
; -2.744 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.659      ;
; -2.728 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.648      ;
; -2.720 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.635      ;
; -2.720 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.635      ;
; -2.720 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.635      ;
; -2.719 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.634      ;
; -2.719 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.634      ;
; -2.719 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.634      ;
; -2.709 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.624      ;
; -2.709 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.624      ;
; -2.709 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.624      ;
; -2.701 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.621      ;
; -2.699 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.617      ;
; -2.696 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.610      ;
; -2.693 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.613      ;
; -2.688 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.606      ;
; -2.682 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.601      ;
; -2.680 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.594      ;
; -2.679 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.597      ;
; -2.679 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.597      ;
; -2.679 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.597      ;
; -2.666 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.580      ;
; -2.663 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.578      ;
; -2.661 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.576      ;
; -2.660 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.575      ;
; -2.650 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.564      ;
; -2.642 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.556      ;
; -2.641 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.555      ;
; -2.637 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.557      ;
; -2.633 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.548      ;
; -2.631 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.545      ;
; -2.631 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.546      ;
; -2.630 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.545      ;
; -2.626 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.540      ;
; -2.625 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.539      ;
; -2.615 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.533      ;
; -2.615 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.529      ;
; -2.609 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.524      ;
; -2.608 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.523      ;
; -2.607 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.522      ;
; -2.606 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.521      ;
; -2.606 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.521      ;
; -2.605 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.520      ;
; -2.601 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.518      ;
; -2.598 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.516      ;
; -2.598 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.513      ;
; -2.596 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.511      ;
; -2.595 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.510      ;
; -2.592 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.512      ;
; -2.592 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.511      ;
; -2.585 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.502      ;
; -2.574 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.493      ;
; -2.572 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.489      ;
; -2.570 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.488      ;
; -2.570 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.490      ;
; -2.568 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.486      ;
; -2.568 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.486      ;
; -2.566 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.484      ;
; -2.565 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.483      ;
; -2.562 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.481      ;
; -2.561 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.478      ;
; -2.557 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.477      ;
; -2.557 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.475      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClkDividerN:clk_div_4hz|clkOut'                                                                                                                                         ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.740 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.660      ;
; -1.740 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.660      ;
; -1.609 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.079     ; 2.528      ;
; -1.609 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.079     ; 2.528      ;
; -1.586 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.506      ;
; -1.586 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.506      ;
; -1.545 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.466      ;
; -1.493 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.414      ;
; -1.493 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.414      ;
; -1.493 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.414      ;
; -1.493 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.414      ;
; -1.493 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.414      ;
; -1.440 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.079     ; 2.359      ;
; -1.440 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.079     ; 2.359      ;
; -1.426 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.508     ; 1.916      ;
; -1.418 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.339      ;
; -1.407 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.508     ; 1.897      ;
; -1.400 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.320      ;
; -1.400 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.320      ;
; -1.400 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.320      ;
; -1.400 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.320      ;
; -1.400 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.320      ;
; -1.395 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.315      ;
; -1.395 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.315      ;
; -1.391 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.312      ;
; -1.391 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.312      ;
; -1.391 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.312      ;
; -1.391 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.312      ;
; -1.391 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.312      ;
; -1.339 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.260      ;
; -1.339 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.260      ;
; -1.339 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.260      ;
; -1.339 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.260      ;
; -1.339 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.260      ;
; -1.326 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.246      ;
; -1.310 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.231      ;
; -1.296 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.335      ; 2.629      ;
; -1.296 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.335      ; 2.629      ;
; -1.292 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.212      ;
; -1.279 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.199      ;
; -1.271 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.191      ;
; -1.263 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.183      ;
; -1.256 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.176      ;
; -1.238 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.159      ;
; -1.238 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.159      ;
; -1.238 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.159      ;
; -1.238 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.159      ;
; -1.238 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.159      ;
; -1.229 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.149      ;
; -1.226 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.146      ;
; -1.226 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.146      ;
; -1.226 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.146      ;
; -1.226 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.146      ;
; -1.226 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.146      ;
; -1.198 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.118      ;
; -1.159 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.334      ; 2.491      ;
; -1.159 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.334      ; 2.491      ;
; -1.142 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.335      ; 2.475      ;
; -1.142 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.335      ; 2.475      ;
; -1.139 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 2.060      ;
; -1.106 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.026      ;
; -1.099 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.019      ;
; -1.087 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.007      ;
; -1.083 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.003      ;
; -1.083 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.003      ;
; -1.083 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.003      ;
; -1.083 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.003      ;
; -1.083 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 2.003      ;
; -1.036 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.956      ;
; -1.001 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.921      ;
; -0.996 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.334      ; 2.328      ;
; -0.996 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.334      ; 2.328      ;
; -0.985 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.906      ;
; -0.980 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.900      ;
; -0.967 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.887      ;
; -0.957 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.877      ;
; -0.954 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.874      ;
; -0.952 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.872      ;
; -0.949 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.869      ;
; -0.945 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.335      ; 2.278      ;
; -0.945 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.335      ; 2.278      ;
; -0.938 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.095     ; 1.841      ;
; -0.929 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.850      ;
; -0.920 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.840      ;
; -0.915 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.836      ;
; -0.915 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.836      ;
; -0.915 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.836      ;
; -0.915 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.836      ;
; -0.915 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.836      ;
; -0.908 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.828      ;
; -0.895 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.816      ;
; -0.881 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.801      ;
; -0.858 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.778      ;
; -0.857 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.777      ;
; -0.825 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.078     ; 1.745      ;
; -0.798 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.077     ; 1.719      ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClkDividerN:clk_div_4hz|clkOut'                                                                                                                                                 ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.388 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.095      ; 0.669      ;
; 0.393 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.095      ; 0.674      ;
; 0.405 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.669      ;
; 0.411 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.674      ;
; 0.460 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.724      ;
; 0.475 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.738      ;
; 0.475 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.738      ;
; 0.477 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.095      ; 0.758      ;
; 0.609 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.873      ;
; 0.610 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.874      ;
; 0.622 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.885      ;
; 0.630 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.894      ;
; 0.652 ; Counter4Bits:m_tens_cnt|s_value[3]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.508      ; 1.346      ;
; 0.662 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.925      ;
; 0.692 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 0.955      ;
; 0.702 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.966      ;
; 0.707 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.971      ;
; 0.707 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.971      ;
; 0.713 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.977      ;
; 0.716 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.980      ;
; 0.718 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 0.982      ;
; 0.780 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.508      ; 1.474      ;
; 0.803 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.066      ;
; 0.805 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.069      ;
; 0.819 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.083      ;
; 0.837 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.100      ;
; 0.888 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.152      ;
; 0.916 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.336     ; 0.766      ;
; 0.964 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.228      ;
; 0.965 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.229      ;
; 0.981 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.244      ;
; 1.005 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.269      ;
; 1.035 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.336     ; 0.885      ;
; 1.039 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.303      ;
; 1.072 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.335      ;
; 1.083 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.347      ;
; 1.091 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.355      ;
; 1.092 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.356      ;
; 1.093 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.357      ;
; 1.107 ; Counter4Bits:m_tens_cnt|s_value[3]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.370      ;
; 1.137 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.400      ;
; 1.143 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.407      ;
; 1.148 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.336     ; 0.998      ;
; 1.153 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.416      ;
; 1.156 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.420      ;
; 1.157 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.421      ;
; 1.173 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.437      ;
; 1.174 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.438      ;
; 1.176 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.439      ;
; 1.226 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.489      ;
; 1.229 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 1.492      ;
; 1.235 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.499      ;
; 1.245 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.509      ;
; 1.270 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.534      ;
; 1.290 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.554      ;
; 1.294 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.558      ;
; 1.366 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.630      ;
; 1.510 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.774      ;
; 1.510 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.774      ;
; 1.510 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.774      ;
; 1.510 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.774      ;
; 1.510 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.774      ;
; 1.511 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.775      ;
; 1.537 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.801      ;
; 1.563 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.256      ;
; 1.563 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.256      ;
; 1.576 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.840      ;
; 1.616 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.880      ;
; 1.666 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.359      ;
; 1.666 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.359      ;
; 1.695 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.959      ;
; 1.695 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.959      ;
; 1.695 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.959      ;
; 1.695 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.959      ;
; 1.695 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.959      ;
; 1.699 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 1.963      ;
; 1.759 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.452      ;
; 1.759 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.452      ;
; 1.769 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.336     ; 1.619      ;
; 1.782 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 2.046      ;
; 1.813 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.506      ;
; 1.813 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.506      ;
; 1.817 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 2.081      ;
; 1.817 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 2.081      ;
; 1.817 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 2.081      ;
; 1.817 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 2.081      ;
; 1.817 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.078      ; 2.081      ;
; 1.849 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 2.112      ;
; 1.871 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.564      ;
; 1.871 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.507      ; 2.564      ;
; 1.932 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 2.195      ;
; 1.932 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 2.195      ;
; 1.932 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.077      ; 2.195      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.655 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.926      ;
; 0.660 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.681 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.948      ;
; 0.973 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.983 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.251      ;
; 0.983 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.254      ;
; 0.984 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.252      ;
; 0.985 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.987 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.987 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.256      ;
; 0.989 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.257      ;
; 0.990 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.992 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.260      ;
; 0.992 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.260      ;
; 0.992 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.995 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.262      ;
; 1.094 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.363      ;
; 1.095 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.363      ;
; 1.095 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.099 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.368      ;
; 1.109 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.376      ;
; 1.110 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.378      ;
; 1.111 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.378      ;
; 1.113 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.381      ;
; 1.113 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.381      ;
; 1.113 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.383      ;
; 1.116 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.383      ;
; 1.118 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.388      ;
; 1.118 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.386      ;
; 1.118 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.386      ;
; 1.130 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.397      ;
; 1.137 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.404      ;
; 1.138 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.405      ;
; 1.140 ; ClkDividerN:clk_div_4hz|s_divCounter[15] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.407      ;
; 1.174 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.441      ;
; 1.197 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.466      ;
; 1.221 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.221 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.489      ;
; 1.225 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.492      ;
; 1.226 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.493      ;
; 1.226 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.493      ;
; 1.226 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.494      ;
; 1.235 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.502      ;
; 1.235 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.502      ;
; 1.239 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.507      ;
; 1.239 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.507      ;
; 1.240 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.242 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.510      ;
; 1.242 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.509      ;
; 1.243 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.510      ;
; 1.244 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.512      ;
; 1.244 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.512      ;
; 1.247 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.514      ;
; 1.256 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.523      ;
; 1.264 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.531      ;
; 1.282 ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.551      ;
; 1.300 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.567      ;
; 1.306 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.575      ;
; 1.319 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.587      ;
; 1.323 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.592      ;
; 1.346 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.613      ;
; 1.347 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.614      ;
; 1.349 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.619      ;
; 1.351 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.618      ;
; 1.352 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.619      ;
; 1.361 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.629      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                    ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 215.66 MHz ; 215.66 MHz      ; CLOCK_50                       ;      ;
; 402.9 MHz  ; 402.9 MHz       ; ClkDividerN:clk_div_4hz|clkOut ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -3.637 ; -57.524       ;
; ClkDividerN:clk_div_4hz|clkOut ; -1.482 ; -23.432       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; ClkDividerN:clk_div_4hz|clkOut ; 0.340 ; 0.000         ;
; CLOCK_50                       ; 0.598 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -3.000 ; -44.120       ;
; ClkDividerN:clk_div_4hz|clkOut ; -1.285 ; -26.985       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                             ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.637 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.564      ;
; -3.612 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.539      ;
; -3.582 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.509      ;
; -3.582 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.509      ;
; -3.573 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.500      ;
; -3.542 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.473      ;
; -3.435 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.366      ;
; -3.388 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.316      ;
; -3.372 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.303      ;
; -3.308 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.235      ;
; -3.288 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.215      ;
; -3.257 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.185      ;
; -3.247 ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.175      ;
; -3.202 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.133      ;
; -3.157 ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.085      ;
; -3.153 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.084      ;
; -3.133 ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.061      ;
; -3.096 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.023      ;
; -3.080 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.011      ;
; -3.076 ; ClkDividerN:clk_div_4hz|s_divCounter[13] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.002      ;
; -3.002 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.933      ;
; -2.973 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.899      ;
; -2.947 ; ClkDividerN:clk_div_4hz|s_divCounter[15] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.873      ;
; -2.919 ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.847      ;
; -2.843 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.770      ;
; -2.842 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.773      ;
; -2.837 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.763      ;
; -2.727 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.658      ;
; -2.682 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.613      ;
; -2.570 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.500      ;
; -2.541 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.472      ;
; -2.467 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.392      ;
; -2.467 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.392      ;
; -2.466 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.391      ;
; -2.442 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.367      ;
; -2.442 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.367      ;
; -2.441 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.366      ;
; -2.412 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.337      ;
; -2.412 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.337      ;
; -2.412 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.337      ;
; -2.412 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.337      ;
; -2.411 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.336      ;
; -2.411 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.336      ;
; -2.403 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.328      ;
; -2.403 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.328      ;
; -2.402 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.327      ;
; -2.395 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.317      ;
; -2.391 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.320      ;
; -2.382 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.305      ;
; -2.372 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.301      ;
; -2.372 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.301      ;
; -2.371 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.300      ;
; -2.370 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.292      ;
; -2.366 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.291      ;
; -2.364 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.289      ;
; -2.363 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.288      ;
; -2.361 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.292      ;
; -2.357 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.280      ;
; -2.341 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.266      ;
; -2.340 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.262      ;
; -2.340 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.262      ;
; -2.339 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.264      ;
; -2.338 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.263      ;
; -2.331 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.253      ;
; -2.327 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.250      ;
; -2.327 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.250      ;
; -2.321 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.252      ;
; -2.320 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.249      ;
; -2.318 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.241      ;
; -2.312 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.241      ;
; -2.311 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.236      ;
; -2.311 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.236      ;
; -2.309 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.234      ;
; -2.309 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.234      ;
; -2.308 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.233      ;
; -2.308 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.233      ;
; -2.302 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.227      ;
; -2.300 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.226      ;
; -2.300 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.225      ;
; -2.299 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.224      ;
; -2.287 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.214      ;
; -2.282 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.213      ;
; -2.271 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.200      ;
; -2.271 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.200      ;
; -2.269 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.198      ;
; -2.268 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.197      ;
; -2.267 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.197      ;
; -2.265 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.194      ;
; -2.265 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.194      ;
; -2.264 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.193      ;
; -2.242 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.173      ;
; -2.241 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.172      ;
; -2.240 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.169      ;
; -2.220 ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.146      ;
; -2.219 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.146      ;
; -2.217 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.144      ;
; -2.215 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.141      ;
; -2.215 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.141      ;
; -2.214 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.140      ;
; -2.207 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.135      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClkDividerN:clk_div_4hz|clkOut'                                                                                                                                          ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.482 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.411      ;
; -1.482 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.411      ;
; -1.399 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.071     ; 2.327      ;
; -1.399 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.071     ; 2.327      ;
; -1.342 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.271      ;
; -1.342 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.271      ;
; -1.311 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.241      ;
; -1.311 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.241      ;
; -1.311 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.241      ;
; -1.311 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.241      ;
; -1.311 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.241      ;
; -1.267 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.198      ;
; -1.267 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.198      ;
; -1.267 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.198      ;
; -1.267 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.198      ;
; -1.267 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.198      ;
; -1.267 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.071     ; 2.195      ;
; -1.267 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.071     ; 2.195      ;
; -1.199 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.467     ; 1.731      ;
; -1.199 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.128      ;
; -1.199 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.128      ;
; -1.194 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.124      ;
; -1.189 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.118      ;
; -1.189 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.118      ;
; -1.189 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.118      ;
; -1.189 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.118      ;
; -1.189 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 2.118      ;
; -1.178 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.467     ; 1.710      ;
; -1.171 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.101      ;
; -1.171 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.101      ;
; -1.171 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.101      ;
; -1.171 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.101      ;
; -1.171 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.101      ;
; -1.127 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.058      ;
; -1.127 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.058      ;
; -1.127 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.058      ;
; -1.127 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.058      ;
; -1.127 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 2.058      ;
; -1.114 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.044      ;
; -1.087 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.017      ;
; -1.085 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 2.015      ;
; -1.070 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.311      ; 2.380      ;
; -1.070 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.311      ; 2.380      ;
; -1.066 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.996      ;
; -1.058 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.988      ;
; -1.057 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 1.986      ;
; -1.057 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 1.986      ;
; -1.057 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 1.986      ;
; -1.057 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 1.986      ;
; -1.057 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.070     ; 1.986      ;
; -1.043 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.973      ;
; -1.042 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.973      ;
; -1.042 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.973      ;
; -1.042 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.973      ;
; -1.042 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.973      ;
; -1.042 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.973      ;
; -1.033 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.963      ;
; -1.017 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.947      ;
; -0.994 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.924      ;
; -0.987 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.310      ; 2.296      ;
; -0.987 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.310      ; 2.296      ;
; -0.939 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.869      ;
; -0.930 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.311      ; 2.240      ;
; -0.930 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.311      ; 2.240      ;
; -0.912 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.842      ;
; -0.911 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.841      ;
; -0.891 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.821      ;
; -0.891 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.821      ;
; -0.891 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.821      ;
; -0.891 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.821      ;
; -0.891 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.821      ;
; -0.890 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.820      ;
; -0.855 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.310      ; 2.164      ;
; -0.855 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.310      ; 2.164      ;
; -0.827 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.757      ;
; -0.827 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.757      ;
; -0.800 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.730      ;
; -0.796 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.726      ;
; -0.796 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.726      ;
; -0.786 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.311      ; 2.096      ;
; -0.786 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.311      ; 2.096      ;
; -0.781 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.711      ;
; -0.775 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.705      ;
; -0.773 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.703      ;
; -0.759 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.690      ;
; -0.759 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.690      ;
; -0.759 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.690      ;
; -0.759 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.690      ;
; -0.759 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.068     ; 1.690      ;
; -0.754 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.684      ;
; -0.748 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.678      ;
; -0.736 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.086     ; 1.649      ;
; -0.729 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.659      ;
; -0.710 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.640      ;
; -0.709 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.639      ;
; -0.684 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.614      ;
; -0.665 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.595      ;
; -0.664 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.594      ;
; -0.661 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.591      ;
; -0.625 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.069     ; 1.555      ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClkDividerN:clk_div_4hz|clkOut'                                                                                                                                                  ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.340 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.086      ; 0.608      ;
; 0.356 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.597      ;
; 0.368 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.608      ;
; 0.368 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.608      ;
; 0.425 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.665      ;
; 0.428 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.668      ;
; 0.429 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.086      ; 0.686      ;
; 0.429 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.669      ;
; 0.559 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.799      ;
; 0.560 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.800      ;
; 0.572 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.812      ;
; 0.579 ; Counter4Bits:m_tens_cnt|s_value[3]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.467      ; 1.217      ;
; 0.587 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.827      ;
; 0.604 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.844      ;
; 0.635 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.875      ;
; 0.644 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.884      ;
; 0.646 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.886      ;
; 0.646 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.886      ;
; 0.656 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.896      ;
; 0.657 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.897      ;
; 0.658 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.898      ;
; 0.707 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.467      ; 1.345      ;
; 0.727 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.967      ;
; 0.737 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.977      ;
; 0.749 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 0.989      ;
; 0.772 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.012      ;
; 0.819 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.059      ;
; 0.833 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.311     ; 0.693      ;
; 0.881 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.121      ;
; 0.883 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.123      ;
; 0.902 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.142      ;
; 0.927 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.167      ;
; 0.958 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.311     ; 0.818      ;
; 0.960 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.200      ;
; 0.966 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.206      ;
; 0.988 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.228      ;
; 0.993 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.233      ;
; 0.995 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.235      ;
; 0.996 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.236      ;
; 1.011 ; Counter4Bits:m_tens_cnt|s_value[3]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.252      ;
; 1.022 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.262      ;
; 1.041 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.281      ;
; 1.043 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.283      ;
; 1.054 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.294      ;
; 1.056 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.296      ;
; 1.064 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.311     ; 0.924      ;
; 1.065 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.305      ;
; 1.077 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.317      ;
; 1.082 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.322      ;
; 1.117 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.357      ;
; 1.120 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.361      ;
; 1.121 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.361      ;
; 1.127 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.367      ;
; 1.158 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.398      ;
; 1.173 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.413      ;
; 1.198 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.438      ;
; 1.236 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.476      ;
; 1.380 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.621      ;
; 1.380 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.621      ;
; 1.380 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.621      ;
; 1.380 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.621      ;
; 1.380 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.621      ;
; 1.380 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.620      ;
; 1.402 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.642      ;
; 1.421 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.466      ; 2.058      ;
; 1.421 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.466      ; 2.058      ;
; 1.447 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.687      ;
; 1.474 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.714      ;
; 1.497 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.465      ; 2.133      ;
; 1.497 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.465      ; 2.133      ;
; 1.555 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.795      ;
; 1.555 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.795      ;
; 1.555 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.795      ;
; 1.555 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.795      ;
; 1.555 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.795      ;
; 1.556 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.796      ;
; 1.624 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.311     ; 1.484      ;
; 1.626 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.466      ; 2.263      ;
; 1.626 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.466      ; 2.263      ;
; 1.638 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.878      ;
; 1.647 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.465      ; 2.283      ;
; 1.647 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.465      ; 2.283      ;
; 1.659 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.900      ;
; 1.659 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.900      ;
; 1.659 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.900      ;
; 1.659 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.900      ;
; 1.659 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.070      ; 1.900      ;
; 1.676 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.069      ; 1.916      ;
; 1.726 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.466      ; 2.363      ;
; 1.726 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.466      ; 2.363      ;
; 1.754 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.068      ; 1.993      ;
; 1.754 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.068      ; 1.993      ;
; 1.754 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.068      ; 1.993      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.598 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.623 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.867      ;
; 0.886 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.141      ;
; 0.897 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.897 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.901 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.905 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.149      ;
; 0.986 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.996 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.240      ;
; 0.997 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 0.998 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 0.999 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 1.000 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.244      ;
; 1.001 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.245      ;
; 1.002 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.246      ;
; 1.002 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.246      ;
; 1.007 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.251      ;
; 1.007 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.251      ;
; 1.009 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.253      ;
; 1.011 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.259      ;
; 1.011 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.255      ;
; 1.013 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.257      ;
; 1.013 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.257      ;
; 1.042 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.286      ;
; 1.042 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.048 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.291      ;
; 1.049 ; ClkDividerN:clk_div_4hz|s_divCounter[15] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.292      ;
; 1.082 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.325      ;
; 1.097 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.341      ;
; 1.098 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.342      ;
; 1.105 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.350      ;
; 1.106 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.350      ;
; 1.106 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.350      ;
; 1.107 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.351      ;
; 1.108 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.352      ;
; 1.108 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.352      ;
; 1.109 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.353      ;
; 1.111 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.356      ;
; 1.112 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.356      ;
; 1.114 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.357      ;
; 1.117 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.361      ;
; 1.121 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.365      ;
; 1.121 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.365      ;
; 1.122 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.366      ;
; 1.123 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.367      ;
; 1.123 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.367      ;
; 1.152 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.395      ;
; 1.158 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.401      ;
; 1.173 ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.418      ;
; 1.192 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.435      ;
; 1.195 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.439      ;
; 1.201 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.446      ;
; 1.206 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.450      ;
; 1.207 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.451      ;
; 1.214 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.462      ;
; 1.215 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.460      ;
; 1.216 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.460      ;
; 1.217 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.461      ;
; 1.218 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.462      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -1.458 ; -17.453       ;
; ClkDividerN:clk_div_4hz|clkOut ; -0.321 ; -3.352        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; ClkDividerN:clk_div_4hz|clkOut ; 0.176 ; 0.000         ;
; CLOCK_50                       ; 0.298 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; CLOCK_50                       ; -3.000 ; -36.942       ;
; ClkDividerN:clk_div_4hz|clkOut ; -1.000 ; -21.000       ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                             ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.458 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.403      ;
; -1.443 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.388      ;
; -1.434 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.379      ;
; -1.431 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.376      ;
; -1.424 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.369      ;
; -1.393 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.338      ;
; -1.390 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.338      ;
; -1.374 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.322      ;
; -1.315 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.260      ;
; -1.312 ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.257      ;
; -1.290 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.238      ;
; -1.282 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.227      ;
; -1.274 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.222      ;
; -1.268 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.213      ;
; -1.254 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.202      ;
; -1.249 ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.194      ;
; -1.241 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.186      ;
; -1.230 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.178      ;
; -1.224 ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.169      ;
; -1.177 ; ClkDividerN:clk_div_4hz|s_divCounter[13] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.121      ;
; -1.116 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.060      ;
; -1.116 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.064      ;
; -1.108 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.053      ;
; -1.107 ; ClkDividerN:clk_div_4hz|s_divCounter[15] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.051      ;
; -1.102 ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.047      ;
; -1.076 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.024      ;
; -1.052 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.996      ;
; -1.003 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.951      ;
; -0.965 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.913      ;
; -0.931 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.879      ;
; -0.872 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.820      ;
; -0.846 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.793      ;
; -0.846 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.794      ;
; -0.839 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.787      ;
; -0.831 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.778      ;
; -0.831 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.779      ;
; -0.823 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.771      ;
; -0.818 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.762      ;
; -0.817 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.761      ;
; -0.817 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.761      ;
; -0.813 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.760      ;
; -0.808 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.756      ;
; -0.806 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.748      ;
; -0.803 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.747      ;
; -0.802 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.746      ;
; -0.802 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.746      ;
; -0.800 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.742      ;
; -0.794 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.738      ;
; -0.793 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.737      ;
; -0.793 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.737      ;
; -0.791 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.735      ;
; -0.791 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.733      ;
; -0.790 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.738      ;
; -0.790 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.734      ;
; -0.790 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.734      ;
; -0.785 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.727      ;
; -0.784 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.728      ;
; -0.783 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.727      ;
; -0.783 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.727      ;
; -0.783 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.727      ;
; -0.782 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.724      ;
; -0.781 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.725      ;
; -0.781 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.728      ;
; -0.781 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.729      ;
; -0.780 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.724      ;
; -0.779 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.721      ;
; -0.778 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.725      ;
; -0.778 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.726      ;
; -0.776 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.718      ;
; -0.775 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.723      ;
; -0.774 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.722      ;
; -0.773 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.715      ;
; -0.772 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.714      ;
; -0.771 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.719      ;
; -0.771 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.719      ;
; -0.768 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.712      ;
; -0.766 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.708      ;
; -0.766 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.710      ;
; -0.765 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.709      ;
; -0.764 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.711      ;
; -0.764 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.712      ;
; -0.764 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.711      ;
; -0.760 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.708      ;
; -0.760 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.707      ;
; -0.759 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.703      ;
; -0.758 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.706      ;
; -0.757 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.701      ;
; -0.756 ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.700      ;
; -0.756 ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.701      ;
; -0.756 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.700      ;
; -0.756 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.700      ;
; -0.755 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.703      ;
; -0.754 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.698      ;
; -0.753 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.697      ;
; -0.753 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.697      ;
; -0.752 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.696      ;
; -0.752 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.696      ;
; -0.749 ; ClkDividerN:clk_div_4hz|s_divCounter[11] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.694      ;
; -0.749 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.693      ;
; -0.748 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.695      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClkDividerN:clk_div_4hz|clkOut'                                                                                                                                          ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.321 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.269      ;
; -0.321 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.269      ;
; -0.279 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.226      ;
; -0.279 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.226      ;
; -0.250 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.198      ;
; -0.250 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.198      ;
; -0.220 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.168      ;
; -0.197 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.144      ;
; -0.197 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.144      ;
; -0.196 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.145      ;
; -0.196 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.145      ;
; -0.196 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.145      ;
; -0.196 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.145      ;
; -0.196 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.145      ;
; -0.190 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.242     ; 0.935      ;
; -0.168 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.115      ;
; -0.168 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.115      ;
; -0.168 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.115      ;
; -0.168 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.115      ;
; -0.168 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.115      ;
; -0.168 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.242     ; 0.913      ;
; -0.161 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.109      ;
; -0.149 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.097      ;
; -0.149 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.097      ;
; -0.149 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.097      ;
; -0.149 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.097      ;
; -0.149 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.097      ;
; -0.133 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.081      ;
; -0.133 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.081      ;
; -0.125 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.074      ;
; -0.125 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.074      ;
; -0.125 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.074      ;
; -0.125 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.074      ;
; -0.125 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.074      ;
; -0.120 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.068      ;
; -0.112 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.156      ; 1.255      ;
; -0.112 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.156      ; 1.255      ;
; -0.112 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.060      ;
; -0.106 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.054      ;
; -0.102 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.050      ;
; -0.097 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.045      ;
; -0.093 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.041      ;
; -0.093 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.041      ;
; -0.086 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.033      ;
; -0.086 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.033      ;
; -0.086 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.033      ;
; -0.086 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.033      ;
; -0.086 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.040     ; 1.033      ;
; -0.066 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.015      ;
; -0.066 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.015      ;
; -0.066 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.015      ;
; -0.066 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.015      ;
; -0.066 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 1.015      ;
; -0.063 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.155      ; 1.205      ;
; -0.063 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.155      ; 1.205      ;
; -0.059 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.007      ;
; -0.054 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 1.002      ;
; -0.051 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.999      ;
; -0.041 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.156      ; 1.184      ;
; -0.041 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.156      ; 1.184      ;
; -0.026 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.974      ;
; -0.018 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.966      ;
; -0.012 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.960      ;
; -0.012 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.960      ;
; -0.012 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.960      ;
; -0.012 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.960      ;
; -0.012 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.960      ;
; 0.004  ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.944      ;
; 0.017  ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.931      ;
; 0.018  ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.930      ;
; 0.019  ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.155      ; 1.123      ;
; 0.019  ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.155      ; 1.123      ;
; 0.034  ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.914      ;
; 0.044  ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.904      ;
; 0.046  ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.902      ;
; 0.054  ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.047     ; 0.886      ;
; 0.058  ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.890      ;
; 0.062  ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.886      ;
; 0.063  ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.885      ;
; 0.068  ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|termCnt     ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.880      ;
; 0.071  ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.877      ;
; 0.071  ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.877      ;
; 0.072  ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.876      ;
; 0.081  ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.867      ;
; 0.083  ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.156      ; 1.060      ;
; 0.083  ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; 0.156      ; 1.060      ;
; 0.083  ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.865      ;
; 0.084  ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[1]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.864      ;
; 0.088  ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.860      ;
; 0.089  ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[2]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.859      ;
; 0.100  ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 0.849      ;
; 0.100  ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|termCnt    ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 0.849      ;
; 0.100  ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 0.849      ;
; 0.100  ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[2] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 0.849      ;
; 0.100  ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[3] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.038     ; 0.849      ;
; 0.119  ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[3]  ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 1.000        ; -0.039     ; 0.829      ;
+--------+---------------------------------------------+-------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClkDividerN:clk_div_4hz|clkOut'                                                                                                                                                  ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.176 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.047      ; 0.307      ;
; 0.183 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.314      ;
; 0.206 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.329      ;
; 0.218 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.341      ;
; 0.218 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.341      ;
; 0.222 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.047      ; 0.353      ;
; 0.278 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.401      ;
; 0.279 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.402      ;
; 0.282 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.405      ;
; 0.284 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.407      ;
; 0.304 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.427      ;
; 0.312 ; Counter4Bits:m_tens_cnt|s_value[3]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 0.638      ;
; 0.316 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.439      ;
; 0.322 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.445      ;
; 0.326 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.449      ;
; 0.327 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.450      ;
; 0.331 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.454      ;
; 0.336 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.459      ;
; 0.336 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.459      ;
; 0.356 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 0.682      ;
; 0.367 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.490      ;
; 0.375 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.498      ;
; 0.376 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.499      ;
; 0.377 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.500      ;
; 0.406 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.529      ;
; 0.433 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.156     ; 0.361      ;
; 0.434 ; Counter4Bits:m_units_cnt|s_value[1]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.557      ;
; 0.444 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.567      ;
; 0.445 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.568      ;
; 0.449 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.572      ;
; 0.467 ; Counter4Bits:s_tens_cnt|s_value[1]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.590      ;
; 0.487 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.156     ; 0.415      ;
; 0.498 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.621      ;
; 0.505 ; Counter4Bits:m_tens_cnt|s_value[3]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.628      ;
; 0.508 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.632      ;
; 0.510 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.633      ;
; 0.512 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.635      ;
; 0.526 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.649      ;
; 0.533 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.656      ;
; 0.536 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.659      ;
; 0.536 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.659      ;
; 0.537 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.660      ;
; 0.537 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.660      ;
; 0.545 ; Counter4Bits:m_units_cnt|s_value[2]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.668      ;
; 0.546 ; Counter4Bits:m_tens_cnt|s_value[1]          ; Counter4Bits:m_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.156     ; 0.474      ;
; 0.546 ; Counter4Bits:m_units_cnt|s_value[0]         ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.669      ;
; 0.564 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.687      ;
; 0.567 ; Counter4Bits:m_tens_cnt|s_value[2]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.690      ;
; 0.578 ; Counter4Bits:s_units_cnt|s_value[1]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.701      ;
; 0.580 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.703      ;
; 0.581 ; Counter4Bits:s_tens_cnt|s_value[0]          ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.704      ;
; 0.595 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.718      ;
; 0.601 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.724      ;
; 0.653 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.776      ;
; 0.702 ; Counter4Bits:s_units_cnt|s_value[3]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.825      ;
; 0.720 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.844      ;
; 0.720 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.844      ;
; 0.720 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.844      ;
; 0.720 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.844      ;
; 0.720 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.844      ;
; 0.727 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.850      ;
; 0.730 ; Counter4Bits:s_units_cnt|s_value[0]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.853      ;
; 0.733 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 1.059      ;
; 0.733 ; Counter4Bits:m_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 1.059      ;
; 0.740 ; Counter4Bits:s_tens_cnt|s_value[3]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.863      ;
; 0.747 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.241      ; 1.072      ;
; 0.747 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.241      ; 1.072      ;
; 0.781 ; Counter4Bits:s_tens_cnt|s_value[2]          ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.904      ;
; 0.786 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.909      ;
; 0.786 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|termCnt             ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.909      ;
; 0.786 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[2]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.909      ;
; 0.786 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.909      ;
; 0.786 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:s_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.909      ;
; 0.805 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 1.131      ;
; 0.805 ; ClkEnableGenerator:clk_enb_gen|s_counter[1] ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 1.131      ;
; 0.809 ; Counter4Bits:s_units_cnt|s_value[2]         ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.932      ;
; 0.809 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.241      ; 1.134      ;
; 0.809 ; Counter4Bits:s_tens_cnt|termCnt             ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.241      ; 1.134      ;
; 0.826 ; Counter4Bits:m_tens_cnt|s_value[0]          ; Counter4Bits:m_tens_cnt|s_value[3]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; -0.156     ; 0.754      ;
; 0.859 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[1]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 1.185      ;
; 0.859 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:m_tens_cnt|s_value[0]          ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.242      ; 1.185      ;
; 0.862 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[0]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.986      ;
; 0.862 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.986      ;
; 0.862 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[1]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.986      ;
; 0.862 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.986      ;
; 0.862 ; ClkEnableGenerator:clk_enb_gen|s_counter[0] ; Counter4Bits:s_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.040      ; 0.986      ;
; 0.868 ; Counter4Bits:m_units_cnt|s_value[3]         ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.039      ; 0.991      ;
; 0.876 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|termCnt            ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.038      ; 0.998      ;
; 0.876 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[3]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.038      ; 0.998      ;
; 0.876 ; Counter4Bits:s_units_cnt|termCnt            ; Counter4Bits:m_units_cnt|s_value[2]         ; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 0.000        ; 0.038      ; 0.998      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.298 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.311 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.437      ;
; 0.448 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.456 ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.045      ; 0.585      ;
; 0.457 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.465 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.591      ;
; 0.503 ; ClkDividerN:clk_div_4hz|clkOut           ; ClkDividerN:clk_div_4hz|clkOut           ; ClkDividerN:clk_div_4hz|clkOut ; CLOCK_50    ; 0.000        ; 1.663      ; 2.385      ;
; 0.511 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.513 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; ClkDividerN:clk_div_4hz|s_divCounter[15] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.523 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; ClkDividerN:clk_div_4hz|s_divCounter[12] ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.045      ; 0.657      ;
; 0.528 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.655      ;
; 0.545 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.043      ; 0.672      ;
; 0.577 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.705      ;
; 0.580 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[26] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; ClkDividerN:clk_div_4hz|s_divCounter[5]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; ClkDividerN:clk_div_4hz|s_divCounter[3]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; ClkDividerN:clk_div_4hz|s_divCounter[25] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.708      ;
; 0.584 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.043      ; 0.711      ;
; 0.589 ; ClkDividerN:clk_div_4hz|s_divCounter[4]  ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.715      ;
; 0.589 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.715      ;
; 0.591 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[29] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.592 ; ClkDividerN:clk_div_4hz|s_divCounter[2]  ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.593 ; ClkDividerN:clk_div_4hz|s_divCounter[0]  ; ClkDividerN:clk_div_4hz|s_divCounter[6]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; ClkDividerN:clk_div_4hz|s_divCounter[28] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; ClkDividerN:clk_div_4hz|s_divCounter[8]  ; ClkDividerN:clk_div_4hz|s_divCounter[14] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; ClkDividerN:clk_div_4hz|s_divCounter[30] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.595 ; ClkDividerN:clk_div_4hz|s_divCounter[21] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.721      ;
; 0.597 ; ClkDividerN:clk_div_4hz|s_divCounter[18] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.043      ; 0.724      ;
; 0.598 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|s_divCounter[22] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.043      ; 0.725      ;
; 0.600 ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; ClkDividerN:clk_div_4hz|s_divCounter[19] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.043      ; 0.727      ;
; 0.611 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.043      ; 0.738      ;
; 0.611 ; ClkDividerN:clk_div_4hz|s_divCounter[20] ; ClkDividerN:clk_div_4hz|s_divCounter[24] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.043      ; 0.738      ;
; 0.643 ; ClkDividerN:clk_div_4hz|s_divCounter[1]  ; ClkDividerN:clk_div_4hz|s_divCounter[7]  ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.643 ; ClkDividerN:clk_div_4hz|s_divCounter[23] ; ClkDividerN:clk_div_4hz|s_divCounter[27] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; ClkDividerN:clk_div_4hz|s_divCounter[9]  ; ClkDividerN:clk_div_4hz|s_divCounter[16] ; CLOCK_50                       ; CLOCK_50    ; 0.000        ; 0.045      ; 0.773      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Clock                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -4.043  ; 0.176 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                       ; -4.043  ; 0.298 ; N/A      ; N/A     ; -3.000              ;
;  ClkDividerN:clk_div_4hz|clkOut ; -1.740  ; 0.176 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                 ; -94.979 ; 0.0   ; 0.0      ; 0.0     ; -71.105             ;
;  CLOCK_50                       ; -67.149 ; 0.000 ; N/A      ; N/A     ; -44.120             ;
;  ClkDividerN:clk_div_4hz|clkOut ; -27.830 ; 0.000 ; N/A      ; N/A     ; -26.985             ;
+---------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKIN0             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 175      ; 0        ; 0        ; 0        ;
; ClkDividerN:clk_div_4hz|clkOut ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 908      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; 175      ; 0        ; 0        ; 0        ;
; ClkDividerN:clk_div_4hz|clkOut ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 908      ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 113   ; 113  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------+
; Clock Status Summary                                                                 ;
+--------------------------------+--------------------------------+------+-------------+
; Target                         ; Clock                          ; Type ; Status      ;
+--------------------------------+--------------------------------+------+-------------+
; CLOCK_50                       ; CLOCK_50                       ; Base ; Constrained ;
; ClkDividerN:clk_div_4hz|clkOut ; ClkDividerN:clk_div_4hz|clkOut ; Base ; Constrained ;
+--------------------------------+--------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Apr 11 16:02:49 2018
Info: Command: quartus_sta Projeto -c Projeto
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Projeto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ClkDividerN:clk_div_4hz|clkOut ClkDividerN:clk_div_4hz|clkOut
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.043             -67.149 CLOCK_50 
    Info (332119):    -1.740             -27.830 ClkDividerN:clk_div_4hz|clkOut 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 ClkDividerN:clk_div_4hz|clkOut 
    Info (332119):     0.655               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
    Info (332119):    -1.285             -26.985 ClkDividerN:clk_div_4hz|clkOut 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.637             -57.524 CLOCK_50 
    Info (332119):    -1.482             -23.432 ClkDividerN:clk_div_4hz|clkOut 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 ClkDividerN:clk_div_4hz|clkOut 
    Info (332119):     0.598               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
    Info (332119):    -1.285             -26.985 ClkDividerN:clk_div_4hz|clkOut 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.458             -17.453 CLOCK_50 
    Info (332119):    -0.321              -3.352 ClkDividerN:clk_div_4hz|clkOut 
Info (332146): Worst-case hold slack is 0.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.176               0.000 ClkDividerN:clk_div_4hz|clkOut 
    Info (332119):     0.298               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.942 CLOCK_50 
    Info (332119):    -1.000             -21.000 ClkDividerN:clk_div_4hz|clkOut 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Wed Apr 11 16:02:51 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


