(S (NP (NP (DT The) (NN introduction)) (PP (IN of) (NP (NP (JJ complex) (NNP SoCs)) (PP (IN with) (NP (JJ multiple) (NN processor) (NNS cores)))))) (VP (VBZ presents) (NP (JJ new) (NN development) (NNS challenges)) (, ,) (SBAR (JJ such) (IN that) (S (NP (NN development) (NN support)) (VP (VBZ is) (ADVP (RB now)) (NP (DT a) (JJ decisive) (NN factor)) (SBAR (WHADVP (WRB when)) (S (VP (VBG choosing) (NP (NP (DT a) (JJ System-on-Chip)) (PRN (-LRB- -LRB-) (NP (NNP SoC)) (-RRB- -RRB-)))))))))) (. .))
(S (NP (DT The) (JJ presented) (NNS developments) (NN support) (NN strategy)) (VP (VBZ addresses) (NP (DT the) (NNS challenges)) (S (VP (VBG using) (NP (DT both) (NN architecture) (CC and) (NN technology) (NNS approaches))))) (. .))
(S (NP (DT The) (NNP Multi-Core) (NNP Debug) (NNP Support) (PRN (-LRB- -LRB-) (NP (NNP MCDS)) (-RRB- -RRB-)) (NN architecture)) (VP (VBZ provides) (NP (NP (JJ flexible) (VBG triggering)) (VP (VBG using) (NP (NP (NN cross) (NNS triggers)) (CC and) (NP (DT a) (JJ multiple) (NN core) (NN break) (CC and) (JJ suspend) (NN switch)))))) (. .))
(S (NP (JJ Temporal) (NN trace) (NN ordering)) (VP (VBZ is) (VP (VBN guaranteed) (ADVP (RB down) (PP (TO to) (NP (NN cycle) (NN level)))) (PP (IN by) (NP (JJ on-chip) (NN time) (NN stamping))))) (. .))
(S (NP (DT The) (NNP Package) (NNP Sized-ICE) (PRN (-LRB- -LRB-) (NP (NNP PSI)) (-RRB- -RRB-)) (NN approach)) (VP (VBZ is) (NP (NP (DT a) (JJ novel) (NN method)) (PP (IN of) (S (VP (VBG including) (NP (NP (NN trace) (NNS buffers)) (, ,) (NP (NN overlay) (NNS memories)) (, ,) (NP (VBG processing) (NNS resources)) (CC and) (NP (NN communication) (NNS interfaces))) (PP (IN without) (S (VP (VBG changing) (NP (NN device) (NN behavior)))))))))) (. .))
(S (NP (NNP PSI)) (VP (VBZ requires) (NP (DT no) (JJ external) (NN emulation) (NN box)) (, ,) (SBAR (IN as) (S (NP (DT the) (NN debug) (NN host)) (VP (NNS interfaces) (ADVP (RB directly)) (PP (IN with) (NP (DT the) (NNP SoC))) (S (VP (VBG using) (NP (DT a) (JJ standard) (NN interface)))))))) (. .))
