#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DAC_1_viDAC8 */
#define DAC_1_viDAC8__CR0 CYREG_DAC2_CR0
#define DAC_1_viDAC8__CR1 CYREG_DAC2_CR1
#define DAC_1_viDAC8__D CYREG_DAC2_D
#define DAC_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_1_viDAC8__PM_ACT_MSK 0x04u
#define DAC_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_1_viDAC8__PM_STBY_MSK 0x04u
#define DAC_1_viDAC8__STROBE CYREG_DAC2_STROBE
#define DAC_1_viDAC8__SW0 CYREG_DAC2_SW0
#define DAC_1_viDAC8__SW2 CYREG_DAC2_SW2
#define DAC_1_viDAC8__SW3 CYREG_DAC2_SW3
#define DAC_1_viDAC8__SW4 CYREG_DAC2_SW4
#define DAC_1_viDAC8__TR CYREG_DAC2_TR
#define DAC_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define DAC_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define DAC_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define DAC_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define DAC_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define DAC_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define DAC_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define DAC_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define DAC_1_viDAC8__TST CYREG_DAC2_TST

/* DAC_2_viDAC8 */
#define DAC_2_viDAC8__CR0 CYREG_DAC3_CR0
#define DAC_2_viDAC8__CR1 CYREG_DAC3_CR1
#define DAC_2_viDAC8__D CYREG_DAC3_D
#define DAC_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_2_viDAC8__PM_ACT_MSK 0x08u
#define DAC_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_2_viDAC8__PM_STBY_MSK 0x08u
#define DAC_2_viDAC8__STROBE CYREG_DAC3_STROBE
#define DAC_2_viDAC8__SW0 CYREG_DAC3_SW0
#define DAC_2_viDAC8__SW2 CYREG_DAC3_SW2
#define DAC_2_viDAC8__SW3 CYREG_DAC3_SW3
#define DAC_2_viDAC8__SW4 CYREG_DAC3_SW4
#define DAC_2_viDAC8__TR CYREG_DAC3_TR
#define DAC_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define DAC_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define DAC_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define DAC_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define DAC_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define DAC_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define DAC_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define DAC_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define DAC_2_viDAC8__TST CYREG_DAC3_TST

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1

/* RTC_1_isr */
#define RTC_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RTC_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RTC_1_isr__INTC_MASK 0x08u
#define RTC_1_isr__INTC_NUMBER 3u
#define RTC_1_isr__INTC_PRIOR_NUM 7u
#define RTC_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define RTC_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RTC_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x200u
#define isr_1__INTC_NUMBER 9u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB15_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x04u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x10u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x10u

/* UART_1_RXInternalInterrupt */
#define UART_1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_RXInternalInterrupt__INTC_MASK 0x10u
#define UART_1_RXInternalInterrupt__INTC_NUMBER 4u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x03u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x08u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x08u

/* analog_1 */
#define analog_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define analog_1__0__MASK 0x01u
#define analog_1__0__PC CYREG_PRT3_PC0
#define analog_1__0__PORT 3u
#define analog_1__0__SHIFT 0
#define analog_1__AG CYREG_PRT3_AG
#define analog_1__AMUX CYREG_PRT3_AMUX
#define analog_1__BIE CYREG_PRT3_BIE
#define analog_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define analog_1__BYP CYREG_PRT3_BYP
#define analog_1__CTL CYREG_PRT3_CTL
#define analog_1__DM0 CYREG_PRT3_DM0
#define analog_1__DM1 CYREG_PRT3_DM1
#define analog_1__DM2 CYREG_PRT3_DM2
#define analog_1__DR CYREG_PRT3_DR
#define analog_1__INP_DIS CYREG_PRT3_INP_DIS
#define analog_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define analog_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define analog_1__LCD_EN CYREG_PRT3_LCD_EN
#define analog_1__MASK 0x01u
#define analog_1__PORT 3u
#define analog_1__PRT CYREG_PRT3_PRT
#define analog_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define analog_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define analog_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define analog_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define analog_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define analog_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define analog_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define analog_1__PS CYREG_PRT3_PS
#define analog_1__SHIFT 0
#define analog_1__SLW CYREG_PRT3_SLW

/* analog_2 */
#define analog_2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define analog_2__0__MASK 0x02u
#define analog_2__0__PC CYREG_PRT3_PC1
#define analog_2__0__PORT 3u
#define analog_2__0__SHIFT 1
#define analog_2__AG CYREG_PRT3_AG
#define analog_2__AMUX CYREG_PRT3_AMUX
#define analog_2__BIE CYREG_PRT3_BIE
#define analog_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define analog_2__BYP CYREG_PRT3_BYP
#define analog_2__CTL CYREG_PRT3_CTL
#define analog_2__DM0 CYREG_PRT3_DM0
#define analog_2__DM1 CYREG_PRT3_DM1
#define analog_2__DM2 CYREG_PRT3_DM2
#define analog_2__DR CYREG_PRT3_DR
#define analog_2__INP_DIS CYREG_PRT3_INP_DIS
#define analog_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define analog_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define analog_2__LCD_EN CYREG_PRT3_LCD_EN
#define analog_2__MASK 0x02u
#define analog_2__PORT 3u
#define analog_2__PRT CYREG_PRT3_PRT
#define analog_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define analog_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define analog_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define analog_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define analog_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define analog_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define analog_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define analog_2__PS CYREG_PRT3_PS
#define analog_2__SHIFT 1
#define analog_2__SLW CYREG_PRT3_SLW

/* analog_3 */
#define analog_3__0__INTTYPE CYREG_PICU15_INTTYPE5
#define analog_3__0__MASK 0x20u
#define analog_3__0__PC CYREG_IO_PC_PRT15_PC5
#define analog_3__0__PORT 15u
#define analog_3__0__SHIFT 5
#define analog_3__AG CYREG_PRT15_AG
#define analog_3__AMUX CYREG_PRT15_AMUX
#define analog_3__BIE CYREG_PRT15_BIE
#define analog_3__BIT_MASK CYREG_PRT15_BIT_MASK
#define analog_3__BYP CYREG_PRT15_BYP
#define analog_3__CTL CYREG_PRT15_CTL
#define analog_3__DM0 CYREG_PRT15_DM0
#define analog_3__DM1 CYREG_PRT15_DM1
#define analog_3__DM2 CYREG_PRT15_DM2
#define analog_3__DR CYREG_PRT15_DR
#define analog_3__INP_DIS CYREG_PRT15_INP_DIS
#define analog_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define analog_3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define analog_3__LCD_EN CYREG_PRT15_LCD_EN
#define analog_3__MASK 0x20u
#define analog_3__PORT 15u
#define analog_3__PRT CYREG_PRT15_PRT
#define analog_3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define analog_3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define analog_3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define analog_3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define analog_3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define analog_3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define analog_3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define analog_3__PS CYREG_PRT15_PS
#define analog_3__SHIFT 5
#define analog_3__SLW CYREG_PRT15_SLW

/* analog_4 */
#define analog_4__0__INTTYPE CYREG_PICU0_INTTYPE6
#define analog_4__0__MASK 0x40u
#define analog_4__0__PC CYREG_PRT0_PC6
#define analog_4__0__PORT 0u
#define analog_4__0__SHIFT 6
#define analog_4__AG CYREG_PRT0_AG
#define analog_4__AMUX CYREG_PRT0_AMUX
#define analog_4__BIE CYREG_PRT0_BIE
#define analog_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define analog_4__BYP CYREG_PRT0_BYP
#define analog_4__CTL CYREG_PRT0_CTL
#define analog_4__DM0 CYREG_PRT0_DM0
#define analog_4__DM1 CYREG_PRT0_DM1
#define analog_4__DM2 CYREG_PRT0_DM2
#define analog_4__DR CYREG_PRT0_DR
#define analog_4__INP_DIS CYREG_PRT0_INP_DIS
#define analog_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define analog_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define analog_4__LCD_EN CYREG_PRT0_LCD_EN
#define analog_4__MASK 0x40u
#define analog_4__PORT 0u
#define analog_4__PRT CYREG_PRT0_PRT
#define analog_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define analog_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define analog_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define analog_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define analog_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define analog_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define analog_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define analog_4__PS CYREG_PRT0_PS
#define analog_4__SHIFT 6
#define analog_4__SLW CYREG_PRT0_SLW

/* analog_5 */
#define analog_5__0__INTTYPE CYREG_PICU0_INTTYPE0
#define analog_5__0__MASK 0x01u
#define analog_5__0__PC CYREG_PRT0_PC0
#define analog_5__0__PORT 0u
#define analog_5__0__SHIFT 0
#define analog_5__AG CYREG_PRT0_AG
#define analog_5__AMUX CYREG_PRT0_AMUX
#define analog_5__BIE CYREG_PRT0_BIE
#define analog_5__BIT_MASK CYREG_PRT0_BIT_MASK
#define analog_5__BYP CYREG_PRT0_BYP
#define analog_5__CTL CYREG_PRT0_CTL
#define analog_5__DM0 CYREG_PRT0_DM0
#define analog_5__DM1 CYREG_PRT0_DM1
#define analog_5__DM2 CYREG_PRT0_DM2
#define analog_5__DR CYREG_PRT0_DR
#define analog_5__INP_DIS CYREG_PRT0_INP_DIS
#define analog_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define analog_5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define analog_5__LCD_EN CYREG_PRT0_LCD_EN
#define analog_5__MASK 0x01u
#define analog_5__PORT 0u
#define analog_5__PRT CYREG_PRT0_PRT
#define analog_5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define analog_5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define analog_5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define analog_5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define analog_5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define analog_5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define analog_5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define analog_5__PS CYREG_PRT0_PS
#define analog_5__SHIFT 0
#define analog_5__SLW CYREG_PRT0_SLW

/* analog_6 */
#define analog_6__0__INTTYPE CYREG_PICU0_INTTYPE1
#define analog_6__0__MASK 0x02u
#define analog_6__0__PC CYREG_PRT0_PC1
#define analog_6__0__PORT 0u
#define analog_6__0__SHIFT 1
#define analog_6__AG CYREG_PRT0_AG
#define analog_6__AMUX CYREG_PRT0_AMUX
#define analog_6__BIE CYREG_PRT0_BIE
#define analog_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define analog_6__BYP CYREG_PRT0_BYP
#define analog_6__CTL CYREG_PRT0_CTL
#define analog_6__DM0 CYREG_PRT0_DM0
#define analog_6__DM1 CYREG_PRT0_DM1
#define analog_6__DM2 CYREG_PRT0_DM2
#define analog_6__DR CYREG_PRT0_DR
#define analog_6__INP_DIS CYREG_PRT0_INP_DIS
#define analog_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define analog_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define analog_6__LCD_EN CYREG_PRT0_LCD_EN
#define analog_6__MASK 0x02u
#define analog_6__PORT 0u
#define analog_6__PRT CYREG_PRT0_PRT
#define analog_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define analog_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define analog_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define analog_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define analog_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define analog_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define analog_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define analog_6__PS CYREG_PRT0_PS
#define analog_6__SHIFT 1
#define analog_6__SLW CYREG_PRT0_SLW

/* switch_1 */
#define switch_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define switch_1__0__MASK 0x04u
#define switch_1__0__PC CYREG_PRT2_PC2
#define switch_1__0__PORT 2u
#define switch_1__0__SHIFT 2
#define switch_1__AG CYREG_PRT2_AG
#define switch_1__AMUX CYREG_PRT2_AMUX
#define switch_1__BIE CYREG_PRT2_BIE
#define switch_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define switch_1__BYP CYREG_PRT2_BYP
#define switch_1__CTL CYREG_PRT2_CTL
#define switch_1__DM0 CYREG_PRT2_DM0
#define switch_1__DM1 CYREG_PRT2_DM1
#define switch_1__DM2 CYREG_PRT2_DM2
#define switch_1__DR CYREG_PRT2_DR
#define switch_1__INP_DIS CYREG_PRT2_INP_DIS
#define switch_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define switch_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define switch_1__LCD_EN CYREG_PRT2_LCD_EN
#define switch_1__MASK 0x04u
#define switch_1__PORT 2u
#define switch_1__PRT CYREG_PRT2_PRT
#define switch_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define switch_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define switch_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define switch_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define switch_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define switch_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define switch_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define switch_1__PS CYREG_PRT2_PS
#define switch_1__SHIFT 2
#define switch_1__SLW CYREG_PRT2_SLW

/* Counter_1_CounterUDB */
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Counter_1_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Counter_1_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Counter_1_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Counter_1_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Counter_1_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Counter_1_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Counter_1_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB12_A0
#define Counter_1_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB12_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB12_D0
#define Counter_1_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB12_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB12_F0
#define Counter_1_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB12_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB13_A0
#define Counter_1_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB13_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB13_D0
#define Counter_1_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB13_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB13_F0
#define Counter_1_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB13_F1
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB14_ST

/* SIGMA_A_D_DEC */
#define SIGMA_A_D_DEC__COHER CYREG_DEC_COHER
#define SIGMA_A_D_DEC__CR CYREG_DEC_CR
#define SIGMA_A_D_DEC__DR1 CYREG_DEC_DR1
#define SIGMA_A_D_DEC__DR2 CYREG_DEC_DR2
#define SIGMA_A_D_DEC__DR2H CYREG_DEC_DR2H
#define SIGMA_A_D_DEC__GCOR CYREG_DEC_GCOR
#define SIGMA_A_D_DEC__GCORH CYREG_DEC_GCORH
#define SIGMA_A_D_DEC__GVAL CYREG_DEC_GVAL
#define SIGMA_A_D_DEC__OCOR CYREG_DEC_OCOR
#define SIGMA_A_D_DEC__OCORH CYREG_DEC_OCORH
#define SIGMA_A_D_DEC__OCORM CYREG_DEC_OCORM
#define SIGMA_A_D_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define SIGMA_A_D_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define SIGMA_A_D_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define SIGMA_A_D_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define SIGMA_A_D_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define SIGMA_A_D_DEC__PM_ACT_MSK 0x01u
#define SIGMA_A_D_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define SIGMA_A_D_DEC__PM_STBY_MSK 0x01u
#define SIGMA_A_D_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define SIGMA_A_D_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define SIGMA_A_D_DEC__SR CYREG_DEC_SR
#define SIGMA_A_D_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define SIGMA_A_D_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define SIGMA_A_D_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define SIGMA_A_D_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define SIGMA_A_D_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define SIGMA_A_D_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define SIGMA_A_D_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define SIGMA_A_D_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* SIGMA_A_D_DSM */
#define SIGMA_A_D_DSM__BUF0 CYREG_DSM0_BUF0
#define SIGMA_A_D_DSM__BUF1 CYREG_DSM0_BUF1
#define SIGMA_A_D_DSM__BUF2 CYREG_DSM0_BUF2
#define SIGMA_A_D_DSM__BUF3 CYREG_DSM0_BUF3
#define SIGMA_A_D_DSM__CLK CYREG_DSM0_CLK
#define SIGMA_A_D_DSM__CR0 CYREG_DSM0_CR0
#define SIGMA_A_D_DSM__CR1 CYREG_DSM0_CR1
#define SIGMA_A_D_DSM__CR10 CYREG_DSM0_CR10
#define SIGMA_A_D_DSM__CR11 CYREG_DSM0_CR11
#define SIGMA_A_D_DSM__CR12 CYREG_DSM0_CR12
#define SIGMA_A_D_DSM__CR13 CYREG_DSM0_CR13
#define SIGMA_A_D_DSM__CR14 CYREG_DSM0_CR14
#define SIGMA_A_D_DSM__CR15 CYREG_DSM0_CR15
#define SIGMA_A_D_DSM__CR16 CYREG_DSM0_CR16
#define SIGMA_A_D_DSM__CR17 CYREG_DSM0_CR17
#define SIGMA_A_D_DSM__CR2 CYREG_DSM0_CR2
#define SIGMA_A_D_DSM__CR3 CYREG_DSM0_CR3
#define SIGMA_A_D_DSM__CR4 CYREG_DSM0_CR4
#define SIGMA_A_D_DSM__CR5 CYREG_DSM0_CR5
#define SIGMA_A_D_DSM__CR6 CYREG_DSM0_CR6
#define SIGMA_A_D_DSM__CR7 CYREG_DSM0_CR7
#define SIGMA_A_D_DSM__CR8 CYREG_DSM0_CR8
#define SIGMA_A_D_DSM__CR9 CYREG_DSM0_CR9
#define SIGMA_A_D_DSM__DEM0 CYREG_DSM0_DEM0
#define SIGMA_A_D_DSM__DEM1 CYREG_DSM0_DEM1
#define SIGMA_A_D_DSM__MISC CYREG_DSM0_MISC
#define SIGMA_A_D_DSM__OUT0 CYREG_DSM0_OUT0
#define SIGMA_A_D_DSM__OUT1 CYREG_DSM0_OUT1
#define SIGMA_A_D_DSM__REF0 CYREG_DSM0_REF0
#define SIGMA_A_D_DSM__REF1 CYREG_DSM0_REF1
#define SIGMA_A_D_DSM__REF2 CYREG_DSM0_REF2
#define SIGMA_A_D_DSM__REF3 CYREG_DSM0_REF3
#define SIGMA_A_D_DSM__RSVD1 CYREG_DSM0_RSVD1
#define SIGMA_A_D_DSM__SW0 CYREG_DSM0_SW0
#define SIGMA_A_D_DSM__SW2 CYREG_DSM0_SW2
#define SIGMA_A_D_DSM__SW3 CYREG_DSM0_SW3
#define SIGMA_A_D_DSM__SW4 CYREG_DSM0_SW4
#define SIGMA_A_D_DSM__SW6 CYREG_DSM0_SW6
#define SIGMA_A_D_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define SIGMA_A_D_DSM__TST0 CYREG_DSM0_TST0
#define SIGMA_A_D_DSM__TST1 CYREG_DSM0_TST1

/* SIGMA_A_D_Ext_CP_Clk */
#define SIGMA_A_D_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SIGMA_A_D_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SIGMA_A_D_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SIGMA_A_D_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define SIGMA_A_D_Ext_CP_Clk__INDEX 0x00u
#define SIGMA_A_D_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SIGMA_A_D_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define SIGMA_A_D_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SIGMA_A_D_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* SIGMA_A_D_IRQ */
#define SIGMA_A_D_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SIGMA_A_D_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SIGMA_A_D_IRQ__INTC_MASK 0x20000000u
#define SIGMA_A_D_IRQ__INTC_NUMBER 29u
#define SIGMA_A_D_IRQ__INTC_PRIOR_NUM 7u
#define SIGMA_A_D_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define SIGMA_A_D_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SIGMA_A_D_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SIGMA_A_D_theACLK */
#define SIGMA_A_D_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define SIGMA_A_D_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define SIGMA_A_D_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define SIGMA_A_D_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define SIGMA_A_D_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define SIGMA_A_D_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define SIGMA_A_D_theACLK__INDEX 0x00u
#define SIGMA_A_D_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define SIGMA_A_D_theACLK__PM_ACT_MSK 0x01u
#define SIGMA_A_D_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define SIGMA_A_D_theACLK__PM_STBY_MSK 0x01u

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x20u
#define USBUART_1_ep_1__INTC_NUMBER 5u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x40u
#define USBUART_1_ep_2__INTC_NUMBER 6u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x80u
#define USBUART_1_ep_3__INTC_NUMBER 7u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* pwm_pin_1 */
#define pwm_pin_1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define pwm_pin_1__0__MASK 0x08u
#define pwm_pin_1__0__PC CYREG_PRT3_PC3
#define pwm_pin_1__0__PORT 3u
#define pwm_pin_1__0__SHIFT 3
#define pwm_pin_1__AG CYREG_PRT3_AG
#define pwm_pin_1__AMUX CYREG_PRT3_AMUX
#define pwm_pin_1__BIE CYREG_PRT3_BIE
#define pwm_pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define pwm_pin_1__BYP CYREG_PRT3_BYP
#define pwm_pin_1__CTL CYREG_PRT3_CTL
#define pwm_pin_1__DM0 CYREG_PRT3_DM0
#define pwm_pin_1__DM1 CYREG_PRT3_DM1
#define pwm_pin_1__DM2 CYREG_PRT3_DM2
#define pwm_pin_1__DR CYREG_PRT3_DR
#define pwm_pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define pwm_pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pwm_pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pwm_pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define pwm_pin_1__MASK 0x08u
#define pwm_pin_1__PORT 3u
#define pwm_pin_1__PRT CYREG_PRT3_PRT
#define pwm_pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pwm_pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pwm_pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pwm_pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pwm_pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pwm_pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pwm_pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pwm_pin_1__PS CYREG_PRT3_PS
#define pwm_pin_1__SHIFT 3
#define pwm_pin_1__SLW CYREG_PRT3_SLW

/* pwm_pin_2 */
#define pwm_pin_2__0__INTTYPE CYREG_PICU3_INTTYPE4
#define pwm_pin_2__0__MASK 0x10u
#define pwm_pin_2__0__PC CYREG_PRT3_PC4
#define pwm_pin_2__0__PORT 3u
#define pwm_pin_2__0__SHIFT 4
#define pwm_pin_2__AG CYREG_PRT3_AG
#define pwm_pin_2__AMUX CYREG_PRT3_AMUX
#define pwm_pin_2__BIE CYREG_PRT3_BIE
#define pwm_pin_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define pwm_pin_2__BYP CYREG_PRT3_BYP
#define pwm_pin_2__CTL CYREG_PRT3_CTL
#define pwm_pin_2__DM0 CYREG_PRT3_DM0
#define pwm_pin_2__DM1 CYREG_PRT3_DM1
#define pwm_pin_2__DM2 CYREG_PRT3_DM2
#define pwm_pin_2__DR CYREG_PRT3_DR
#define pwm_pin_2__INP_DIS CYREG_PRT3_INP_DIS
#define pwm_pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pwm_pin_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pwm_pin_2__LCD_EN CYREG_PRT3_LCD_EN
#define pwm_pin_2__MASK 0x10u
#define pwm_pin_2__PORT 3u
#define pwm_pin_2__PRT CYREG_PRT3_PRT
#define pwm_pin_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pwm_pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pwm_pin_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pwm_pin_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pwm_pin_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pwm_pin_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pwm_pin_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pwm_pin_2__PS CYREG_PRT3_PS
#define pwm_pin_2__SHIFT 4
#define pwm_pin_2__SLW CYREG_PRT3_SLW

/* CapSense_1_BufCH0 */
#define CapSense_1_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_1_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_1_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_1_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_1_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_1_BufCH0__PM_STBY_MSK 0x10u

/* CapSense_1_ClockGen */
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB03_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB03_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB03_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB03_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB03_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB03_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB04_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB04_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB04_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB04_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB04_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB04_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define CapSense_1_ClockGen_ScanSpeed__CONTROL_REG CYREG_B1_UDB04_CTL
#define CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define CapSense_1_ClockGen_ScanSpeed__COUNT_REG CYREG_B1_UDB04_CTL
#define CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define CapSense_1_ClockGen_ScanSpeed__PERIOD_REG CYREG_B1_UDB04_MSK
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__POS 4
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CapSense_1_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B1_UDB04_A0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B1_UDB04_A1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B1_UDB04_D0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B1_UDB04_D1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B1_UDB04_F0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B1_UDB04_F1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL

/* CapSense_1_CmodCH0 */
#define CapSense_1_CmodCH0__0__INTTYPE CYREG_PICU15_INTTYPE4
#define CapSense_1_CmodCH0__0__MASK 0x10u
#define CapSense_1_CmodCH0__0__PC CYREG_IO_PC_PRT15_PC4
#define CapSense_1_CmodCH0__0__PORT 15u
#define CapSense_1_CmodCH0__0__SHIFT 4
#define CapSense_1_CmodCH0__AG CYREG_PRT15_AG
#define CapSense_1_CmodCH0__AMUX CYREG_PRT15_AMUX
#define CapSense_1_CmodCH0__BIE CYREG_PRT15_BIE
#define CapSense_1_CmodCH0__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_1_CmodCH0__BYP CYREG_PRT15_BYP
#define CapSense_1_CmodCH0__Cmod_CH0__INTTYPE CYREG_PICU15_INTTYPE4
#define CapSense_1_CmodCH0__Cmod_CH0__MASK 0x10u
#define CapSense_1_CmodCH0__Cmod_CH0__PC CYREG_IO_PC_PRT15_PC4
#define CapSense_1_CmodCH0__Cmod_CH0__PORT 15u
#define CapSense_1_CmodCH0__Cmod_CH0__SHIFT 4
#define CapSense_1_CmodCH0__CTL CYREG_PRT15_CTL
#define CapSense_1_CmodCH0__DM0 CYREG_PRT15_DM0
#define CapSense_1_CmodCH0__DM1 CYREG_PRT15_DM1
#define CapSense_1_CmodCH0__DM2 CYREG_PRT15_DM2
#define CapSense_1_CmodCH0__DR CYREG_PRT15_DR
#define CapSense_1_CmodCH0__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_1_CmodCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CapSense_1_CmodCH0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_1_CmodCH0__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_1_CmodCH0__MASK 0x10u
#define CapSense_1_CmodCH0__PORT 15u
#define CapSense_1_CmodCH0__PRT CYREG_PRT15_PRT
#define CapSense_1_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_1_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_1_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_1_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_1_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_1_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_1_CmodCH0__PS CYREG_PRT15_PS
#define CapSense_1_CmodCH0__SHIFT 4
#define CapSense_1_CmodCH0__SLW CYREG_PRT15_SLW

/* CapSense_1_CompCH0_ctComp */
#define CapSense_1_CompCH0_ctComp__CLK CYREG_CMP0_CLK
#define CapSense_1_CompCH0_ctComp__CMP_MASK 0x01u
#define CapSense_1_CompCH0_ctComp__CMP_NUMBER 0u
#define CapSense_1_CompCH0_ctComp__CR CYREG_CMP0_CR
#define CapSense_1_CompCH0_ctComp__LUT__CR CYREG_LUT0_CR
#define CapSense_1_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_1_CompCH0_ctComp__LUT__MSK_MASK 0x01u
#define CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT 0
#define CapSense_1_CompCH0_ctComp__LUT__MX CYREG_LUT0_MX
#define CapSense_1_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_1_CompCH0_ctComp__LUT__SR_MASK 0x01u
#define CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT 0
#define CapSense_1_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_1_CompCH0_ctComp__PM_ACT_MSK 0x01u
#define CapSense_1_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_1_CompCH0_ctComp__PM_STBY_MSK 0x01u
#define CapSense_1_CompCH0_ctComp__SW0 CYREG_CMP0_SW0
#define CapSense_1_CompCH0_ctComp__SW2 CYREG_CMP0_SW2
#define CapSense_1_CompCH0_ctComp__SW3 CYREG_CMP0_SW3
#define CapSense_1_CompCH0_ctComp__SW4 CYREG_CMP0_SW4
#define CapSense_1_CompCH0_ctComp__SW6 CYREG_CMP0_SW6
#define CapSense_1_CompCH0_ctComp__TR0 CYREG_CMP0_TR0
#define CapSense_1_CompCH0_ctComp__TR1 CYREG_CMP0_TR1
#define CapSense_1_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define CapSense_1_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define CapSense_1_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define CapSense_1_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define CapSense_1_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_1_CompCH0_ctComp__WRK_MASK 0x01u
#define CapSense_1_CompCH0_ctComp__WRK_SHIFT 0

/* CapSense_1_IdacCH0_viDAC8 */
#define CapSense_1_IdacCH0_viDAC8__CR0 CYREG_DAC0_CR0
#define CapSense_1_IdacCH0_viDAC8__CR1 CYREG_DAC0_CR1
#define CapSense_1_IdacCH0_viDAC8__D CYREG_DAC0_D
#define CapSense_1_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_1_IdacCH0_viDAC8__PM_ACT_MSK 0x01u
#define CapSense_1_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_1_IdacCH0_viDAC8__PM_STBY_MSK 0x01u
#define CapSense_1_IdacCH0_viDAC8__STROBE CYREG_DAC0_STROBE
#define CapSense_1_IdacCH0_viDAC8__SW0 CYREG_DAC0_SW0
#define CapSense_1_IdacCH0_viDAC8__SW2 CYREG_DAC0_SW2
#define CapSense_1_IdacCH0_viDAC8__SW3 CYREG_DAC0_SW3
#define CapSense_1_IdacCH0_viDAC8__SW4 CYREG_DAC0_SW4
#define CapSense_1_IdacCH0_viDAC8__TR CYREG_DAC0_TR
#define CapSense_1_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define CapSense_1_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define CapSense_1_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define CapSense_1_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define CapSense_1_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define CapSense_1_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define CapSense_1_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define CapSense_1_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define CapSense_1_IdacCH0_viDAC8__TST CYREG_DAC0_TST

/* CapSense_1_IntClock */
#define CapSense_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define CapSense_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define CapSense_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define CapSense_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_1_IntClock__INDEX 0x01u
#define CapSense_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_1_IntClock__PM_ACT_MSK 0x02u
#define CapSense_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_1_IntClock__PM_STBY_MSK 0x02u

/* CapSense_1_IsrCH0 */
#define CapSense_1_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_1_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_1_IsrCH0__INTC_MASK 0x04u
#define CapSense_1_IsrCH0__INTC_NUMBER 2u
#define CapSense_1_IsrCH0__INTC_PRIOR_NUM 7u
#define CapSense_1_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define CapSense_1_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_1_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CapSense_1_MeasureCH0 */
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB00_A0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB00_A1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB00_D0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB00_D1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB00_F0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB00_F1
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB09_A0
#define CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB09_A1
#define CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB09_D0
#define CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB09_D1
#define CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB09_F0
#define CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB09_F1
#define CapSense_1_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_1_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* CapSense_1_PortCH0 */
#define CapSense_1_PortCH0__0__INTTYPE CYREG_PICU0_INTTYPE7
#define CapSense_1_PortCH0__0__MASK 0x80u
#define CapSense_1_PortCH0__0__PC CYREG_PRT0_PC7
#define CapSense_1_PortCH0__0__PORT 0u
#define CapSense_1_PortCH0__0__SHIFT 7
#define CapSense_1_PortCH0__AG CYREG_PRT0_AG
#define CapSense_1_PortCH0__AMUX CYREG_PRT0_AMUX
#define CapSense_1_PortCH0__BIE CYREG_PRT0_BIE
#define CapSense_1_PortCH0__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_1_PortCH0__BYP CYREG_PRT0_BYP
#define CapSense_1_PortCH0__CTL CYREG_PRT0_CTL
#define CapSense_1_PortCH0__DM0 CYREG_PRT0_DM0
#define CapSense_1_PortCH0__DM1 CYREG_PRT0_DM1
#define CapSense_1_PortCH0__DM2 CYREG_PRT0_DM2
#define CapSense_1_PortCH0__DR CYREG_PRT0_DR
#define CapSense_1_PortCH0__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_1_PortCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CapSense_1_PortCH0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_1_PortCH0__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_1_PortCH0__MASK 0x80u
#define CapSense_1_PortCH0__PORT 0u
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__INTTYPE CYREG_PICU0_INTTYPE7
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__MASK 0x80u
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__PC CYREG_PRT0_PC7
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__PORT 0u
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__SHIFT 7
#define CapSense_1_PortCH0__PRT CYREG_PRT0_PRT
#define CapSense_1_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_1_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_1_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_1_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_1_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_1_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_1_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_1_PortCH0__PS CYREG_PRT0_PS
#define CapSense_1_PortCH0__SHIFT 7
#define CapSense_1_PortCH0__SLW CYREG_PRT0_SLW

/* WaveDAC8_1_DacClk */
#define WaveDAC8_1_DacClk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define WaveDAC8_1_DacClk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define WaveDAC8_1_DacClk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_1_DacClk__INDEX 0x05u
#define WaveDAC8_1_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_1_DacClk__PM_ACT_MSK 0x20u
#define WaveDAC8_1_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_1_DacClk__PM_STBY_MSK 0x20u

/* WaveDAC8_1_VDAC8_viDAC8 */
#define WaveDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define WaveDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define WaveDAC8_1_VDAC8_viDAC8__D CYREG_DAC1_D
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define WaveDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define WaveDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define WaveDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define WaveDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define WaveDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define WaveDAC8_1_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define WaveDAC8_1_VDAC8_viDAC8__TST CYREG_DAC1_TST

/* WaveDAC8_1_Wave1_DMA */
#define WaveDAC8_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define WaveDAC8_1_Wave1_DMA__DRQ_NUMBER 4u
#define WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_1_Wave2_DMA */
#define WaveDAC8_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define WaveDAC8_1_Wave2_DMA__DRQ_NUMBER 5u
#define WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL 0u

/* RS_485_Input */
#define RS_485_Input__0__INTTYPE CYREG_PICU12_INTTYPE4
#define RS_485_Input__0__MASK 0x10u
#define RS_485_Input__0__PC CYREG_PRT12_PC4
#define RS_485_Input__0__PORT 12u
#define RS_485_Input__0__SHIFT 4
#define RS_485_Input__AG CYREG_PRT12_AG
#define RS_485_Input__BIE CYREG_PRT12_BIE
#define RS_485_Input__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS_485_Input__BYP CYREG_PRT12_BYP
#define RS_485_Input__DM0 CYREG_PRT12_DM0
#define RS_485_Input__DM1 CYREG_PRT12_DM1
#define RS_485_Input__DM2 CYREG_PRT12_DM2
#define RS_485_Input__DR CYREG_PRT12_DR
#define RS_485_Input__INP_DIS CYREG_PRT12_INP_DIS
#define RS_485_Input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS_485_Input__MASK 0x10u
#define RS_485_Input__PORT 12u
#define RS_485_Input__PRT CYREG_PRT12_PRT
#define RS_485_Input__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS_485_Input__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS_485_Input__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS_485_Input__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS_485_Input__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS_485_Input__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS_485_Input__PS CYREG_PRT12_PS
#define RS_485_Input__SHIFT 4
#define RS_485_Input__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS_485_Input__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS_485_Input__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS_485_Input__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS_485_Input__SLW CYREG_PRT12_SLW

/* ad_interrupt */
#define ad_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ad_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ad_interrupt__INTC_MASK 0x100u
#define ad_interrupt__INTC_NUMBER 8u
#define ad_interrupt__INTC_PRIOR_NUM 7u
#define ad_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define ad_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ad_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_bSAR_SEQ */
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB10_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB10_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB10_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB11_ST

/* ADC_SAR_Seq_1_FinalBuf */
#define ADC_SAR_Seq_1_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER 0u
#define ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_Seq_1_TempBuf */
#define ADC_SAR_Seq_1_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_2_bSAR_SEQ */
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB07_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB07_ST

/* ADC_SAR_Seq_2_FinalBuf */
#define ADC_SAR_Seq_2_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_2_FinalBuf__DRQ_NUMBER 2u
#define ADC_SAR_Seq_2_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_2_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_2_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT0_SEL 2u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_2_IRQ */
#define ADC_SAR_Seq_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_Seq_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_Seq_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_Seq_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_2_SAR_ADC_SAR */
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_Seq_2_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_Seq_2_TempBuf */
#define ADC_SAR_Seq_2_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_2_TempBuf__DRQ_NUMBER 3u
#define ADC_SAR_Seq_2_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_2_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_2_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_2_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT0_SEL 3u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT1_SEL 0u

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* RS_485_OUTPUT */
#define RS_485_OUTPUT__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RS_485_OUTPUT__0__MASK 0x40u
#define RS_485_OUTPUT__0__PC CYREG_PRT12_PC6
#define RS_485_OUTPUT__0__PORT 12u
#define RS_485_OUTPUT__0__SHIFT 6
#define RS_485_OUTPUT__AG CYREG_PRT12_AG
#define RS_485_OUTPUT__BIE CYREG_PRT12_BIE
#define RS_485_OUTPUT__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS_485_OUTPUT__BYP CYREG_PRT12_BYP
#define RS_485_OUTPUT__DM0 CYREG_PRT12_DM0
#define RS_485_OUTPUT__DM1 CYREG_PRT12_DM1
#define RS_485_OUTPUT__DM2 CYREG_PRT12_DM2
#define RS_485_OUTPUT__DR CYREG_PRT12_DR
#define RS_485_OUTPUT__INP_DIS CYREG_PRT12_INP_DIS
#define RS_485_OUTPUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS_485_OUTPUT__MASK 0x40u
#define RS_485_OUTPUT__PORT 12u
#define RS_485_OUTPUT__PRT CYREG_PRT12_PRT
#define RS_485_OUTPUT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS_485_OUTPUT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS_485_OUTPUT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS_485_OUTPUT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS_485_OUTPUT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS_485_OUTPUT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS_485_OUTPUT__PS CYREG_PRT12_PS
#define RS_485_OUTPUT__SHIFT 6
#define RS_485_OUTPUT__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS_485_OUTPUT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS_485_OUTPUT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS_485_OUTPUT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS_485_OUTPUT__SLW CYREG_PRT12_SLW

/* Wave_Form_DAC */
#define Wave_Form_DAC__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Wave_Form_DAC__0__MASK 0x40u
#define Wave_Form_DAC__0__PC CYREG_PRT3_PC6
#define Wave_Form_DAC__0__PORT 3u
#define Wave_Form_DAC__0__SHIFT 6
#define Wave_Form_DAC__AG CYREG_PRT3_AG
#define Wave_Form_DAC__AMUX CYREG_PRT3_AMUX
#define Wave_Form_DAC__BIE CYREG_PRT3_BIE
#define Wave_Form_DAC__BIT_MASK CYREG_PRT3_BIT_MASK
#define Wave_Form_DAC__BYP CYREG_PRT3_BYP
#define Wave_Form_DAC__CTL CYREG_PRT3_CTL
#define Wave_Form_DAC__DM0 CYREG_PRT3_DM0
#define Wave_Form_DAC__DM1 CYREG_PRT3_DM1
#define Wave_Form_DAC__DM2 CYREG_PRT3_DM2
#define Wave_Form_DAC__DR CYREG_PRT3_DR
#define Wave_Form_DAC__INP_DIS CYREG_PRT3_INP_DIS
#define Wave_Form_DAC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Wave_Form_DAC__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Wave_Form_DAC__LCD_EN CYREG_PRT3_LCD_EN
#define Wave_Form_DAC__MASK 0x40u
#define Wave_Form_DAC__PORT 3u
#define Wave_Form_DAC__PRT CYREG_PRT3_PRT
#define Wave_Form_DAC__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Wave_Form_DAC__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Wave_Form_DAC__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Wave_Form_DAC__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Wave_Form_DAC__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Wave_Form_DAC__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Wave_Form_DAC__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Wave_Form_DAC__PS CYREG_PRT3_PS
#define Wave_Form_DAC__SHIFT 6
#define Wave_Form_DAC__SLW CYREG_PRT3_SLW

/* heart_beat_pin */
#define heart_beat_pin__0__INTTYPE CYREG_PICU2_INTTYPE1
#define heart_beat_pin__0__MASK 0x02u
#define heart_beat_pin__0__PC CYREG_PRT2_PC1
#define heart_beat_pin__0__PORT 2u
#define heart_beat_pin__0__SHIFT 1
#define heart_beat_pin__AG CYREG_PRT2_AG
#define heart_beat_pin__AMUX CYREG_PRT2_AMUX
#define heart_beat_pin__BIE CYREG_PRT2_BIE
#define heart_beat_pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define heart_beat_pin__BYP CYREG_PRT2_BYP
#define heart_beat_pin__CTL CYREG_PRT2_CTL
#define heart_beat_pin__DM0 CYREG_PRT2_DM0
#define heart_beat_pin__DM1 CYREG_PRT2_DM1
#define heart_beat_pin__DM2 CYREG_PRT2_DM2
#define heart_beat_pin__DR CYREG_PRT2_DR
#define heart_beat_pin__INP_DIS CYREG_PRT2_INP_DIS
#define heart_beat_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define heart_beat_pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define heart_beat_pin__LCD_EN CYREG_PRT2_LCD_EN
#define heart_beat_pin__MASK 0x02u
#define heart_beat_pin__PORT 2u
#define heart_beat_pin__PRT CYREG_PRT2_PRT
#define heart_beat_pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define heart_beat_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define heart_beat_pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define heart_beat_pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define heart_beat_pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define heart_beat_pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define heart_beat_pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define heart_beat_pin__PS CYREG_PRT2_PS
#define heart_beat_pin__SHIFT 1
#define heart_beat_pin__SLW CYREG_PRT2_SLW

/* ad_process_clock */
#define ad_process_clock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define ad_process_clock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define ad_process_clock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define ad_process_clock__CFG2_SRC_SEL_MASK 0x07u
#define ad_process_clock__INDEX 0x06u
#define ad_process_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ad_process_clock__PM_ACT_MSK 0x40u
#define ad_process_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ad_process_clock__PM_STBY_MSK 0x40u

/* RS_485_TX_ENBABLE */
#define RS_485_TX_ENBABLE__0__INTTYPE CYREG_PICU12_INTTYPE5
#define RS_485_TX_ENBABLE__0__MASK 0x20u
#define RS_485_TX_ENBABLE__0__PC CYREG_PRT12_PC5
#define RS_485_TX_ENBABLE__0__PORT 12u
#define RS_485_TX_ENBABLE__0__SHIFT 5
#define RS_485_TX_ENBABLE__AG CYREG_PRT12_AG
#define RS_485_TX_ENBABLE__BIE CYREG_PRT12_BIE
#define RS_485_TX_ENBABLE__BIT_MASK CYREG_PRT12_BIT_MASK
#define RS_485_TX_ENBABLE__BYP CYREG_PRT12_BYP
#define RS_485_TX_ENBABLE__DM0 CYREG_PRT12_DM0
#define RS_485_TX_ENBABLE__DM1 CYREG_PRT12_DM1
#define RS_485_TX_ENBABLE__DM2 CYREG_PRT12_DM2
#define RS_485_TX_ENBABLE__DR CYREG_PRT12_DR
#define RS_485_TX_ENBABLE__INP_DIS CYREG_PRT12_INP_DIS
#define RS_485_TX_ENBABLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RS_485_TX_ENBABLE__MASK 0x20u
#define RS_485_TX_ENBABLE__PORT 12u
#define RS_485_TX_ENBABLE__PRT CYREG_PRT12_PRT
#define RS_485_TX_ENBABLE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RS_485_TX_ENBABLE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RS_485_TX_ENBABLE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RS_485_TX_ENBABLE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RS_485_TX_ENBABLE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RS_485_TX_ENBABLE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RS_485_TX_ENBABLE__PS CYREG_PRT12_PS
#define RS_485_TX_ENBABLE__SHIFT 5
#define RS_485_TX_ENBABLE__SIO_CFG CYREG_PRT12_SIO_CFG
#define RS_485_TX_ENBABLE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RS_485_TX_ENBABLE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RS_485_TX_ENBABLE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RS_485_TX_ENBABLE__SLW CYREG_PRT12_SLW

/* wave_form_dac_input */
#define wave_form_dac_input__0__INTTYPE CYREG_PICU3_INTTYPE7
#define wave_form_dac_input__0__MASK 0x80u
#define wave_form_dac_input__0__PC CYREG_PRT3_PC7
#define wave_form_dac_input__0__PORT 3u
#define wave_form_dac_input__0__SHIFT 7
#define wave_form_dac_input__AG CYREG_PRT3_AG
#define wave_form_dac_input__AMUX CYREG_PRT3_AMUX
#define wave_form_dac_input__BIE CYREG_PRT3_BIE
#define wave_form_dac_input__BIT_MASK CYREG_PRT3_BIT_MASK
#define wave_form_dac_input__BYP CYREG_PRT3_BYP
#define wave_form_dac_input__CTL CYREG_PRT3_CTL
#define wave_form_dac_input__DM0 CYREG_PRT3_DM0
#define wave_form_dac_input__DM1 CYREG_PRT3_DM1
#define wave_form_dac_input__DM2 CYREG_PRT3_DM2
#define wave_form_dac_input__DR CYREG_PRT3_DR
#define wave_form_dac_input__INP_DIS CYREG_PRT3_INP_DIS
#define wave_form_dac_input__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define wave_form_dac_input__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define wave_form_dac_input__LCD_EN CYREG_PRT3_LCD_EN
#define wave_form_dac_input__MASK 0x80u
#define wave_form_dac_input__PORT 3u
#define wave_form_dac_input__PRT CYREG_PRT3_PRT
#define wave_form_dac_input__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define wave_form_dac_input__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define wave_form_dac_input__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define wave_form_dac_input__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define wave_form_dac_input__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define wave_form_dac_input__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define wave_form_dac_input__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define wave_form_dac_input__PS CYREG_PRT3_PS
#define wave_form_dac_input__SHIFT 7
#define wave_form_dac_input__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define autoVrefComparator_0__CLK CYREG_CMP2_CLK
#define autoVrefComparator_0__CMP_MASK 0x04u
#define autoVrefComparator_0__CMP_NUMBER 2u
#define autoVrefComparator_0__CR CYREG_CMP2_CR
#define autoVrefComparator_0__LUT__CR CYREG_LUT2_CR
#define autoVrefComparator_0__LUT__MSK CYREG_LUT_MSK
#define autoVrefComparator_0__LUT__MSK_MASK 0x04u
#define autoVrefComparator_0__LUT__MSK_SHIFT 2
#define autoVrefComparator_0__LUT__MX CYREG_LUT2_MX
#define autoVrefComparator_0__LUT__SR CYREG_LUT_SR
#define autoVrefComparator_0__LUT__SR_MASK 0x04u
#define autoVrefComparator_0__LUT__SR_SHIFT 2
#define autoVrefComparator_0__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define autoVrefComparator_0__PM_ACT_MSK 0x04u
#define autoVrefComparator_0__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define autoVrefComparator_0__PM_STBY_MSK 0x04u
#define autoVrefComparator_0__SW0 CYREG_CMP2_SW0
#define autoVrefComparator_0__SW2 CYREG_CMP2_SW2
#define autoVrefComparator_0__SW3 CYREG_CMP2_SW3
#define autoVrefComparator_0__SW4 CYREG_CMP2_SW4
#define autoVrefComparator_0__SW6 CYREG_CMP2_SW6
#define autoVrefComparator_0__TR0 CYREG_CMP2_TR0
#define autoVrefComparator_0__TR1 CYREG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define autoVrefComparator_0__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define autoVrefComparator_0__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define autoVrefComparator_0__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define autoVrefComparator_0__WRK CYREG_CMP_WRK
#define autoVrefComparator_0__WRK_MASK 0x04u
#define autoVrefComparator_0__WRK_SHIFT 2
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CY_PROJECT_NAME "USB_UART01"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00000117u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000003Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
