// Seed: 1151017588
module module_0 ();
  logic id_1;
  logic id_2;
  assign id_2 = id_2;
  logic id_3;
  ;
  assign id_2[-1 :-1] = id_3;
  wire id_4;
  assign id_4 = id_2;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd71
) (
    input  wor   id_0,
    input  uwire _id_1[id_1 : 1],
    output tri0  id_2
    , id_5 = "",
    output wor   id_3
);
  initial
    wait (id_5) begin : LABEL_0
      id_5 <= id_5;
    end
  assign id_5 = id_0;
  logic id_6;
  wire  id_7;
  module_0 modCall_1 ();
  assign id_6 = 1;
  always
    if (1)
      if (1) begin : LABEL_1
        id_6 <= id_0 - id_7;
      end else assign id_5 = 1;
  `define pp_8 0
endmodule
