# Final project for NTUEE Digital System Design 109-2
## Abstract

This is a 5-stage pipelined-RISC-V processor written in verilog.
Apart from the pipelined processor with L1 Cache (baseline),
this project also featured branch prediction, L2 Cache, compressed instructions (extensions).

## Pipelined-RISCV processor
<img width="649" alt="image" src="https://user-images.githubusercontent.com/48353730/178406735-a39275b6-6710-47e7-bd1c-9ef16503d77d.png">


## Abstract for L1/L2 cache
<img width="831" alt="image" src="https://user-images.githubusercontent.com/48353730/178406865-c524627a-1806-4484-b746-1712081821be.png">
