#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dc824c5a20 .scope module, "alu_test" "alu_test" 2 3;
 .timescale 0 0;
P_000001dc824c5bb0 .param/l "ADD" 1 2 7, +C4<00000000000000000000000000000010>;
P_000001dc824c5be8 .param/l "AND" 1 2 7, +C4<00000000000000000000000000000011>;
P_000001dc824c5c20 .param/l "PASS0" 1 2 7, +C4<00000000000000000000000000000000>;
P_000001dc824c5c58 .param/l "PASS1" 1 2 7, +C4<00000000000000000000000000000001>;
P_000001dc824c5c90 .param/l "PASS6" 1 2 7, +C4<00000000000000000000000000000110>;
P_000001dc824c5cc8 .param/l "PASS7" 1 2 7, +C4<00000000000000000000000000000111>;
P_000001dc824c5d00 .param/l "PASSB" 1 2 7, +C4<00000000000000000000000000000101>;
P_000001dc824c5d38 .param/l "WIDTH" 1 2 5, +C4<00000000000000000000000000001000>;
P_000001dc824c5d70 .param/l "XOR" 1 2 7, +C4<00000000000000000000000000000100>;
v000001dc82535b30_0 .net "a_is_zero", 0 0, v000001dc825ba880_0;  1 drivers
v000001dc82535bd0_0 .net "alu_out", 7 0, v000001dc824c4d90_0;  1 drivers
v000001dc82535c70_0 .var "in_a", 7 0;
v000001dc82535d10_0 .var "in_b", 7 0;
v000001dc82535db0_0 .var "opcode", 2 0;
S_000001dc825bd430 .scope module, "alu_inst" "alu" 2 20, 3 1 0, S_000001dc824c5a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a";
    .port_info 1 /INPUT 8 "in_b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 8 "alu_out";
    .port_info 4 /OUTPUT 1 "a_is_zero";
P_000001dc825bd5c0 .param/l "ADD" 1 3 13, +C4<00000000000000000000000000000010>;
P_000001dc825bd5f8 .param/l "AND" 1 3 13, +C4<00000000000000000000000000000011>;
P_000001dc825bd630 .param/l "PASSB" 1 3 13, +C4<00000000000000000000000000000101>;
P_000001dc825bd668 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_000001dc825bd6a0 .param/l "XOR" 1 3 13, +C4<00000000000000000000000000000100>;
v000001dc825ba880_0 .var "a_is_zero", 0 0;
v000001dc824c4d90_0 .var "alu_out", 7 0;
v000001dc825bbd70_0 .net "in_a", 7 0, v000001dc82535c70_0;  1 drivers
v000001dc825bd6e0_0 .net "in_b", 7 0, v000001dc82535d10_0;  1 drivers
v000001dc825bd780_0 .net "opcode", 2 0, v000001dc82535db0_0;  1 drivers
E_000001dc824c9f10 .event anyedge, v000001dc825bbd70_0, v000001dc825bd780_0, v000001dc825bd6e0_0;
S_000001dc82535860 .scope task, "expect" "expect" 2 29, 2 29 0, S_000001dc824c5a20;
 .timescale 0 0;
v000001dc825359f0_0 .var "exp_out", 7 0;
v000001dc82535a90_0 .var "exp_zero", 0 0;
TD_alu_test.expect ;
    %load/vec4 v000001dc82535b30_0;
    %load/vec4 v000001dc82535a90_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v000001dc82535bd0_0;
    %load/vec4 v000001dc825359f0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 33 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 34 "$display", "At time %0d opcode=%b in_a=%b in_b=%b a_is_zero=%b alu_out=%b", $time, v000001dc82535db0_0, v000001dc82535c70_0, v000001dc82535d10_0, v000001dc82535b30_0, v000001dc82535bd0_0 {0 0 0};
    %load/vec4 v000001dc82535b30_0;
    %load/vec4 v000001dc82535a90_0;
    %cmp/ne;
    %jmp/0xz  T_0.3, 6;
    %vpi_call 2 37 "$display", "a_is_zero should be %b", v000001dc82535a90_0 {0 0 0};
T_0.3 ;
    %load/vec4 v000001dc82535bd0_0;
    %load/vec4 v000001dc825359f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.5, 6;
    %vpi_call 2 39 "$display", "alu_out should be %b", v000001dc825359f0_0 {0 0 0};
T_0.5 ;
    %vpi_call 2 40 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 43 "$display", "At time %0d opcode=%b in_a=%b in_b=%b a_is_zero=%b alu_out=%b", $time, v000001dc82535db0_0, v000001dc82535c70_0, v000001dc82535d10_0, v000001dc82535b30_0, v000001dc82535bd0_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_000001dc825bd430;
T_1 ;
    %wait E_000001dc824c9f10;
    %load/vec4 v000001dc825bbd70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dc825ba880_0, 0, 1;
    %load/vec4 v000001dc825bd780_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001dc825bbd70_0;
    %load/vec4 v000001dc825bd6e0_0;
    %add;
    %store/vec4 v000001dc824c4d90_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dc825bd780_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001dc825bbd70_0;
    %load/vec4 v000001dc825bd6e0_0;
    %and;
    %store/vec4 v000001dc824c4d90_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001dc825bd780_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001dc825bbd70_0;
    %load/vec4 v000001dc825bd6e0_0;
    %xor;
    %store/vec4 v000001dc824c4d90_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001dc825bd780_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000001dc825bd6e0_0;
    %store/vec4 v000001dc824c4d90_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001dc825bbd70_0;
    %store/vec4 v000001dc824c4d90_0, 0, 8;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001dc824c5a20;
T_2 ;
    %vpi_call 2 49 "$dumpfile", "alu_test.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dc824c5a20 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001dc82535db0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dc82535c70_0, 0, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001dc82535d10_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dc82535a90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dc825359f0_0, 0, 8;
    %fork TD_alu_test.expect, S_000001dc82535860;
    %join;
    %vpi_call 2 60 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_test.v";
    "./alu.v";
