Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx_new/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fifo_32_behav xil_defaultlib.tb_fifo_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.write_pointer
Compiling module xil_defaultlib.read_pointer
Compiling module xil_defaultlib.memory_array
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.fifo_mem
Compiling module xil_defaultlib.tb_fifo_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_32_behav
