 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Sep  8 19:11:55 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Tue Sep  8 19:11:55 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/03_Physical_Synthesis
Library Name:      khu_sensor_pad_06_route
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        28730
    Number of Pins:                169781
    Number of IO Pad Cells:        44
    Number of IO Pins:             13
    Number of Nets:                30656
    Average Pins Per Net (Signal): 3.40221

Chip Utilization:
    Total Std Cell Area:           433672.27
    Total Pad Cell Area:           363316.80
    Core Size:     width 820.60, height 817.20; area 670594.32
    Pad Core Size: width 920.76, height 920.76; area 847798.98
    Chip Size:     width 1196.00, height 1196.00; area 1430416.00
    Std cells utilization:         64.67% 
    Cell/Core Ratio:               64.67%
    Cell/Chip Ratio:               55.72%
    Number of Cell Rows:            227

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3162
	oa21d1_hd	STD	2499
	ao22d1_hd	STD	2179
	nd2d1_hd	STD	2097
	fd4qd1_hd	STD	2030
	clkxo2d2_hd	STD	1782
	fad1_hd		STD	1248
	fd1qd1_hd	STD	1222
	nr2d1_hd	STD	1189
	ao222d1_hd	STD	1056
	fd1eqd1_hd	STD	1037
	scg2d2_hd	STD	1003
	fds2eqd1_hd	STD	617
	had1_hd		STD	607
	ao21d1_hd	STD	566
	scg10d1_hd	STD	419
	ivd2_hd		STD	392
	oa211d1_hd	STD	376
	ivd12_hd	STD	328
	scg4d1_hd	STD	320
	scg14d1_hd	STD	303
	nr4d1_hd	STD	288
	xn2d1_hd	STD	282
	ivd4_hd		STD	266
	ad2d1_hd	STD	258
	oa22d1_hd	STD	221
	fd3qd1_hd	STD	186
	or2d1_hd	STD	174
	nd4d1_hd	STD	152
	scg15d1_hd	STD	148
	fd1qd2_hd	STD	136
	nd2bd1_hd	STD	130
	nr2d4_hd	STD	107
	nid2_hd		STD	89
	nd3d1_hd	STD	86
	nid1_hd		STD	83
	scg6d1_hd	STD	81
	ivd8_hd		STD	67
	nr2ad1_hd	STD	66
	ivd16_hd	STD	64
	scg5d1_hd	STD	63
	nr3d1_hd	STD	61
	ao211d1_hd	STD	58
	scg17d1_hd	STD	57
	ad2bd2_hd	STD	55
	or2d2_hd	STD	46
	ad4d1_hd	STD	45
	xn2d2_hd	STD	44
	ad3d2_hd	STD	43
	nr2bd1_hd	STD	41
	oa22ad1_hd	STD	41
	or2bd4_hd	STD	38
	ivd6_hd		STD	37
	clknd2d2_hd	STD	37
	scg16d1_hd	STD	37
	scg2d1_hd	STD	33
	fd2d1_hd	STD	31
	scg20d1_hd	STD	31
	xo3d1_hd	STD	30
	scg12d1_hd	STD	29
	ad2d2_hd	STD	29
	fds2d1_hd	STD	28
	or4d1_hd	STD	27
	oa21d2_hd	STD	27
	ao21d2_hd	STD	23
	scg22d1_hd	STD	21
	fd4qd2_hd	STD	20
	scg13d1_hd	STD	18
	mx2d1_hd	STD	16
	or2d4_hd	STD	15
	nd2d2_hd	STD	13
	clknd2d4_hd	STD	13
	scg9d2_hd	STD	13
	ad2bd4_hd	STD	13
	nr2d6_hd	STD	12
	fd2qd4_hd	STD	11
	fd3d1_hd	STD	11
	fd1qd4_hd	STD	11
	fds2eqd2_hd	STD	11
	fd2qd2_hd	STD	11
	nr4d2_hd	STD	10
	scg9d1_hd	STD	10
	ao21d4_hd	STD	7
	scg18d1_hd	STD	7
	ad3d1_hd	STD	7
	oa21d4_hd	STD	7
	fd3qd2_hd	STD	7
	or3d1_hd	STD	6
	nd3bd1_hd	STD	6
	scg21d2_hd	STD	6
	scg1d1_hd	STD	6
	ad3d4_hd	STD	6
	scg21d1_hd	STD	5
	nd2d6_hd	STD	5
	ivd20_hd	STD	5
	clkxo2d1_hd	STD	5
	ad2d4_hd	STD	5
	scg20d4_hd	STD	5
	mx4d1_hd	STD	4
	scg8d1_hd	STD	4
	fad2_hd		STD	4
	scg7d1_hd	STD	4
	fad4_hd		STD	4
	nd3d2_hd	STD	4
	ao22ad1_hd	STD	4
	oa211d2_hd	STD	4
	nr4d4_hd	STD	4
	or2bd2_hd	STD	3
	fd1eqd2_hd	STD	3
	nd2d4_hd	STD	3
	mx2id1_hd	STD	3
	scg6d2_hd	STD	3
	nr3ad1_hd	STD	2
	clknd2d6_hd	STD	2
	nr2d2_hd	STD	2
	scg14d4_hd	STD	2
	clknd2d8_hd	STD	2
	nid8_hd		STD	2
	ao22d4_hd	STD	2
	fad8_hd		STD	2
	or2d8_hd	STD	2
	nid4_hd		STD	2
	ao211d2_hd	STD	2
	scg12d2_hd	STD	2
	scg11d1_hd	STD	1
	nd2d8_hd	STD	1
	oa21d8_hd	STD	1
	fd1ed1_hd	STD	1
	ao22d2_hd	STD	1
	ivd24_hd	STD	1
	clkad2d1_hd	STD	1
	clkad2d2_hd	STD	1
	nd2bd4_hd	STD	1
	ivd3_hd		STD	1
	fds2ed1_hd	STD	1
	clkmx2d1_hd	STD	1
	fd3qd4_hd	STD	1
	nd4d2_hd	STD	1
	scg16d2_hd	STD	1
	fj2d1_hd	STD	1
	nd3bd2_hd	STD	1
	nd3d4_hd	STD	1
	ad2bd8_hd	STD	1
	ft2d4_hd	STD	1
	or3d2_hd	STD	1
	nd3bd4_hd	STD	1
	or2d6_hd	STD	1
	oa211d4_hd	STD	1
	iofillerh10_p	IO	44
	iofillerh5_p	IO	17
	vssiph_p	IO	11
	vssoh_p		IO	9
	phob12_p	IO	6
	vdd33oph_p	IO	4
	vdd12ih_p	IO	4
	phic_p		IO	3
	vdd12ih_core_p	IO	3
	phbct12_p	IO	2
	iofillerh30_p	IO	1
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  2.76	 on layer (1)	 MET1
    Average gCell capacity  5.21	 on layer (2)	 MET2
    Average gCell capacity  6.02	 on layer (3)	 MET3
    Average gCell capacity  5.60	 on layer (4)	 MET4
    Average gCell capacity  5.55	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1382 Max = 6 GRCs =  1294 (0.59%)
    Initial. H routing: Overflow =   294 Max = 2 (GRCs =   8) GRCs =   342 (0.31%)
    Initial. V routing: Overflow =  1088 Max = 6 (GRCs =   1) GRCs =   952 (0.87%)
     
    phase1. Both Dirs: Overflow =  1164 Max = 5 GRCs =  1080 (0.49%)
    phase1. H routing: Overflow =   163 Max = 1 (GRCs = 103) GRCs =   221 (0.20%)
    phase1. V routing: Overflow =  1000 Max = 5 (GRCs =   1) GRCs =   859 (0.78%)
     
    phase2. Both Dirs: Overflow =   756 Max = 4 GRCs =   787 (0.36%)
    phase2. H routing: Overflow =   107 Max = 1 (GRCs = 58) GRCs =   156 (0.14%)
    phase2. V routing: Overflow =   649 Max = 4 (GRCs =  1) GRCs =   631 (0.57%)
     
    phase3. Both Dirs: Overflow =   746 Max = 4 GRCs =   775 (0.35%)
    phase3. H routing: Overflow =   103 Max = 1 (GRCs = 54) GRCs =   152 (0.14%)
    phase3. V routing: Overflow =   643 Max = 4 (GRCs =  1) GRCs =   623 (0.57%)
     
    Total Wire Length = 965552.79
    Layer MET1 wire length = 17081.85
    Layer MET2 wire length = 264407.07
    Layer MET3 wire length = 405816.72
    Layer MET4 wire length = 278166.39
    Layer MET5 wire length = 80.76
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 203666
    Via VIA12 count = 100737
    Via VIA23 count = 78654
    Via VIA34 count = 24231
    Via VIA45 count = 44
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:11
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:11 total = 0:00:11
    Total Proc Memory(MB): 2608

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 207519 of 270725

    Number of wires with overlap after iteration 1 = 155194 of 211540

    Total MET1 wire length: 7896.7
    Total MET2 wire length: 285618.2
    Total MET3 wire length: 440272.4
    Total MET4 wire length: 273112.8
    Total MET5 wire length: 6.6
    Total MET6 wire length: 0.0
    Total wire length: 1006906.7

    Elapsed real time: 0:00:21
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:21 total = 0:00:21
    Total Proc Memory(MB): 2608

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 28: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 29: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 30: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 31: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 32: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 33: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2608
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 4 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	4
    	Min-max layer : 2
    	Short : 2
    Total number of nets = 30656
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 4
    Total number of antenna violations = 2
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2608
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:06
     
    Total Wire Length =                    1066821 micron
    Total Number of Contacts =             267650
    Total Number of Wires =                226791
    Total Number of PtConns =              864
    Total Number of Routed Wires =       226791
    Total Routed Wire Length =           1066591 micron
    Total Number of Routed Contacts =       267650
    	Layer           MET1 :      13948 micron
    	Layer           MET2 :     313603 micron
    	Layer           MET3 :     458183 micron
    	Layer           MET4 :     281068 micron
    	Layer           MET5 :         19 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :          1
    	Via            VIA34 :        633
    	Via        VIA34_2x1 :      29821
    	Via   VIA34(rot)_1x2 :         35
    	Via   VIA34(rot)_2x1 :          2
    	Via        VIA34_1x2 :       5351
    	Via            VIA23 :       3349
    	Via       VIA23(rot) :          2
    	Via        VIA23_1x2 :      77481
    	Via   VIA23(rot)_2x1 :         16
    	Via   VIA23(rot)_1x2 :        349
    	Via        VIA23_2x1 :      32839
    	Via            VIA12 :      82229
    	Via       VIA12(rot) :       3031
    	Via      FVIA12(rot) :          2
    	Via        VIA12_2x1 :       5260
    	Via   VIA12(rot)_1x2 :       8042
    	Via   VIA12(rot)_2x1 :       3009
    	Via        VIA12_1x2 :      16198
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 66.66% (178405 / 267650 vias)
     
        Layer VIA1       = 27.61% (32511  / 117771  vias)
            Weight 1     = 27.61% (32511   vias)
            Un-optimized = 72.39% (85260   vias)
        Layer VIA2       = 97.06% (110685 / 114036  vias)
            Weight 1     = 97.06% (110685  vias)
            Un-optimized =  2.94% (3351    vias)
        Layer VIA3       = 98.23% (35209  / 35842   vias)
            Weight 1     = 98.23% (35209   vias)
            Un-optimized =  1.77% (633     vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
            Un-optimized = 100.00% (1       vias)
     
      Total double via conversion rate    = 66.66% (178403 / 267650 vias)
     
        Layer VIA1       = 27.60% (32509  / 117771  vias)
        Layer VIA2       = 97.06% (110685 / 114036  vias)
        Layer VIA3       = 98.23% (35209  / 35842   vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
     
      The optimized via conversion rate based on total routed via count = 66.66% (178405 / 267650 vias)
     
        Layer VIA1       = 27.61% (32511  / 117771  vias)
            Weight 1     = 27.61% (32511   vias)
            Un-optimized = 72.39% (85260   vias)
        Layer VIA2       = 97.06% (110685 / 114036  vias)
            Weight 1     = 97.06% (110685  vias)
            Un-optimized =  2.94% (3351    vias)
        Layer VIA3       = 98.23% (35209  / 35842   vias)
            Weight 1     = 98.23% (35209   vias)
            Un-optimized =  1.77% (633     vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
            Un-optimized = 100.00% (1       vias)
     

DRC information: 
      Min-max layer: 2 
      Short: 2 
      Antenna: 2 
      Total error number: 6

Ring Wiring Statistics:
    metal3 Wire Length(count):               3374.96(4)
    metal4 Wire Length(count):               3425.32(4)
    metal5 Wire Length(count):               1810.42(2)
    metal6 Wire Length(count):               1805.08(2)
  ==============================================
    Total Wire Length(count):               10415.78(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              40558.08(48)
    metal6 Wire Length(count):              41157.60(48)
  ==============================================
    Total Wire Length(count):               81715.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             197490.42(273)
    metal4 Wire Length(count):                 13.85(47)
    metal5 Wire Length(count):                254.96(215)
  ==============================================
    Total Wire Length(count):              197759.23(535)
    Number of via1 Contacts:           5419
    Number of via2 Contacts:           5367
    Number of via3 Contacts:           5365
    Number of via4 Contacts:           5030
    Number of via5 Contacts:           4559
  ==============================================
    Total Number of Contacts:    25740

Signal Wiring Statistics:
    metal1 Wire Length(count):              13948.23(1510)
    metal2 Wire Length(count):             313778.91(120492)
    metal3 Wire Length(count):             458194.05(83666)
    metal4 Wire Length(count):             281068.55(22436)
    metal5 Wire Length(count):                 18.56(2)
  ==============================================
    Total Wire Length(count):             1067008.30(228106)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             85260	       72.4
        via1          FVIA12(3)                 2	     0.0017
        via1_2x1       VIA12(2)             13302	       11.3
        via1_1x2       VIA12(2)             19207	       16.3
 Default via for layer via1:                   72.4%
 Yield-optmized via for layer via1:            27.6%

        via2           VIA23(4)              3351	       2.94
        via2_2x1       VIA23(4)             33188	       29.1
        via2_1x2       VIA23(4)             77497	         68
 Default via for layer via2:                   2.94%
 Yield-optmized via for layer via2:            97.1%

        via3           VIA34(6)               633	       1.77
        via3_1x2       VIA34(6)              5353	       14.9
        via3_2x1       VIA34(6)             29856	       83.3
 Default via for layer via3:                   1.77%
 Yield-optmized via for layer via3:            98.2%

        via4           VIA45(8)                 1	        100

 Double Via rate for all layers:           66.7%
  ==============================================
    Total Number of Contacts:    267650

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         13905.63 ( 2.85%)            42.60 ( 0.01%)
    metal2         15323.75 ( 3.14%)        298455.16 (51.49%)
    metal3        455841.98 (93.54%)          2352.07 ( 0.41%)
    metal4          2234.51 ( 0.46%)        278834.04 (48.10%)
    metal5            14.96 ( 0.00%)             3.60 ( 0.00%)
  ==============================================================
    Total         487320.83                 579687.47
1
