# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do LCDdriver_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/prins/Desktop/GENISAMA/LCDdriver/src {C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/spi_driver.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:58:05 on Apr 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/prins/Desktop/GENISAMA/LCDdriver/src" C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/spi_driver.v 
# -- Compiling module spi_driver
# 
# Top level modules:
# 	spi_driver
# End time: 16:58:05 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/sim {C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/sim/spi_driver_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:58:06 on Apr 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/sim" C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/sim/spi_driver_tb.v 
# -- Compiling module spi_driver_tb
# 
# Top level modules:
# 	spi_driver_tb
# End time: 16:58:07 on Apr 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  spi_driver_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" spi_driver_tb 
# Start time: 16:58:07 on Apr 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 2 FSMs in module "spi_driver(fast)".
# Loading work.spi_driver_tb(fast)
# Loading work.spi_driver(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 ms
# Causality operation skipped due to absence of debug database file
# End time: 17:17:24 on Apr 27,2023, Elapsed time: 0:19:17
# Errors: 0, Warnings: 0
