Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 18:37:01 2022
| Host         : daniel-HP-Pavilion-15-Notebook-PC running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.648        0.000                      0                  151        0.131        0.000                      0                  151        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.648        0.000                      0                  151        0.131        0.000                      0                  151        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.068ns (34.584%)  route 2.020ns (65.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.484     8.576    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.758    15.180    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y165         FDRE (Setup_fdre_C_CE)      -0.205    15.224    uart_receiver_1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.068ns (34.584%)  route 2.020ns (65.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.484     8.576    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.758    15.180    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y165         FDRE (Setup_fdre_C_CE)      -0.205    15.224    uart_receiver_1/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.068ns (34.584%)  route 2.020ns (65.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.484     8.576    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.758    15.180    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y165         FDRE (Setup_fdre_C_CE)      -0.205    15.224    uart_receiver_1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.068ns (34.584%)  route 2.020ns (65.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.484     8.576    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.758    15.180    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y165         FDRE (Setup_fdre_C_CE)      -0.205    15.224    uart_receiver_1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.068ns (34.584%)  route 2.020ns (65.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.484     8.576    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.758    15.180    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y165         FDRE (Setup_fdre_C_CE)      -0.205    15.224    uart_receiver_1/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.068ns (35.663%)  route 1.927ns (64.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     8.482    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.757    15.179    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.308    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.205    15.247    uart_receiver_1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.068ns (35.663%)  route 1.927ns (64.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     8.482    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.757    15.179    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.308    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.205    15.247    uart_receiver_1/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.068ns (35.663%)  route 1.927ns (64.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     8.482    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.757    15.179    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.308    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.205    15.247    uart_receiver_1/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.068ns (35.663%)  route 1.927ns (64.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     8.482    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.757    15.179    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.308    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.205    15.247    uart_receiver_1/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.068ns (35.663%)  route 1.927ns (64.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.885     5.488    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.419     5.907 r  uart_receiver_1/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           1.099     7.006    uart_receiver_1/sampler_generator_1/Q[9]
    SLICE_X3Y166         LUT5 (Prop_lut5_I3_O)        0.323     7.329 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0/O
                         net (fo=1, routed)           0.436     7.765    uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_2__0_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I4_O)        0.326     8.091 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state[9]_i_1__0/O
                         net (fo=10, routed)          0.391     8.482    uart_receiver_1/sampler_generator_1_n_2
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.757    15.179    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.308    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X3Y166         FDRE (Setup_fdre_C_CE)      -0.205    15.247    uart_receiver_1/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.676     1.596    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_receiver_1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.068     1.805    uart_receiver_1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.951     2.116    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.520     1.596    
    SLICE_X3Y165         FDRE (Hold_fdre_C_D)         0.078     1.674    uart_receiver_1/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/enable_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.672     1.592    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.098     1.831    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X5Y168         LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  uart_receiver_1/sampler_generator_1/enable_counter_i_1/O
                         net (fo=1, routed)           0.000     1.876    uart_receiver_1/sampler_generator_1/enable_counter_i_1_n_0
    SLICE_X5Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/enable_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.947     2.112    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/enable_counter_reg/C
                         clock pessimism             -0.507     1.605    
    SLICE_X5Y168         FDRE (Hold_fdre_C_D)         0.091     1.696    uart_receiver_1/sampler_generator_1/enable_counter_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_transmitter_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_1/uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.676     1.596    uart_transmitter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y165         FDRE                                         r  uart_transmitter_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_transmitter_1/FSM_sequential_state_reg[2]/Q
                         net (fo=5, routed)           0.108     1.845    uart_transmitter_1/state[2]
    SLICE_X1Y165         LUT5 (Prop_lut5_I3_O)        0.045     1.890 r  uart_transmitter_1/uart_tx_i_2/O
                         net (fo=1, routed)           0.000     1.890    uart_transmitter_1/uart_tx_i_2_n_0
    SLICE_X1Y165         FDRE                                         r  uart_transmitter_1/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.951     2.116    uart_transmitter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y165         FDRE                                         r  uart_transmitter_1/uart_tx_reg/C
                         clock pessimism             -0.507     1.609    
    SLICE_X1Y165         FDRE (Hold_fdre_C_D)         0.091     1.700    uart_transmitter_1/uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.673     1.593    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.121     1.855    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg_n_0_[9]
    SLICE_X2Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.948     2.113    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.507     1.606    
    SLICE_X2Y168         FDRE (Hold_fdre_C_D)         0.059     1.665    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/received_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.675     1.595    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y165         FDRE                                         r  uart_receiver_1/received_data_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  uart_receiver_1/received_data_s_reg[1]/Q
                         net (fo=1, routed)           0.166     1.902    uart_receiver_1/received_data_s[1]
    SLICE_X2Y165         FDRE                                         r  uart_receiver_1/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.951     2.116    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y165         FDRE                                         r  uart_receiver_1/received_data_reg[1]/C
                         clock pessimism             -0.483     1.633    
    SLICE_X2Y165         FDRE (Hold_fdre_C_D)         0.076     1.709    uart_receiver_1/received_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.672     1.592    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.132     1.865    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X4Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.947     2.112    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y168         FDRE                                         r  uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.520     1.592    
    SLICE_X4Y168         FDRE (Hold_fdre_C_D)         0.075     1.667    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/received_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.676     1.596    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y164         FDRE                                         r  uart_receiver_1/received_data_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y164         FDRE (Prop_fdre_C_Q)         0.164     1.760 r  uart_receiver_1/received_data_s_reg[0]/Q
                         net (fo=1, routed)           0.112     1.872    uart_receiver_1/received_data_s[0]
    SLICE_X2Y165         FDRE                                         r  uart_receiver_1/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.951     2.116    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y165         FDRE                                         r  uart_receiver_1/received_data_reg[0]/C
                         clock pessimism             -0.506     1.610    
    SLICE_X2Y165         FDRE (Hold_fdre_C_D)         0.059     1.669    uart_receiver_1/received_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_receiver_1/received_data_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/received_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.706%)  route 0.159ns (49.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.675     1.595    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y165         FDRE                                         r  uart_receiver_1/received_data_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.164     1.759 r  uart_receiver_1/received_data_s_reg[3]/Q
                         net (fo=1, routed)           0.159     1.918    uart_receiver_1/received_data_s[3]
    SLICE_X2Y165         FDRE                                         r  uart_receiver_1/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.951     2.116    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y165         FDRE                                         r  uart_receiver_1/received_data_reg[3]/C
                         clock pessimism             -0.483     1.633    
    SLICE_X2Y165         FDRE (Hold_fdre_C_D)         0.076     1.709    uart_receiver_1/received_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_receiver_1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.594%)  route 0.155ns (52.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.675     1.595    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y166         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  uart_receiver_1/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.155     1.891    uart_receiver_1/received_data_s0
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.951     2.116    uart_receiver_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y165         FDRE                                         r  uart_receiver_1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.506     1.610    
    SLICE_X3Y165         FDRE (Hold_fdre_C_D)         0.070     1.680    uart_receiver_1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_receiver_1/sampler_generator_1/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_receiver_1/sampler_generator_1/baudrate_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.673     1.593    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  uart_receiver_1/sampler_generator_1/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.141     1.734 f  uart_receiver_1/sampler_generator_1/delay_counter_reg[2]/Q
                         net (fo=7, routed)           0.131     1.865    uart_receiver_1/sampler_generator_1/delay_counter_reg__0[2]
    SLICE_X4Y167         LUT6 (Prop_lut6_I2_O)        0.045     1.910 r  uart_receiver_1/sampler_generator_1/baudrate_out_i_1/O
                         net (fo=1, routed)           0.000     1.910    uart_receiver_1/sampler_generator_1/enable_delay_1
    SLICE_X4Y167         FDRE                                         r  uart_receiver_1/sampler_generator_1/baudrate_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.948     2.113    uart_receiver_1/sampler_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y167         FDRE                                         r  uart_receiver_1/sampler_generator_1/baudrate_out_reg/C
                         clock pessimism             -0.507     1.606    
    SLICE_X4Y167         FDRE (Hold_fdre_C_D)         0.091     1.697    uart_receiver_1/sampler_generator_1/baudrate_out_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y164    uart_receiver_1/received_data_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y168    uart_receiver_1/sampler_generator_1/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165    uart_receiver_1/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y166    uart_receiver_1/FSM_onehot_state_reg[7]/C



