

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:25:59 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184135755|  184135755| 1.841 sec | 1.841 sec |  184135755|  184135755|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x    |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y     |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r   |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_C_x_0  |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y_0   |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r1  |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |     73752|     73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |      6144|      6144|         8|          -|          -|   768|    no    |
        +-----------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 32 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 19 
32 --> 33 
33 --> 34 32 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v0) nounwind, !map !7"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1) nounwind, !map !14"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2) nounwind, !map !19"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v3) nounwind, !map !23"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B = alloca [9216 x float], align 4" [kernel.cpp:22]   --->   Operation 46 'alloca' 'B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%C = alloca [9216 x float], align 4" [kernel.cpp:42]   --->   Operation 47 'alloca' 'C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%x_0_3 = phi i4 [ 0, %0 ], [ %x, %l_B_x_end ]"   --->   Operation 49 'phi' 'x_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %x_0_3, -4" [kernel.cpp:23]   --->   Operation 50 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%x = add i4 %x_0_3, 1" [kernel.cpp:23]   --->   Operation 52 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader1.preheader, label %l_B_x_begin" [kernel.cpp:23]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [kernel.cpp:23]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [kernel.cpp:23]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_3, i10 0)" [kernel.cpp:30]   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i14 %tmp_5 to i15" [kernel.cpp:30]   --->   Operation 57 'zext' 'zext_ln30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_3, i8 0)" [kernel.cpp:30]   --->   Operation 58 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i12 %tmp_6 to i15" [kernel.cpp:30]   --->   Operation 59 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.81ns)   --->   "%sub_ln30 = sub i15 %zext_ln30, %zext_ln30_1" [kernel.cpp:30]   --->   Operation 60 'sub' 'sub_ln30' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:24]   --->   Operation 61 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:43]   --->   Operation 62 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%y_0_4 = phi i10 [ 0, %l_B_x_begin ], [ %y, %l_y_end ]"   --->   Operation 63 'phi' 'y_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %y_0_4, -256" [kernel.cpp:24]   --->   Operation 64 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_4, 1" [kernel.cpp:24]   --->   Operation 66 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %l_B_x_end, label %l_y_begin" [kernel.cpp:24]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:24]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [kernel.cpp:24]   --->   Operation 69 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %y_0_4 to i15" [kernel.cpp:31]   --->   Operation 70 'zext' 'zext_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_4, i10 0)" [kernel.cpp:31]   --->   Operation 71 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i20 %tmp_9 to i21" [kernel.cpp:31]   --->   Operation 72 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_4, i8 0)" [kernel.cpp:31]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i18 %tmp_s to i21" [kernel.cpp:31]   --->   Operation 74 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.19ns)   --->   "%sub_ln31 = sub i21 %zext_ln31_1, %zext_ln31_2" [kernel.cpp:31]   --->   Operation 75 'sub' 'sub_ln31' <Predicate = (!icmp_ln24)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.94ns)   --->   "%add_ln39 = add i15 %sub_ln30, %zext_ln31" [kernel.cpp:39]   --->   Operation 76 'add' 'add_ln39' <Predicate = (!icmp_ln24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i15 %add_ln39 to i64" [kernel.cpp:39]   --->   Operation 77 'sext' 'sext_ln39' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln39" [kernel.cpp:39]   --->   Operation 78 'getelementptr' 'B_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:28]   --->   Operation 79 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp) nounwind" [kernel.cpp:41]   --->   Operation 80 'specregionend' 'empty_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 81 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %l_y_begin ], [ %r, %4 ]"   --->   Operation 82 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%v13 = phi float [ 0.000000e+00, %l_y_begin ], [ %v14, %4 ]"   --->   Operation 83 'phi' 'v13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.77ns)   --->   "%icmp_ln28 = icmp eq i10 %r_0, -256" [kernel.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.73ns)   --->   "%r = add i10 %r_0, 1" [kernel.cpp:28]   --->   Operation 86 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %l_y_end, label %4" [kernel.cpp:28]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i10 %r_0 to i21" [kernel.cpp:30]   --->   Operation 88 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i10 %r_0 to i15" [kernel.cpp:30]   --->   Operation 89 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.94ns)   --->   "%add_ln30 = add i15 %sub_ln30, %zext_ln30_3" [kernel.cpp:30]   --->   Operation 90 'add' 'add_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.22ns)   --->   "%add_ln31 = add i21 %sub_ln31, %zext_ln30_2" [kernel.cpp:31]   --->   Operation 91 'add' 'add_ln31' <Predicate = (!icmp_ln28)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i21 %add_ln31 to i64" [kernel.cpp:31]   --->   Operation 92 'sext' 'sext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln31" [kernel.cpp:31]   --->   Operation 93 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 94 [4/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 94 'load' 'v11' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 95 [1/1] (3.25ns)   --->   "store float %v13, float* %B_addr, align 4" [kernel.cpp:39]   --->   Operation 95 'store' <Predicate = (icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind" [kernel.cpp:40]   --->   Operation 96 'specregionend' 'empty_7' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:24]   --->   Operation 97 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 98 [3/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 98 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %add_ln30 to i64" [kernel.cpp:30]   --->   Operation 99 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln30" [kernel.cpp:30]   --->   Operation 100 'getelementptr' 'v0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [2/2] (3.25ns)   --->   "%v10 = load float* %v0_addr, align 4" [kernel.cpp:30]   --->   Operation 101 'load' 'v10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 102 [2/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 102 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "%v10 = load float* %v0_addr, align 4" [kernel.cpp:30]   --->   Operation 103 'load' 'v10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 104 [1/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:31]   --->   Operation 104 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 105 [4/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 105 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 106 [3/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 106 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 107 [2/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 107 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 108 [1/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:32]   --->   Operation 108 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 109 [5/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 109 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 110 [4/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 110 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 111 [3/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 111 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 112 [2/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 112 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [kernel.cpp:28]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:34]   --->   Operation 114 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:28]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 1.81>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ %x_0, %l_C_x_0_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 116 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (1.30ns)   --->   "%icmp_ln43 = icmp eq i4 %x_0_0, -4" [kernel.cpp:43]   --->   Operation 117 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:43]   --->   Operation 119 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.preheader.preheader, label %l_C_x_0_begin" [kernel.cpp:43]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [kernel.cpp:43]   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3) nounwind" [kernel.cpp:43]   --->   Operation 122 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:50]   --->   Operation 123 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i14 %tmp_7 to i15" [kernel.cpp:50]   --->   Operation 124 'zext' 'zext_ln50' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:50]   --->   Operation 125 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i12 %tmp_8 to i15" [kernel.cpp:50]   --->   Operation 126 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (1.81ns)   --->   "%sub_ln50 = sub i15 %zext_ln50, %zext_ln50_1" [kernel.cpp:50]   --->   Operation 127 'sub' 'sub_ln50' <Predicate = (!icmp_ln43)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:44]   --->   Operation 128 'br' <Predicate = (!icmp_ln43)> <Delay = 1.76>
ST_17 : Operation 129 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:62]   --->   Operation 129 'br' <Predicate = (icmp_ln43)> <Delay = 1.76>

State 18 <SV = 3> <Delay = 2.19>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 130 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp eq i10 %y_0_0, -256" [kernel.cpp:44]   --->   Operation 131 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 132 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:44]   --->   Operation 133 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %l_C_x_0_end, label %l_y_0_begin" [kernel.cpp:44]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [kernel.cpp:44]   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4) nounwind" [kernel.cpp:44]   --->   Operation 136 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %y_0_0 to i15" [kernel.cpp:51]   --->   Operation 137 'zext' 'zext_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:51]   --->   Operation 138 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i20 %tmp_12 to i21" [kernel.cpp:51]   --->   Operation 139 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_13 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:51]   --->   Operation 140 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i18 %tmp_13 to i21" [kernel.cpp:51]   --->   Operation 141 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (2.19ns)   --->   "%sub_ln51 = sub i21 %zext_ln51_1, %zext_ln51_2" [kernel.cpp:51]   --->   Operation 142 'sub' 'sub_ln51' <Predicate = (!icmp_ln44)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (1.94ns)   --->   "%add_ln59 = add i15 %sub_ln50, %zext_ln51" [kernel.cpp:59]   --->   Operation 143 'add' 'add_ln59' <Predicate = (!icmp_ln44)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i15 %add_ln59 to i64" [kernel.cpp:59]   --->   Operation 144 'sext' 'sext_ln59' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln59" [kernel.cpp:59]   --->   Operation 145 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:48]   --->   Operation 146 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_1) nounwind" [kernel.cpp:61]   --->   Operation 147 'specregionend' 'empty_13' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:43]   --->   Operation 148 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 5.47>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%v25 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v26, %7 ]"   --->   Operation 149 'phi' 'v25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%r1_0 = phi i10 [ 0, %l_y_0_begin ], [ %r1, %7 ]"   --->   Operation 150 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (1.77ns)   --->   "%icmp_ln48 = icmp eq i10 %r1_0, -256" [kernel.cpp:48]   --->   Operation 151 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 152 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (1.73ns)   --->   "%r1 = add i10 %r1_0, 1" [kernel.cpp:48]   --->   Operation 153 'add' 'r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %l_y_0_end, label %7" [kernel.cpp:48]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i10 %r1_0 to i21" [kernel.cpp:50]   --->   Operation 155 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i10 %r1_0 to i15" [kernel.cpp:50]   --->   Operation 156 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (1.94ns)   --->   "%add_ln50 = add i15 %sub_ln50, %zext_ln50_3" [kernel.cpp:50]   --->   Operation 157 'add' 'add_ln50' <Predicate = (!icmp_ln48)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (2.22ns)   --->   "%add_ln51 = add i21 %sub_ln51, %zext_ln50_2" [kernel.cpp:51]   --->   Operation 158 'add' 'add_ln51' <Predicate = (!icmp_ln48)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i21 %add_ln51 to i64" [kernel.cpp:51]   --->   Operation 159 'sext' 'sext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln51" [kernel.cpp:51]   --->   Operation 160 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 161 [4/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 161 'load' 'v23' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 162 [1/1] (3.25ns)   --->   "store float %v25, float* %C_addr_1, align 4" [kernel.cpp:59]   --->   Operation 162 'store' <Predicate = (icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_4) nounwind" [kernel.cpp:60]   --->   Operation 163 'specregionend' 'empty_12' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:44]   --->   Operation 164 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.25>
ST_20 : Operation 165 [3/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 165 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i15 %add_ln50 to i64" [kernel.cpp:50]   --->   Operation 166 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%v0_addr_1 = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln50" [kernel.cpp:50]   --->   Operation 167 'getelementptr' 'v0_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [2/2] (3.25ns)   --->   "%v22 = load float* %v0_addr_1, align 4" [kernel.cpp:50]   --->   Operation 168 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 169 [2/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 169 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 7> <Delay = 3.25>
ST_22 : Operation 170 [1/2] (3.25ns)   --->   "%v22 = load float* %v0_addr_1, align 4" [kernel.cpp:50]   --->   Operation 170 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 171 [1/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:51]   --->   Operation 171 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 23 <SV = 8> <Delay = 5.70>
ST_23 : Operation 172 [4/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 172 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.70>
ST_24 : Operation 173 [3/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 173 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.70>
ST_25 : Operation 174 [2/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 174 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.70>
ST_26 : Operation 175 [1/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:52]   --->   Operation 175 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 7.25>
ST_27 : Operation 176 [5/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 176 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 7.25>
ST_28 : Operation 177 [4/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 177 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 7.25>
ST_29 : Operation 178 [3/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 178 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 7.25>
ST_30 : Operation 179 [2/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 179 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 7.25>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [kernel.cpp:48]   --->   Operation 180 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 181 [1/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:54]   --->   Operation 181 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:48]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 3> <Delay = 1.81>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_D_x_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 183 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (1.30ns)   --->   "%icmp_ln62 = icmp eq i4 %x_1_0, -4" [kernel.cpp:62]   --->   Operation 184 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:62]   --->   Operation 186 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %10, label %l_D_x_1_begin" [kernel.cpp:62]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [kernel.cpp:62]   --->   Operation 188 'specloopname' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind" [kernel.cpp:62]   --->   Operation 189 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:67]   --->   Operation 190 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i14 %tmp_10 to i15" [kernel.cpp:67]   --->   Operation 191 'zext' 'zext_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:67]   --->   Operation 192 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i12 %tmp_11 to i15" [kernel.cpp:67]   --->   Operation 193 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (1.81ns)   --->   "%sub_ln67 = sub i15 %zext_ln67, %zext_ln67_1" [kernel.cpp:67]   --->   Operation 194 'sub' 'sub_ln67' <Predicate = (!icmp_ln62)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (1.76ns)   --->   "br label %8" [kernel.cpp:63]   --->   Operation 195 'br' <Predicate = (!icmp_ln62)> <Delay = 1.76>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:70]   --->   Operation 196 'ret' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 33 <SV = 4> <Delay = 5.19>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_D_x_1_begin ], [ %y_1, %9 ]"   --->   Operation 197 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (1.77ns)   --->   "%icmp_ln63 = icmp eq i10 %y_1_0, -256" [kernel.cpp:63]   --->   Operation 198 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 199 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:63]   --->   Operation 200 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %l_D_x_1_end, label %9" [kernel.cpp:63]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i10 %y_1_0 to i15" [kernel.cpp:67]   --->   Operation 202 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (1.94ns)   --->   "%add_ln67 = add i15 %sub_ln67, %zext_ln67_2" [kernel.cpp:67]   --->   Operation 203 'add' 'add_ln67' <Predicate = (!icmp_ln63)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i15 %add_ln67 to i64" [kernel.cpp:67]   --->   Operation 204 'sext' 'sext_ln67' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln67" [kernel.cpp:64]   --->   Operation 205 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln67" [kernel.cpp:65]   --->   Operation 206 'getelementptr' 'C_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 207 [2/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:64]   --->   Operation 207 'load' 'v30' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 208 [2/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:65]   --->   Operation 208 'load' 'v31' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_2) nounwind" [kernel.cpp:69]   --->   Operation 209 'specregionend' 'empty_16' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:62]   --->   Operation 210 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 34 <SV = 5> <Delay = 3.25>
ST_34 : Operation 211 [1/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:64]   --->   Operation 211 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_34 : Operation 212 [1/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:65]   --->   Operation 212 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 35 <SV = 6> <Delay = 7.25>
ST_35 : Operation 213 [5/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 213 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 7> <Delay = 7.25>
ST_36 : Operation 214 [4/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 214 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 7.25>
ST_37 : Operation 215 [3/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 215 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 7.25>
ST_38 : Operation 216 [2/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 216 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 7.25>
ST_39 : Operation 217 [1/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:66]   --->   Operation 217 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 3.25>
ST_40 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:63]   --->   Operation 218 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 219 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (3.25ns)   --->   "store float %v32, float* %v3_addr, align 4" [kernel.cpp:67]   --->   Operation 220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "br label %8" [kernel.cpp:63]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', kernel.cpp:23) [14]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', kernel.cpp:23) [14]  (0 ns)
	'sub' operation ('sub_ln30', kernel.cpp:30) [26]  (1.81 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:24) [29]  (0 ns)
	'sub' operation ('sub_ln31', kernel.cpp:31) [42]  (2.2 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', kernel.cpp:28) [48]  (0 ns)
	'add' operation ('add_ln31', kernel.cpp:31) [61]  (2.23 ns)
	'getelementptr' operation ('v1_addr', kernel.cpp:31) [63]  (0 ns)
	'load' operation ('v11', kernel.cpp:31) on array 'v1' [65]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v11', kernel.cpp:31) on array 'v1' [65]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_addr', kernel.cpp:30) [60]  (0 ns)
	'load' operation ('v10', kernel.cpp:30) on array 'v0' [64]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v10', kernel.cpp:30) on array 'v0' [64]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:32) [66]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:32) [66]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:32) [66]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:32) [66]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:34) [67]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:34) [67]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:34) [67]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:34) [67]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:34) [67]  (7.26 ns)

 <State 17>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_0') with incoming values : ('x_0', kernel.cpp:43) [79]  (0 ns)
	'sub' operation ('sub_ln50', kernel.cpp:50) [91]  (1.81 ns)

 <State 18>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y_0') with incoming values : ('y_0', kernel.cpp:44) [94]  (0 ns)
	'sub' operation ('sub_ln51', kernel.cpp:51) [107]  (2.2 ns)

 <State 19>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r1') with incoming values : ('r1', kernel.cpp:48) [114]  (0 ns)
	'add' operation ('add_ln51', kernel.cpp:51) [126]  (2.23 ns)
	'getelementptr' operation ('v2_addr', kernel.cpp:51) [128]  (0 ns)
	'load' operation ('v23', kernel.cpp:51) on array 'v2' [130]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('v23', kernel.cpp:51) on array 'v2' [130]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_addr_1', kernel.cpp:50) [125]  (0 ns)
	'load' operation ('v22', kernel.cpp:50) on array 'v0' [129]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('v22', kernel.cpp:50) on array 'v0' [129]  (3.25 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:52) [131]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:52) [131]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:52) [131]  (5.7 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:52) [131]  (5.7 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:54) [132]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:54) [132]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:54) [132]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:54) [132]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:54) [132]  (7.26 ns)

 <State 32>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_1') with incoming values : ('x_1', kernel.cpp:62) [144]  (0 ns)
	'sub' operation ('sub_ln67', kernel.cpp:67) [156]  (1.81 ns)

 <State 33>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_1') with incoming values : ('y_1', kernel.cpp:63) [159]  (0 ns)
	'add' operation ('add_ln67', kernel.cpp:67) [167]  (1.94 ns)
	'getelementptr' operation ('B_addr_1', kernel.cpp:64) [170]  (0 ns)
	'load' operation ('v30', kernel.cpp:64) on array 'B', kernel.cpp:22 [172]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('v30', kernel.cpp:64) on array 'B', kernel.cpp:22 [172]  (3.25 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:66) [174]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:66) [174]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:66) [174]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:66) [174]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:66) [174]  (7.26 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v3_addr', kernel.cpp:67) [169]  (0 ns)
	'store' operation ('store_ln67', kernel.cpp:67) of variable 'v32', kernel.cpp:66 on array 'v3' [175]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
