# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project.srcs/sources_1/ip/div/sim/div.vhd" \

# Do not sort compile order
nosort
