<stg><name>neural_network</name>


<trans_list>

<trans id="688" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:24 %input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0

]]></Node>
<StgValue><ssdm name="input_0_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1

]]></Node>
<StgValue><ssdm name="input_1_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="16">
<![CDATA[
entry:30 %sext_ln72_3 = sext i16 %input_1_read

]]></Node>
<StgValue><ssdm name="sext_ln72_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:31 %mul_ln72_1 = mul i24 %sext_ln72_3, i24 87

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:35 %input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2

]]></Node>
<StgValue><ssdm name="input_2_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:48 %input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3

]]></Node>
<StgValue><ssdm name="input_3_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:62 %mul_ln72_4 = mul i24 %sext_ln72_3, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:86 %mul_ln72_7 = mul i24 %sext_ln72_3, i24 134

]]></Node>
<StgValue><ssdm name="mul_ln72_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:136 %mul_ln72_11 = mul i24 %sext_ln72_3, i24 16776973

]]></Node>
<StgValue><ssdm name="mul_ln72_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:154 %mul_ln72_15 = mul i24 %sext_ln72_3, i24 16777126

]]></Node>
<StgValue><ssdm name="mul_ln72_15"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:183 %mul_ln72_17 = mul i24 %sext_ln72_3, i24 16777038

]]></Node>
<StgValue><ssdm name="mul_ln72_17"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:205 %mul_ln72_20 = mul i24 %sext_ln72_3, i24 16777075

]]></Node>
<StgValue><ssdm name="mul_ln72_20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="16">
<![CDATA[
entry:26 %sext_ln72_1 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:28 %mul_ln72 = mul i24 %sext_ln72_1, i24 16777123

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:31 %mul_ln72_1 = mul i24 %sext_ln72_3, i24 87

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="16">
<![CDATA[
entry:36 %sext_ln72_4 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln72_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="16">
<![CDATA[
entry:38 %sext_ln72_6 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln72_6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:61 %mul_ln72_3 = mul i24 %sext_ln72_1, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:62 %mul_ln72_4 = mul i24 %sext_ln72_3, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:66 %mul_ln72_5 = mul i24 %sext_ln72_4, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln72_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:86 %mul_ln72_7 = mul i24 %sext_ln72_3, i24 134

]]></Node>
<StgValue><ssdm name="mul_ln72_7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:105 %mul_ln72_9 = mul i24 %sext_ln72_1, i24 16777093

]]></Node>
<StgValue><ssdm name="mul_ln72_9"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:111 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:133 %mul_ln72_10 = mul i24 %sext_ln72_1, i24 178

]]></Node>
<StgValue><ssdm name="mul_ln72_10"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:134 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:136 %mul_ln72_11 = mul i24 %sext_ln72_3, i24 16776973

]]></Node>
<StgValue><ssdm name="mul_ln72_11"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:138 %mul_ln72_12 = mul i22 %sext_ln72_6, i22 4194278

]]></Node>
<StgValue><ssdm name="mul_ln72_12"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:153 %mul_ln72_14 = mul i24 %sext_ln72_1, i24 16777108

]]></Node>
<StgValue><ssdm name="mul_ln72_14"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:154 %mul_ln72_15 = mul i24 %sext_ln72_3, i24 16777126

]]></Node>
<StgValue><ssdm name="mul_ln72_15"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:155 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:180 %mul_ln72_16 = mul i24 %sext_ln72_1, i24 16777103

]]></Node>
<StgValue><ssdm name="mul_ln72_16"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:181 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln72_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:183 %mul_ln72_17 = mul i24 %sext_ln72_3, i24 16777038

]]></Node>
<StgValue><ssdm name="mul_ln72_17"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:185 %mul_ln72_18 = mul i24 %sext_ln72_4, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_18"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:205 %mul_ln72_20 = mul i24 %sext_ln72_3, i24 16777075

]]></Node>
<StgValue><ssdm name="mul_ln72_20"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:207 %mul_ln72_21 = mul i24 %sext_ln72_4, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="16">
<![CDATA[
entry:25 %sext_ln72 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="16">
<![CDATA[
entry:27 %sext_ln72_2 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln72_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:31 %mul_ln72_1 = mul i24 %sext_ln72_3, i24 87

]]></Node>
<StgValue><ssdm name="mul_ln72_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:33 %shl_ln72_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:34 %add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="16">
<![CDATA[
entry:49 %sext_ln72_10 = sext i16 %input_3_read

]]></Node>
<StgValue><ssdm name="sext_ln72_10"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="16">
<![CDATA[
entry:50 %sext_ln72_11 = sext i16 %input_3_read

]]></Node>
<StgValue><ssdm name="sext_ln72_11"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:51 %mul_ln72_2 = mul i24 %sext_ln72_11, i24 16777005

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:62 %mul_ln72_4 = mul i24 %sext_ln72_3, i24 16777137

]]></Node>
<StgValue><ssdm name="mul_ln72_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:64 %shl_ln72_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_6"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:65 %add_ln72_3 = add i24 %shl_ln72_6, i24 %mul_ln72_4

]]></Node>
<StgValue><ssdm name="add_ln72_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:66 %mul_ln72_5 = mul i24 %sext_ln72_4, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln72_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:70 %mul_ln72_6 = mul i24 %sext_ln72_11, i24 16777117

]]></Node>
<StgValue><ssdm name="mul_ln72_6"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:80 %shl_ln72_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_0_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_9"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="22" op_0_bw="21">
<![CDATA[
entry:81 %sext_ln72_12 = sext i21 %shl_ln72_9

]]></Node>
<StgValue><ssdm name="sext_ln72_12"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:82 %sub_ln72_1 = sub i22 %sext_ln72_12, i22 %sext_ln72_2

]]></Node>
<StgValue><ssdm name="sub_ln72_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:83 %trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %sub_ln72_1, i32 8, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
entry:84 %tmp_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="22">
<![CDATA[
entry:85 %sext_ln72_13 = sext i22 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln72_13"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:86 %mul_ln72_7 = mul i24 %sext_ln72_3, i24 134

]]></Node>
<StgValue><ssdm name="mul_ln72_7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:87 %add_ln72_6 = add i24 %sext_ln72_13, i24 %mul_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_6"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:94 %mul_ln72_8 = mul i23 %sext_ln72_10, i23 8388564

]]></Node>
<StgValue><ssdm name="mul_ln72_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:106 %shl_ln72_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_1_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_11"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="21">
<![CDATA[
entry:107 %sext_ln72_16 = sext i21 %shl_ln72_11

]]></Node>
<StgValue><ssdm name="sext_ln72_16"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:108 %shl_ln72_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_1_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_12"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="19">
<![CDATA[
entry:109 %sext_ln72_17 = sext i19 %shl_ln72_12

]]></Node>
<StgValue><ssdm name="sext_ln72_17"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:110 %sub_ln72_4 = sub i22 %sext_ln72_17, i22 %sext_ln72_16

]]></Node>
<StgValue><ssdm name="sub_ln72_4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:112 %shl_ln72_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_13"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="22">
<![CDATA[
entry:113 %sext_ln72_18 = sext i22 %sub_ln72_4

]]></Node>
<StgValue><ssdm name="sext_ln72_18"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:114 %add_ln72_9 = add i24 %shl_ln72_13, i24 %sext_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_9"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:119 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:135 %shl_ln72_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_18"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:136 %mul_ln72_11 = mul i24 %sext_ln72_3, i24 16776973

]]></Node>
<StgValue><ssdm name="mul_ln72_11"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:137 %add_ln72_12 = add i24 %shl_ln72_18, i24 %mul_ln72_11

]]></Node>
<StgValue><ssdm name="add_ln72_12"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:138 %mul_ln72_12 = mul i22 %sext_ln72_6, i22 4194278

]]></Node>
<StgValue><ssdm name="mul_ln72_12"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:143 %mul_ln72_13 = mul i24 %sext_ln72_11, i24 16777123

]]></Node>
<StgValue><ssdm name="mul_ln72_13"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:154 %mul_ln72_15 = mul i24 %sext_ln72_3, i24 16777126

]]></Node>
<StgValue><ssdm name="mul_ln72_15"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:156 %shl_ln72_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_21"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:157 %add_ln72_15 = add i24 %shl_ln72_21, i24 %mul_ln72_15

]]></Node>
<StgValue><ssdm name="add_ln72_15"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:182 %shl_ln72_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_26"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:183 %mul_ln72_17 = mul i24 %sext_ln72_3, i24 16777038

]]></Node>
<StgValue><ssdm name="mul_ln72_17"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:184 %add_ln72_18 = add i24 %shl_ln72_26, i24 %mul_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_18"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:185 %mul_ln72_18 = mul i24 %sext_ln72_4, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_18"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:189 %mul_ln72_19 = mul i24 %sext_ln72_11, i24 85

]]></Node>
<StgValue><ssdm name="mul_ln72_19"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:199 %shl_ln72_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_0_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_29"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="22">
<![CDATA[
entry:200 %sext_ln72_28 = sext i22 %shl_ln72_29

]]></Node>
<StgValue><ssdm name="sext_ln72_28"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:201 %sub_ln72_7 = sub i23 %sext_ln72_28, i23 %sext_ln72

]]></Node>
<StgValue><ssdm name="sub_ln72_7"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:202 %trunc_ln72_s = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %sub_ln72_7, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln72_s"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:203 %tmp_20 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln72_s, i8 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="23">
<![CDATA[
entry:204 %sext_ln72_29 = sext i23 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln72_29"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:205 %mul_ln72_20 = mul i24 %sext_ln72_3, i24 16777075

]]></Node>
<StgValue><ssdm name="mul_ln72_20"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:206 %add_ln72_21 = add i24 %sext_ln72_29, i24 %mul_ln72_20

]]></Node>
<StgValue><ssdm name="add_ln72_21"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:207 %mul_ln72_21 = mul i24 %sext_ln72_4, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="142" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:34 %add_ln72 = add i24 %shl_ln72_1, i24 %mul_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="16">
<![CDATA[
entry:37 %sext_ln72_5 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln72_5"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:39 %shl_ln72_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_2_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln72_2"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="22" op_0_bw="21">
<![CDATA[
entry:40 %sext_ln72_7 = sext i21 %shl_ln72_2

]]></Node>
<StgValue><ssdm name="sext_ln72_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:41 %shl_ln72_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_2_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_3"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="19">
<![CDATA[
entry:42 %sext_ln72_8 = sext i19 %shl_ln72_3

]]></Node>
<StgValue><ssdm name="sext_ln72_8"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:43 %sub_ln72 = sub i22 %sext_ln72_7, i22 %sext_ln72_8

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:45 %shl_ln72_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_4"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="22">
<![CDATA[
entry:46 %sext_ln72_9 = sext i22 %sub_ln72

]]></Node>
<StgValue><ssdm name="sext_ln72_9"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:47 %add_ln72_1 = add i24 %shl_ln72_4, i24 %sext_ln72_9

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:51 %mul_ln72_2 = mul i24 %sext_ln72_11, i24 16777005

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:65 %add_ln72_3 = add i24 %shl_ln72_6, i24 %mul_ln72_4

]]></Node>
<StgValue><ssdm name="add_ln72_3"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:66 %mul_ln72_5 = mul i24 %sext_ln72_4, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln72_5"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:68 %shl_ln72_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_7"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:69 %add_ln72_4 = add i24 %shl_ln72_7, i24 %mul_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_4"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:70 %mul_ln72_6 = mul i24 %sext_ln72_11, i24 16777117

]]></Node>
<StgValue><ssdm name="mul_ln72_6"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:87 %add_ln72_6 = add i24 %sext_ln72_13, i24 %mul_ln72_7

]]></Node>
<StgValue><ssdm name="add_ln72_6"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:88 %sub_ln72_2 = sub i22 0, i22 %sext_ln72_7

]]></Node>
<StgValue><ssdm name="sub_ln72_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:89 %sub_ln72_3 = sub i22 %sub_ln72_2, i22 %sext_ln72_6

]]></Node>
<StgValue><ssdm name="sub_ln72_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:90 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:91 %shl_ln72_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_s"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="22">
<![CDATA[
entry:92 %sext_ln72_14 = sext i22 %sub_ln72_3

]]></Node>
<StgValue><ssdm name="sext_ln72_14"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:93 %add_ln72_7 = add i24 %shl_ln72_s, i24 %sext_ln72_14

]]></Node>
<StgValue><ssdm name="add_ln72_7"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:94 %mul_ln72_8 = mul i23 %sext_ln72_10, i23 8388564

]]></Node>
<StgValue><ssdm name="mul_ln72_8"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:95 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:115 %shl_ln72_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %input_2_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_14"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:116 %shl_ln72_15 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_2_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_15"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="17">
<![CDATA[
entry:117 %sext_ln72_19 = sext i17 %shl_ln72_15

]]></Node>
<StgValue><ssdm name="sext_ln72_19"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:118 %sub_ln72_5 = sub i24 %sext_ln72_19, i24 %shl_ln72_14

]]></Node>
<StgValue><ssdm name="sub_ln72_5"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:120 %shl_ln72_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_16"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:121 %add_ln72_10 = add i24 %shl_ln72_16, i24 %sub_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_10"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:123 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:137 %add_ln72_12 = add i24 %shl_ln72_18, i24 %mul_ln72_11

]]></Node>
<StgValue><ssdm name="add_ln72_12"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:138 %mul_ln72_12 = mul i22 %sext_ln72_6, i22 4194278

]]></Node>
<StgValue><ssdm name="mul_ln72_12"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:139 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:140 %shl_ln72_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_19"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="22">
<![CDATA[
entry:141 %sext_ln72_21 = sext i22 %mul_ln72_12

]]></Node>
<StgValue><ssdm name="sext_ln72_21"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:142 %add_ln72_13 = add i24 %shl_ln72_19, i24 %sext_ln72_21

]]></Node>
<StgValue><ssdm name="add_ln72_13"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:143 %mul_ln72_13 = mul i24 %sext_ln72_11, i24 16777123

]]></Node>
<StgValue><ssdm name="mul_ln72_13"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:157 %add_ln72_15 = add i24 %shl_ln72_21, i24 %mul_ln72_15

]]></Node>
<StgValue><ssdm name="add_ln72_15"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="20" op_0_bw="19">
<![CDATA[
entry:158 %sext_ln72_22 = sext i19 %shl_ln72_3

]]></Node>
<StgValue><ssdm name="sext_ln72_22"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:159 %sub_ln72_10 = sub i20 %sext_ln72_5, i20 %sext_ln72_22

]]></Node>
<StgValue><ssdm name="sub_ln72_10"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:160 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:161 %shl_ln72_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_22"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="20">
<![CDATA[
entry:162 %sext_ln72_23 = sext i20 %sub_ln72_10

]]></Node>
<StgValue><ssdm name="sext_ln72_23"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:163 %add_ln72_16 = add i24 %shl_ln72_22, i24 %sext_ln72_23

]]></Node>
<StgValue><ssdm name="add_ln72_16"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:170 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:184 %add_ln72_18 = add i24 %shl_ln72_26, i24 %mul_ln72_17

]]></Node>
<StgValue><ssdm name="add_ln72_18"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:185 %mul_ln72_18 = mul i24 %sext_ln72_4, i24 16777134

]]></Node>
<StgValue><ssdm name="mul_ln72_18"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:186 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:187 %shl_ln72_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_27"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:188 %add_ln72_19 = add i24 %shl_ln72_27, i24 %mul_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_19"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:189 %mul_ln72_19 = mul i24 %sext_ln72_11, i24 85

]]></Node>
<StgValue><ssdm name="mul_ln72_19"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:206 %add_ln72_21 = add i24 %sext_ln72_29, i24 %mul_ln72_20

]]></Node>
<StgValue><ssdm name="add_ln72_21"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:207 %mul_ln72_21 = mul i24 %sext_ln72_4, i24 231

]]></Node>
<StgValue><ssdm name="mul_ln72_21"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:208 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:209 %shl_ln72_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_30"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:210 %add_ln72_22 = add i24 %shl_ln72_30, i24 %mul_ln72_21

]]></Node>
<StgValue><ssdm name="add_ln72_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="203" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:51 %mul_ln72_2 = mul i24 %sext_ln72_11, i24 16777005

]]></Node>
<StgValue><ssdm name="mul_ln72_2"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:53 %shl_ln72_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_5"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:54 %add_ln72_2 = add i24 %shl_ln72_5, i24 %mul_ln72_2

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:69 %add_ln72_4 = add i24 %shl_ln72_7, i24 %mul_ln72_5

]]></Node>
<StgValue><ssdm name="add_ln72_4"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:70 %mul_ln72_6 = mul i24 %sext_ln72_11, i24 16777117

]]></Node>
<StgValue><ssdm name="mul_ln72_6"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:72 %shl_ln72_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_8"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:73 %add_ln72_5 = add i24 %shl_ln72_8, i24 %mul_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_5"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:94 %mul_ln72_8 = mul i23 %sext_ln72_10, i23 8388564

]]></Node>
<StgValue><ssdm name="mul_ln72_8"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:96 %shl_ln72_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_10"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="23">
<![CDATA[
entry:97 %sext_ln72_15 = sext i23 %mul_ln72_8

]]></Node>
<StgValue><ssdm name="sext_ln72_15"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:98 %add_ln72_8 = add i24 %shl_ln72_10, i24 %sext_ln72_15

]]></Node>
<StgValue><ssdm name="add_ln72_8"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:122 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_3_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:124 %shl_ln72_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_17"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="18">
<![CDATA[
entry:125 %sext_ln72_20 = sext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln72_20"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:126 %add_ln72_11 = add i24 %shl_ln72_17, i24 %sext_ln72_20

]]></Node>
<StgValue><ssdm name="add_ln72_11"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:127 %sum_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:128 %trunc_ln74_3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_11, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_3"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:129 %sum_27 = add i16 %sum_6, i16 51

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:131 %icmp_ln14_3 = icmp_sgt  i16 %sum_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:142 %add_ln72_13 = add i24 %shl_ln72_19, i24 %sext_ln72_21

]]></Node>
<StgValue><ssdm name="add_ln72_13"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:143 %mul_ln72_13 = mul i24 %sext_ln72_11, i24 16777123

]]></Node>
<StgValue><ssdm name="mul_ln72_13"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:145 %shl_ln72_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_20"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:146 %add_ln72_14 = add i24 %shl_ln72_20, i24 %mul_ln72_13

]]></Node>
<StgValue><ssdm name="add_ln72_14"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:164 %shl_ln72_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_3_read, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_23"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="22">
<![CDATA[
entry:165 %sext_ln72_24 = sext i22 %shl_ln72_23

]]></Node>
<StgValue><ssdm name="sext_ln72_24"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
entry:166 %shl_ln72_24 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_3_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln72_24"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="17">
<![CDATA[
entry:167 %sext_ln72_25 = sext i17 %shl_ln72_24

]]></Node>
<StgValue><ssdm name="sext_ln72_25"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="17">
<![CDATA[
entry:168 %sext_ln72_26 = sext i17 %shl_ln72_24

]]></Node>
<StgValue><ssdm name="sext_ln72_26"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:169 %sub_ln72_6 = sub i23 %sext_ln72_26, i23 %sext_ln72_24

]]></Node>
<StgValue><ssdm name="sub_ln72_6"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:171 %shl_ln72_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_25"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="23">
<![CDATA[
entry:172 %sext_ln72_27 = sext i23 %sub_ln72_6

]]></Node>
<StgValue><ssdm name="sext_ln72_27"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:173 %add_ln72_17 = add i24 %shl_ln72_25, i24 %sext_ln72_27

]]></Node>
<StgValue><ssdm name="add_ln72_17"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:174 %sum_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:175 %trunc_ln74_5 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_17, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_5"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:188 %add_ln72_19 = add i24 %shl_ln72_27, i24 %mul_ln72_18

]]></Node>
<StgValue><ssdm name="add_ln72_19"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:189 %mul_ln72_19 = mul i24 %sext_ln72_11, i24 85

]]></Node>
<StgValue><ssdm name="mul_ln72_19"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:190 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:191 %shl_ln72_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_28"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:192 %add_ln72_20 = add i24 %shl_ln72_28, i24 %mul_ln72_19

]]></Node>
<StgValue><ssdm name="add_ln72_20"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:210 %add_ln72_22 = add i24 %shl_ln72_30, i24 %mul_ln72_21

]]></Node>
<StgValue><ssdm name="add_ln72_22"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
entry:211 %shl_ln72_31 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_3_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln72_31"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="20" op_0_bw="19">
<![CDATA[
entry:212 %sext_ln72_30 = sext i19 %shl_ln72_31

]]></Node>
<StgValue><ssdm name="sext_ln72_30"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:213 %sub_ln72_8 = sub i20 0, i20 %sext_ln72_30

]]></Node>
<StgValue><ssdm name="sub_ln72_8"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:214 %sub_ln72_9 = sub i20 %sub_ln72_8, i20 %sext_ln72_25

]]></Node>
<StgValue><ssdm name="sub_ln72_9"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:215 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:216 %shl_ln72_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln72_32"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="20">
<![CDATA[
entry:217 %sext_ln72_31 = sext i20 %sub_ln72_9

]]></Node>
<StgValue><ssdm name="sext_ln72_31"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:218 %add_ln72_23 = add i24 %shl_ln72_32, i24 %sext_ln72_31

]]></Node>
<StgValue><ssdm name="add_ln72_23"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:219 %sum_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:220 %trunc_ln74_7 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_23, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="255" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:54 %add_ln72_2 = add i24 %shl_ln72_5, i24 %mul_ln72_2

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_2, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:57 %sum_24 = add i16 %sum, i16 31

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:58 %add_ln69 = add i15 %trunc_ln1, i15 31

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:59 %icmp_ln14 = icmp_sgt  i16 %sum_24, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:73 %add_ln72_5 = add i24 %shl_ln72_8, i24 %mul_ln72_6

]]></Node>
<StgValue><ssdm name="add_ln72_5"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:74 %sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln74_1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_5, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_1"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:76 %sum_25 = add i16 %sum_2, i16 19

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:78 %icmp_ln14_1 = icmp_sgt  i16 %sum_25, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:98 %add_ln72_8 = add i24 %shl_ln72_10, i24 %sext_ln72_15

]]></Node>
<StgValue><ssdm name="add_ln72_8"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:99 %sum_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:100 %trunc_ln74_2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_8, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_2"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:101 %sum_26 = add i16 %sum_4, i16 6

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:103 %icmp_ln14_2 = icmp_sgt  i16 %sum_26, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_2"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:130 %add_ln69_3 = add i15 %trunc_ln74_3, i15 51

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:132 %select_ln14_3 = select i1 %icmp_ln14_3, i15 %add_ln69_3, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14_3"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:146 %add_ln72_14 = add i24 %shl_ln72_20, i24 %mul_ln72_13

]]></Node>
<StgValue><ssdm name="add_ln72_14"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:147 %sum_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:148 %trunc_ln74_4 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_14, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_4"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:149 %sum_28 = add i16 %sum_8, i16 118

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:151 %icmp_ln14_4 = icmp_sgt  i16 %sum_28, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_4"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:176 %sum_29 = add i16 %sum_10, i16 60

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:177 %add_ln69_5 = add i15 %trunc_ln74_5, i15 60

]]></Node>
<StgValue><ssdm name="add_ln69_5"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:178 %icmp_ln14_5 = icmp_sgt  i16 %sum_29, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_5"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:179 %select_ln14_5 = select i1 %icmp_ln14_5, i15 %add_ln69_5, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14_5"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:192 %add_ln72_20 = add i24 %shl_ln72_28, i24 %mul_ln72_19

]]></Node>
<StgValue><ssdm name="add_ln72_20"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:193 %sum_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln72_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %trunc_ln74_6 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln72_20, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln74_6"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:195 %sum_30 = add i16 %sum_12, i16 19

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:197 %icmp_ln14_6 = icmp_sgt  i16 %sum_30, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_6"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:221 %sum_31 = add i16 %sum_14, i16 81

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:222 %add_ln69_7 = add i15 %trunc_ln74_7, i15 81

]]></Node>
<StgValue><ssdm name="add_ln69_7"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:223 %icmp_ln14_7 = icmp_sgt  i16 %sum_31, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_7"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:224 %select_ln14_7 = select i1 %icmp_ln14_7, i15 %add_ln69_7, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="291" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:60 %select_ln14 = select i1 %icmp_ln14, i15 %add_ln69, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:77 %add_ln69_1 = add i15 %trunc_ln74_1, i15 19

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:79 %select_ln14_1 = select i1 %icmp_ln14_1, i15 %add_ln69_1, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:102 %add_ln69_2 = add i15 %trunc_ln74_2, i15 6

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:104 %select_ln14_2 = select i1 %icmp_ln14_2, i15 %add_ln69_2, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:150 %add_ln69_4 = add i15 %trunc_ln74_4, i15 118

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:152 %select_ln14_4 = select i1 %icmp_ln14_4, i15 %add_ln69_4, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14_4"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:196 %add_ln69_6 = add i15 %trunc_ln74_6, i15 19

]]></Node>
<StgValue><ssdm name="add_ln69_6"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry:198 %select_ln14_6 = select i1 %icmp_ln14_6, i15 %add_ln69_6, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14_6"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="23" op_0_bw="15">
<![CDATA[
entry:229 %zext_ln85_4 = zext i15 %select_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="15">
<![CDATA[
entry:238 %zext_ln85 = zext i15 %select_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="15">
<![CDATA[
entry:239 %zext_ln85_7 = zext i15 %select_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln85_7"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:240 %mul_ln85_1 = mul i21 %zext_ln85_7, i21 35

]]></Node>
<StgValue><ssdm name="mul_ln85_1"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:290 %mul_ln85_6 = mul i23 %zext_ln85_4, i23 182

]]></Node>
<StgValue><ssdm name="mul_ln85_6"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:339 %mul_ln85_12 = mul i24 %zext_ln85, i24 16777082

]]></Node>
<StgValue><ssdm name="mul_ln85_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="15">
<![CDATA[
entry:225 %zext_ln85_1 = zext i15 %select_ln14

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="15">
<![CDATA[
entry:226 %zext_ln85_2 = zext i15 %select_ln14

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:227 %mul_ln85 = mul i24 %zext_ln85_2, i24 281

]]></Node>
<StgValue><ssdm name="mul_ln85"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:234 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:240 %mul_ln85_1 = mul i21 %zext_ln85_7, i21 35

]]></Node>
<StgValue><ssdm name="mul_ln85_1"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="15">
<![CDATA[
entry:245 %zext_ln85_9 = zext i15 %select_ln14_3

]]></Node>
<StgValue><ssdm name="zext_ln85_9"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="15">
<![CDATA[
entry:257 %zext_ln85_14 = zext i15 %select_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln85_14"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:258 %mul_ln85_2 = mul i24 %zext_ln85_14, i24 16777083

]]></Node>
<StgValue><ssdm name="mul_ln85_2"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:289 %mul_ln85_5 = mul i24 %zext_ln85_2, i24 16777069

]]></Node>
<StgValue><ssdm name="mul_ln85_5"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:290 %mul_ln85_6 = mul i23 %zext_ln85_4, i23 182

]]></Node>
<StgValue><ssdm name="mul_ln85_6"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:291 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln85_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:304 %mul_ln85_7 = mul i24 %zext_ln85_9, i24 16777061

]]></Node>
<StgValue><ssdm name="mul_ln85_7"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:332 %mul_ln85_11 = mul i23 %zext_ln85_1, i23 8388531

]]></Node>
<StgValue><ssdm name="mul_ln85_11"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:333 %trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %mul_ln85_11, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:339 %mul_ln85_12 = mul i24 %zext_ln85, i24 16777082

]]></Node>
<StgValue><ssdm name="mul_ln85_12"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:343 %mul_ln85_13 = mul i24 %zext_ln85_9, i24 16777076

]]></Node>
<StgValue><ssdm name="mul_ln85_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="15">
<![CDATA[
entry:228 %zext_ln85_3 = zext i15 %select_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="19" op_0_bw="15">
<![CDATA[
entry:230 %zext_ln85_5 = zext i15 %select_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln85_5"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:231 %shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %select_ln14_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="18">
<![CDATA[
entry:232 %zext_ln85_6 = zext i18 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln85_6"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:233 %sub_ln85_1 = sub i19 %zext_ln85_6, i19 %zext_ln85_5

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:235 %shl_ln85_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_1"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="19">
<![CDATA[
entry:236 %sext_ln85 = sext i19 %sub_ln85_1

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:237 %add_ln85 = add i24 %shl_ln85_1, i24 %sext_ln85

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:240 %mul_ln85_1 = mul i21 %zext_ln85_7, i21 35

]]></Node>
<StgValue><ssdm name="mul_ln85_1"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:241 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:242 %shl_ln85_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_2"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="21">
<![CDATA[
entry:243 %zext_ln85_8 = zext i21 %mul_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_8"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:244 %add_ln85_1 = add i24 %shl_ln85_2, i24 %zext_ln85_8

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="21" op_0_bw="15">
<![CDATA[
entry:255 %zext_ln85_12 = zext i15 %select_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln85_12"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="23" op_0_bw="15">
<![CDATA[
entry:256 %zext_ln85_13 = zext i15 %select_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln85_13"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:258 %mul_ln85_2 = mul i24 %zext_ln85_14, i24 16777083

]]></Node>
<StgValue><ssdm name="mul_ln85_2"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="23" op_0_bw="15">
<![CDATA[
entry:264 %zext_ln85_17 = zext i15 %select_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln85_17"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:265 %mul_ln85_3 = mul i23 %zext_ln85_17, i23 8388515

]]></Node>
<StgValue><ssdm name="mul_ln85_3"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:290 %mul_ln85_6 = mul i23 %zext_ln85_4, i23 182

]]></Node>
<StgValue><ssdm name="mul_ln85_6"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:292 %shl_ln85_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_11"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="23">
<![CDATA[
entry:293 %zext_ln85_25 = zext i23 %mul_ln85_6

]]></Node>
<StgValue><ssdm name="zext_ln85_25"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:294 %add_ln85_7 = add i24 %shl_ln85_11, i24 %zext_ln85_25

]]></Node>
<StgValue><ssdm name="add_ln85_7"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:304 %mul_ln85_7 = mul i24 %zext_ln85_9, i24 16777061

]]></Node>
<StgValue><ssdm name="mul_ln85_7"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:308 %mul_ln85_8 = mul i23 %zext_ln85_13, i23 142

]]></Node>
<StgValue><ssdm name="mul_ln85_8"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:334 %sub_ln85 = sub i16 0, i16 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:335 %tmp_37 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="23">
<![CDATA[
entry:336 %sext_ln85_5 = sext i23 %tmp_37

]]></Node>
<StgValue><ssdm name="sext_ln85_5"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="16">
<![CDATA[
entry:337 %sext_ln85_6 = sext i16 %sub_ln85

]]></Node>
<StgValue><ssdm name="sext_ln85_6"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:338 %add_ln85_14 = add i24 %sext_ln85_5, i24 %sext_ln85_6

]]></Node>
<StgValue><ssdm name="add_ln85_14"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:339 %mul_ln85_12 = mul i24 %zext_ln85, i24 16777082

]]></Node>
<StgValue><ssdm name="mul_ln85_12"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:340 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:341 %shl_ln85_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_21"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:342 %add_ln85_15 = add i24 %shl_ln85_21, i24 %mul_ln85_12

]]></Node>
<StgValue><ssdm name="add_ln85_15"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:343 %mul_ln85_13 = mul i24 %zext_ln85_9, i24 16777076

]]></Node>
<StgValue><ssdm name="mul_ln85_13"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:347 %mul_ln85_14 = mul i21 %zext_ln85_12, i21 42

]]></Node>
<StgValue><ssdm name="mul_ln85_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="357" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:244 %add_ln85_1 = add i24 %shl_ln85_2, i24 %zext_ln85_8

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="22" op_0_bw="22" op_1_bw="15" op_2_bw="7">
<![CDATA[
entry:246 %shl_ln85_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %select_ln14_3, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln85_3"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="23" op_0_bw="22">
<![CDATA[
entry:247 %zext_ln85_10 = zext i22 %shl_ln85_3

]]></Node>
<StgValue><ssdm name="zext_ln85_10"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:248 %shl_ln85_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %select_ln14_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln85_4"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="23" op_0_bw="19">
<![CDATA[
entry:249 %zext_ln85_11 = zext i19 %shl_ln85_4

]]></Node>
<StgValue><ssdm name="zext_ln85_11"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:250 %sub_ln85_2 = sub i23 %zext_ln85_10, i23 %zext_ln85_11

]]></Node>
<StgValue><ssdm name="sub_ln85_2"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:251 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:252 %shl_ln85_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_5"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="23">
<![CDATA[
entry:253 %sext_ln85_1 = sext i23 %sub_ln85_2

]]></Node>
<StgValue><ssdm name="sext_ln85_1"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:254 %add_ln85_2 = add i24 %shl_ln85_5, i24 %sext_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln85_2"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:258 %mul_ln85_2 = mul i24 %zext_ln85_14, i24 16777083

]]></Node>
<StgValue><ssdm name="mul_ln85_2"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:259 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:260 %shl_ln85_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_6"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:261 %add_ln85_3 = add i24 %shl_ln85_6, i24 %mul_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_3"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="15">
<![CDATA[
entry:262 %zext_ln85_15 = zext i15 %select_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln85_15"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="21" op_0_bw="15">
<![CDATA[
entry:263 %zext_ln85_16 = zext i15 %select_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln85_16"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:265 %mul_ln85_3 = mul i23 %zext_ln85_17, i23 8388515

]]></Node>
<StgValue><ssdm name="mul_ln85_3"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:294 %add_ln85_7 = add i24 %shl_ln85_11, i24 %zext_ln85_25

]]></Node>
<StgValue><ssdm name="add_ln85_7"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="15" op_2_bw="3">
<![CDATA[
entry:295 %shl_ln85_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %select_ln14_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln85_12"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="19" op_0_bw="18">
<![CDATA[
entry:296 %zext_ln85_26 = zext i18 %shl_ln85_12

]]></Node>
<StgValue><ssdm name="zext_ln85_26"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
entry:297 %shl_ln85_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %select_ln14_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln85_13"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="19" op_0_bw="16">
<![CDATA[
entry:298 %zext_ln85_27 = zext i16 %shl_ln85_13

]]></Node>
<StgValue><ssdm name="zext_ln85_27"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:299 %sub_ln85_3 = sub i19 %zext_ln85_26, i19 %zext_ln85_27

]]></Node>
<StgValue><ssdm name="sub_ln85_3"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:300 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:301 %shl_ln85_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_14"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="19">
<![CDATA[
entry:302 %sext_ln85_3 = sext i19 %sub_ln85_3

]]></Node>
<StgValue><ssdm name="sext_ln85_3"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:303 %add_ln85_8 = add i24 %shl_ln85_14, i24 %sext_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln85_8"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:304 %mul_ln85_7 = mul i24 %zext_ln85_9, i24 16777061

]]></Node>
<StgValue><ssdm name="mul_ln85_7"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:305 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:306 %shl_ln85_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_15"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:307 %add_ln85_9 = add i24 %shl_ln85_15, i24 %mul_ln85_7

]]></Node>
<StgValue><ssdm name="add_ln85_9"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:308 %mul_ln85_8 = mul i23 %zext_ln85_13, i23 142

]]></Node>
<StgValue><ssdm name="mul_ln85_8"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:313 %mul_ln85_9 = mul i21 %zext_ln85_16, i21 43

]]></Node>
<StgValue><ssdm name="mul_ln85_9"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:342 %add_ln85_15 = add i24 %shl_ln85_21, i24 %mul_ln85_12

]]></Node>
<StgValue><ssdm name="add_ln85_15"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:343 %mul_ln85_13 = mul i24 %zext_ln85_9, i24 16777076

]]></Node>
<StgValue><ssdm name="mul_ln85_13"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:344 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:345 %shl_ln85_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_22"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:346 %add_ln85_16 = add i24 %shl_ln85_22, i24 %mul_ln85_13

]]></Node>
<StgValue><ssdm name="add_ln85_16"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:347 %mul_ln85_14 = mul i21 %zext_ln85_12, i21 42

]]></Node>
<StgValue><ssdm name="mul_ln85_14"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:352 %mul_ln85_15 = mul i24 %zext_ln85_15, i24 16776965

]]></Node>
<StgValue><ssdm name="mul_ln85_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="397" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:261 %add_ln85_3 = add i24 %shl_ln85_6, i24 %mul_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_3"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:265 %mul_ln85_3 = mul i23 %zext_ln85_17, i23 8388515

]]></Node>
<StgValue><ssdm name="mul_ln85_3"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:266 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:267 %shl_ln85_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_7"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="23">
<![CDATA[
entry:268 %sext_ln85_2 = sext i23 %mul_ln85_3

]]></Node>
<StgValue><ssdm name="sext_ln85_2"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:269 %add_ln85_4 = add i24 %shl_ln85_7, i24 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_4"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="21" op_0_bw="15">
<![CDATA[
entry:270 %zext_ln85_18 = zext i15 %select_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln85_18"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="23" op_0_bw="15">
<![CDATA[
entry:271 %zext_ln85_19 = zext i15 %select_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln85_19"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="15">
<![CDATA[
entry:282 %zext_ln85_24 = zext i15 %select_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln85_24"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:283 %mul_ln85_4 = mul i24 %zext_ln85_24, i24 16776899

]]></Node>
<StgValue><ssdm name="mul_ln85_4"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:307 %add_ln85_9 = add i24 %shl_ln85_15, i24 %mul_ln85_7

]]></Node>
<StgValue><ssdm name="add_ln85_9"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:308 %mul_ln85_8 = mul i23 %zext_ln85_13, i23 142

]]></Node>
<StgValue><ssdm name="mul_ln85_8"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:309 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:310 %shl_ln85_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_16"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="23">
<![CDATA[
entry:311 %zext_ln85_28 = zext i23 %mul_ln85_8

]]></Node>
<StgValue><ssdm name="zext_ln85_28"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:312 %add_ln85_10 = add i24 %shl_ln85_16, i24 %zext_ln85_28

]]></Node>
<StgValue><ssdm name="add_ln85_10"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:313 %mul_ln85_9 = mul i21 %zext_ln85_16, i21 43

]]></Node>
<StgValue><ssdm name="mul_ln85_9"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:318 %mul_ln85_10 = mul i23 %zext_ln85_19, i23 228

]]></Node>
<StgValue><ssdm name="mul_ln85_10"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:346 %add_ln85_16 = add i24 %shl_ln85_22, i24 %mul_ln85_13

]]></Node>
<StgValue><ssdm name="add_ln85_16"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:347 %mul_ln85_14 = mul i21 %zext_ln85_12, i21 42

]]></Node>
<StgValue><ssdm name="mul_ln85_14"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:348 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:349 %shl_ln85_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_23"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="21">
<![CDATA[
entry:350 %zext_ln85_32 = zext i21 %mul_ln85_14

]]></Node>
<StgValue><ssdm name="zext_ln85_32"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:351 %add_ln85_17 = add i24 %shl_ln85_23, i24 %zext_ln85_32

]]></Node>
<StgValue><ssdm name="add_ln85_17"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:352 %mul_ln85_15 = mul i24 %zext_ln85_15, i24 16776965

]]></Node>
<StgValue><ssdm name="mul_ln85_15"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:356 %mul_ln85_16 = mul i21 %zext_ln85_18, i21 2097126

]]></Node>
<StgValue><ssdm name="mul_ln85_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="423" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:269 %add_ln85_4 = add i24 %shl_ln85_7, i24 %sext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85_4"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
entry:272 %shl_ln85_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i15.i4, i15 %select_ln14_6, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln85_8"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="20" op_0_bw="19">
<![CDATA[
entry:273 %zext_ln85_20 = zext i19 %shl_ln85_8

]]></Node>
<StgValue><ssdm name="zext_ln85_20"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
entry:274 %shl_ln85_9 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln14_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln85_9"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="17">
<![CDATA[
entry:275 %zext_ln85_21 = zext i17 %shl_ln85_9

]]></Node>
<StgValue><ssdm name="zext_ln85_21"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:276 %add_ln85_21 = add i20 %zext_ln85_20, i20 %zext_ln85_21

]]></Node>
<StgValue><ssdm name="add_ln85_21"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:277 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:278 %shl_ln85_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_s"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="20">
<![CDATA[
entry:279 %zext_ln85_22 = zext i20 %add_ln85_21

]]></Node>
<StgValue><ssdm name="zext_ln85_22"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:280 %add_ln85_5 = add i24 %shl_ln85_s, i24 %zext_ln85_22

]]></Node>
<StgValue><ssdm name="add_ln85_5"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="15">
<![CDATA[
entry:281 %zext_ln85_23 = zext i15 %select_ln14_7

]]></Node>
<StgValue><ssdm name="zext_ln85_23"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:283 %mul_ln85_4 = mul i24 %zext_ln85_24, i24 16776899

]]></Node>
<StgValue><ssdm name="mul_ln85_4"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:284 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:312 %add_ln85_10 = add i24 %shl_ln85_16, i24 %zext_ln85_28

]]></Node>
<StgValue><ssdm name="add_ln85_10"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:313 %mul_ln85_9 = mul i21 %zext_ln85_16, i21 43

]]></Node>
<StgValue><ssdm name="mul_ln85_9"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:314 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:315 %shl_ln85_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_17"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="21">
<![CDATA[
entry:316 %zext_ln85_29 = zext i21 %mul_ln85_9

]]></Node>
<StgValue><ssdm name="zext_ln85_29"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:317 %add_ln85_11 = add i24 %shl_ln85_17, i24 %zext_ln85_29

]]></Node>
<StgValue><ssdm name="add_ln85_11"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:318 %mul_ln85_10 = mul i23 %zext_ln85_19, i23 228

]]></Node>
<StgValue><ssdm name="mul_ln85_10"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:351 %add_ln85_17 = add i24 %shl_ln85_23, i24 %zext_ln85_32

]]></Node>
<StgValue><ssdm name="add_ln85_17"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:352 %mul_ln85_15 = mul i24 %zext_ln85_15, i24 16776965

]]></Node>
<StgValue><ssdm name="mul_ln85_15"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:353 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:354 %shl_ln85_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_24"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:355 %add_ln85_18 = add i24 %shl_ln85_24, i24 %mul_ln85_15

]]></Node>
<StgValue><ssdm name="add_ln85_18"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:356 %mul_ln85_16 = mul i21 %zext_ln85_18, i21 2097126

]]></Node>
<StgValue><ssdm name="mul_ln85_16"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:361 %mul_ln85_17 = mul i23 %zext_ln85_23, i23 206

]]></Node>
<StgValue><ssdm name="mul_ln85_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="450" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:283 %mul_ln85_4 = mul i24 %zext_ln85_24, i24 16776899

]]></Node>
<StgValue><ssdm name="mul_ln85_4"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:285 %shl_ln85_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_10"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:286 %add_ln85_6 = add i24 %shl_ln85_10, i24 %mul_ln85_4

]]></Node>
<StgValue><ssdm name="add_ln85_6"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:317 %add_ln85_11 = add i24 %shl_ln85_17, i24 %zext_ln85_29

]]></Node>
<StgValue><ssdm name="add_ln85_11"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:318 %mul_ln85_10 = mul i23 %zext_ln85_19, i23 228

]]></Node>
<StgValue><ssdm name="mul_ln85_10"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:319 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:320 %shl_ln85_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_18"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="23">
<![CDATA[
entry:321 %zext_ln85_30 = zext i23 %mul_ln85_10

]]></Node>
<StgValue><ssdm name="zext_ln85_30"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:322 %add_ln85_12 = add i24 %shl_ln85_18, i24 %zext_ln85_30

]]></Node>
<StgValue><ssdm name="add_ln85_12"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:355 %add_ln85_18 = add i24 %shl_ln85_24, i24 %mul_ln85_15

]]></Node>
<StgValue><ssdm name="add_ln85_18"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:356 %mul_ln85_16 = mul i21 %zext_ln85_18, i21 2097126

]]></Node>
<StgValue><ssdm name="mul_ln85_16"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:357 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:358 %shl_ln85_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_25"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="21">
<![CDATA[
entry:359 %sext_ln85_7 = sext i21 %mul_ln85_16

]]></Node>
<StgValue><ssdm name="sext_ln85_7"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:360 %add_ln85_19 = add i24 %shl_ln85_25, i24 %sext_ln85_7

]]></Node>
<StgValue><ssdm name="add_ln85_19"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:361 %mul_ln85_17 = mul i23 %zext_ln85_23, i23 206

]]></Node>
<StgValue><ssdm name="mul_ln85_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="466" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:286 %add_ln85_6 = add i24 %shl_ln85_10, i24 %mul_ln85_4

]]></Node>
<StgValue><ssdm name="add_ln85_6"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:287 %sum_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:288 %sum_32 = add i16 %sum_16, i16 65506

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:322 %add_ln85_12 = add i24 %shl_ln85_18, i24 %zext_ln85_30

]]></Node>
<StgValue><ssdm name="add_ln85_12"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
entry:323 %shl_ln85_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %select_ln14_7, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln85_19"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="16">
<![CDATA[
entry:324 %zext_ln85_31 = zext i16 %shl_ln85_19

]]></Node>
<StgValue><ssdm name="zext_ln85_31"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:325 %sub_ln85_4 = sub i17 0, i17 %zext_ln85_31

]]></Node>
<StgValue><ssdm name="sub_ln85_4"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:326 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:327 %shl_ln85_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_20"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="17">
<![CDATA[
entry:328 %sext_ln85_4 = sext i17 %sub_ln85_4

]]></Node>
<StgValue><ssdm name="sext_ln85_4"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:329 %add_ln85_13 = add i24 %shl_ln85_20, i24 %sext_ln85_4

]]></Node>
<StgValue><ssdm name="add_ln85_13"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:330 %sum_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:331 %sum_33 = add i16 %sum_18, i16 7

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:360 %add_ln85_19 = add i24 %shl_ln85_25, i24 %sext_ln85_7

]]></Node>
<StgValue><ssdm name="add_ln85_19"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:361 %mul_ln85_17 = mul i23 %zext_ln85_23, i23 206

]]></Node>
<StgValue><ssdm name="mul_ln85_17"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:362 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:363 %shl_ln85_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln85_26"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="23">
<![CDATA[
entry:364 %zext_ln85_33 = zext i23 %mul_ln85_17

]]></Node>
<StgValue><ssdm name="zext_ln85_33"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:365 %add_ln85_20 = add i24 %shl_ln85_26, i24 %zext_ln85_33

]]></Node>
<StgValue><ssdm name="add_ln85_20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="485" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:365 %add_ln85_20 = add i24 %shl_ln85_26, i24 %zext_ln85_33

]]></Node>
<StgValue><ssdm name="add_ln85_20"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:366 %sum_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln85_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:367 %sum_34 = add i16 %sum_20, i16 11

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:368 %icmp_ln27 = icmp_sgt  i16 %sum_33, i16 %sum_32

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:369 %max_val_2 = select i1 %icmp_ln27, i16 %sum_33, i16 %sum_32

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:370 %icmp_ln27_1 = icmp_sgt  i16 %sum_34, i16 %max_val_2

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="491" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:371 %max_val_4 = select i1 %icmp_ln27_1, i16 %sum_34, i16 %max_val_2

]]></Node>
<StgValue><ssdm name="max_val_4"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="17" op_0_bw="16">
<![CDATA[
entry:372 %sext_ln34 = sext i16 %sum_32

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="16">
<![CDATA[
entry:373 %sext_ln34_1 = sext i16 %max_val_4

]]></Node>
<StgValue><ssdm name="sext_ln34_1"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:374 %x_8 = sub i17 %sext_ln34, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:375 %sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="17" op_0_bw="16">
<![CDATA[
entry:376 %sext_ln34_2 = sext i16 %sum_33

]]></Node>
<StgValue><ssdm name="sext_ln34_2"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:377 %x_9 = sub i17 %sext_ln34_2, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:378 %trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="17" op_0_bw="16">
<![CDATA[
entry:379 %sext_ln34_3 = sext i16 %sum_34

]]></Node>
<StgValue><ssdm name="sext_ln34_3"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:380 %x_10 = sub i17 %sext_ln34_3, i17 %sext_ln34_1

]]></Node>
<StgValue><ssdm name="x_10"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:381 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="502" st_id="17" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:375 %sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:378 %trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:381 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="505" st_id="18" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:375 %sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:378 %trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="507" st_id="18" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:381 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="508" st_id="19" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:375 %sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:378 %trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:381 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="511" st_id="20" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:375 %sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:378 %trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:381 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="514" st_id="21" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:375 %sum_22 = call i16 @exp<17, 9>, i17 %x_8, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:378 %trunc_ln = call i16 @exp<17, 9>, i17 %x_9, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="11" op_3_bw="25" op_4_bw="25">
<![CDATA[
entry:381 %trunc_ln34_1 = call i16 @exp<17, 9>, i17 %x_10, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="517" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:382 %add_ln35 = add i16 %sum_22, i16 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:383 %sum_23 = add i16 %add_ln35, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:384 %shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %sum_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="16">
<![CDATA[
entry:385 %sext_ln42 = sext i16 %sum_23

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:389 %shl_ln42_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:393 %shl_ln42_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln34_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln42_2"/></StgValue>
</operation>

<operation id="525" st_id="23" stage="28" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="526" st_id="24" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="27" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="529" st_id="25" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="26" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="532" st_id="26" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="25" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="535" st_id="27" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="24" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="538" st_id="28" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="23" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="541" st_id="29" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="22" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="544" st_id="30" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="21" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="547" st_id="31" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="20" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="550" st_id="32" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="19" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="553" st_id="33" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="18" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="556" st_id="34" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="557" st_id="34" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="558" st_id="34" stage="17" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="559" st_id="35" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="16" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="562" st_id="36" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="563" st_id="36" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="564" st_id="36" stage="15" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="565" st_id="37" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="566" st_id="37" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="14" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="568" st_id="38" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="570" st_id="38" stage="13" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="571" st_id="39" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="572" st_id="39" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="12" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="574" st_id="40" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="11" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="577" st_id="41" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="10" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="580" st_id="42" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="581" st_id="42" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="582" st_id="42" stage="9" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="583" st_id="43" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="584" st_id="43" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="585" st_id="43" stage="8" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="586" st_id="44" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="587" st_id="44" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="588" st_id="44" stage="7" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="589" st_id="45" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="590" st_id="45" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="591" st_id="45" stage="6" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="592" st_id="46" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="593" st_id="46" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="594" st_id="46" stage="5" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="595" st_id="47" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="596" st_id="47" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="597" st_id="47" stage="4" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="598" st_id="48" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="599" st_id="48" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="600" st_id="48" stage="3" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="601" st_id="49" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="602" st_id="49" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="603" st_id="49" stage="2" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="604" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="605" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln46 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln46"/></StgValue>
</operation>

<operation id="606" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="607" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="608" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="609" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="610" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="611" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="612" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="613" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="614" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="615" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="616" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="617" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="618" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="619" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="620" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="621" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="622" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="623" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="624" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="625" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="626" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="627" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="628" st_id="50" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:386 %sdiv_ln42 = sdiv i24 %shl_ln2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42"/></StgValue>
</operation>

<operation id="629" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16">
<![CDATA[
entry:387 %trunc_ln42 = trunc i16 %sdiv_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="630" st_id="50" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:388 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %trunc_ln42

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="631" st_id="50" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:390 %sdiv_ln42_1 = sdiv i24 %shl_ln42_1, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_1"/></StgValue>
</operation>

<operation id="632" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16">
<![CDATA[
entry:391 %trunc_ln42_1 = trunc i16 %sdiv_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="633" st_id="50" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:392 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %trunc_ln42_1

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="634" st_id="50" stage="1" lat="28">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:394 %sdiv_ln42_2 = sdiv i24 %shl_ln42_2, i24 %sext_ln42

]]></Node>
<StgValue><ssdm name="sdiv_ln42_2"/></StgValue>
</operation>

<operation id="635" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16">
<![CDATA[
entry:395 %trunc_ln42_2 = trunc i16 %sdiv_ln42_2

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="636" st_id="50" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:396 %write_ln42 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %trunc_ln42_2

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>

<operation id="637" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0">
<![CDATA[
entry:397 %ret_ln93 = ret

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
