{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682572711330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682572711330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 14:18:31 2023 " "Processing started: Thu Apr 27 14:18:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682572711330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572711330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572711330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682572711805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682572711805 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 shifter.v(36) " "Verilog HDL Expression warning at shifter.v(36): truncated literal to match 3 bits" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682572721502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC simple.v(44) " "Verilog HDL Declaration information at simple.v(44): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR br simple.v(50) " "Verilog HDL Declaration information at simple.v(50): object \"BR\" differs only in case from object \"br\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 8 8 " "Found 8 design units, including 8 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter " "Found entity 4: shifter" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Found entity 5: PC" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""} { "Info" "ISGN_ENTITY_NAME" "6 phasecounter " "Found entity 6: phasecounter" {  } { { "phasecounter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""} { "Info" "ISGN_ENTITY_NAME" "7 ctl " "Found entity 7: ctl" {  } { { "ctl.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple " "Found entity 8: simple" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteReg simple.v(55) " "Verilog HDL Implicit Net warning at simple.v(55): created implicit net for \"WriteReg\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode simple.v(57) " "Verilog HDL Implicit Net warning at simple.v(57): created implicit net for \"opcode\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDst simple.v(57) " "Verilog HDL Implicit Net warning at simple.v(57): created implicit net for \"RegDst\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "brch_sig simple.v(59) " "Verilog HDL Implicit Net warning at simple.v(59): created implicit net for \"brch_sig\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCIn simple.v(59) " "Verilog HDL Implicit Net warning at simple.v(59): created implicit net for \"PCIn\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682572721631 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out simple.v(15) " "Output port \"out\" at simple.v(15) has no driver" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682572721631 "|simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IR " "Elaborating entity \"register\" for hierarchy \"register:IR\"" {  } { { "simple.v" "IR" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "simple.v" "RF" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "simple.v" "ALU" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(35) " "Verilog HDL Always Construct warning at ALU.v(35): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(36) " "Verilog HDL Always Construct warning at ALU.v(36): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"cond\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] ALU.v(9) " "Inferred latch for \"cond\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(9) " "Inferred latch for \"C\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(9) " "Inferred latch for \"C\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(9) " "Inferred latch for \"C\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(9) " "Inferred latch for \"C\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(9) " "Inferred latch for \"C\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(9) " "Inferred latch for \"C\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(9) " "Inferred latch for \"C\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(9) " "Inferred latch for \"C\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(9) " "Inferred latch for \"C\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(9) " "Inferred latch for \"C\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(9) " "Inferred latch for \"C\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(9) " "Inferred latch for \"C\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(9) " "Inferred latch for \"C\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(9) " "Inferred latch for \"C\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(9) " "Inferred latch for \"C\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(9) " "Inferred latch for \"C\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(9) " "Inferred latch for \"C\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721710 "|simple|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctl ctl:ctl " "Elaborating entity \"ctl\" for hierarchy \"ctl:ctl\"" {  } { { "simple.v" "ctl" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_reg ctl.v(10) " "Verilog HDL or VHDL warning at ctl.v(10): object \"inst_reg\" assigned a value but never read" {  } { { "ctl.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ctl.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682572721741 "|simple|ctl:ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:sf " "Elaborating entity \"shifter\" for hierarchy \"shifter:sf\"" {  } { { "simple.v" "sf" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(16) " "Verilog HDL Always Construct warning at shifter.v(16): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(17) " "Verilog HDL Always Construct warning at shifter.v(17): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 shifter.v(17) " "Verilog HDL assignment warning at shifter.v(17): truncated value with size 3 to match size of target (2)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(18) " "Verilog HDL Always Construct warning at shifter.v(18): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 shifter.v(18) " "Verilog HDL assignment warning at shifter.v(18): truncated value with size 4 to match size of target (3)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(19) " "Verilog HDL Always Construct warning at shifter.v(19): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shifter.v(19) " "Verilog HDL assignment warning at shifter.v(19): truncated value with size 5 to match size of target (4)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(20) " "Verilog HDL Always Construct warning at shifter.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 6 to match size of target (5)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(21) " "Verilog HDL Always Construct warning at shifter.v(21): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 shifter.v(21) " "Verilog HDL assignment warning at shifter.v(21): truncated value with size 7 to match size of target (6)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(22) " "Verilog HDL Always Construct warning at shifter.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 8 to match size of target (7)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(23) " "Verilog HDL Always Construct warning at shifter.v(23): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shifter.v(23) " "Verilog HDL assignment warning at shifter.v(23): truncated value with size 9 to match size of target (8)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(24) " "Verilog HDL Always Construct warning at shifter.v(24): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shifter.v(24) " "Verilog HDL assignment warning at shifter.v(24): truncated value with size 10 to match size of target (9)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(25) " "Verilog HDL Always Construct warning at shifter.v(25): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 shifter.v(25) " "Verilog HDL assignment warning at shifter.v(25): truncated value with size 11 to match size of target (10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(26) " "Verilog HDL Always Construct warning at shifter.v(26): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 shifter.v(26) " "Verilog HDL assignment warning at shifter.v(26): truncated value with size 12 to match size of target (11)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(27) " "Verilog HDL Always Construct warning at shifter.v(27): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 shifter.v(27) " "Verilog HDL assignment warning at shifter.v(27): truncated value with size 13 to match size of target (12)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(28) " "Verilog HDL Always Construct warning at shifter.v(28): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 shifter.v(28) " "Verilog HDL assignment warning at shifter.v(28): truncated value with size 14 to match size of target (13)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(29) " "Verilog HDL Always Construct warning at shifter.v(29): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 shifter.v(29) " "Verilog HDL assignment warning at shifter.v(29): truncated value with size 15 to match size of target (14)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(30) " "Verilog HDL Always Construct warning at shifter.v(30): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721773 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.v(30) " "Verilog HDL assignment warning at shifter.v(30): truncated value with size 16 to match size of target (15)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721789 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(15) " "Verilog HDL Case Statement warning at shifter.v(15): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682572721789 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(11) " "Verilog HDL Case Statement warning at shifter.v(11): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682572721789 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(39) " "Verilog HDL Always Construct warning at shifter.v(39): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(40) " "Verilog HDL Always Construct warning at shifter.v(40): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(45) " "Verilog HDL Always Construct warning at shifter.v(45): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C shifter.v(10) " "Verilog HDL Always Construct warning at shifter.v(10): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] shifter.v(10) " "Inferred latch for \"C\[0\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] shifter.v(10) " "Inferred latch for \"C\[1\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] shifter.v(10) " "Inferred latch for \"C\[2\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] shifter.v(10) " "Inferred latch for \"C\[3\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] shifter.v(10) " "Inferred latch for \"C\[4\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] shifter.v(10) " "Inferred latch for \"C\[5\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] shifter.v(10) " "Inferred latch for \"C\[6\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] shifter.v(10) " "Inferred latch for \"C\[7\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] shifter.v(10) " "Inferred latch for \"C\[8\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] shifter.v(10) " "Inferred latch for \"C\[9\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] shifter.v(10) " "Inferred latch for \"C\[10\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] shifter.v(10) " "Inferred latch for \"C\[11\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] shifter.v(10) " "Inferred latch for \"C\[12\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] shifter.v(10) " "Inferred latch for \"C\[13\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] shifter.v(10) " "Inferred latch for \"C\[14\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] shifter.v(10) " "Inferred latch for \"C\[15\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] shifter.v(10) " "Inferred latch for \"C\[16\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] shifter.v(10) " "Inferred latch for \"C\[17\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] shifter.v(10) " "Inferred latch for \"C\[18\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] shifter.v(10) " "Inferred latch for \"C\[19\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] shifter.v(10) " "Inferred latch for \"C\[20\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] shifter.v(10) " "Inferred latch for \"C\[21\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] shifter.v(10) " "Inferred latch for \"C\[22\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] shifter.v(10) " "Inferred latch for \"C\[23\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] shifter.v(10) " "Inferred latch for \"C\[24\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] shifter.v(10) " "Inferred latch for \"C\[25\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] shifter.v(10) " "Inferred latch for \"C\[26\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] shifter.v(10) " "Inferred latch for \"C\[27\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] shifter.v(10) " "Inferred latch for \"C\[28\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] shifter.v(10) " "Inferred latch for \"C\[29\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] shifter.v(10) " "Inferred latch for \"C\[30\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] shifter.v(10) " "Inferred latch for \"C\[31\]\" at shifter.v(10)" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572721791 "|simple|shifter:sf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "simple.v" "PC" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(9) " "Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721830 "|simple|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(20) " "Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721830 "|simple|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasecounter phasecounter:a0 " "Elaborating entity \"phasecounter\" for hierarchy \"phasecounter:a0\"" {  } { { "simple.v" "a0" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 phasecounter.v(10) " "Verilog HDL assignment warning at phasecounter.v(10): truncated value with size 32 to match size of target (3)" {  } { { "phasecounter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/phasecounter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682572721855 "|simple|phasecounter:a0"}
{ "Warning" "WSGN_SEARCH_FILE" "branch.v 1 1 " "Using design file branch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682572721916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682572721916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:br " "Elaborating entity \"branch\" for hierarchy \"branch:br\"" {  } { { "simple.v" "br" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572721916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c branch.v(5) " "Verilog HDL or VHDL warning at branch.v(5): object \"c\" assigned a value but never read" {  } { { "branch.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/branch.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682572721916 "|simple|branch:br"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[15\] " "Net \"Inst\[15\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[15\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[14\] " "Net \"Inst\[14\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[14\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[13\] " "Net \"Inst\[13\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[13\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[12\] " "Net \"Inst\[12\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[12\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[11\] " "Net \"Inst\[11\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[11\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[10\] " "Net \"Inst\[10\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[10\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[9\] " "Net \"Inst\[9\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[9\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[8\] " "Net \"Inst\[8\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[8\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[7\] " "Net \"Inst\[7\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[7\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[6\] " "Net \"Inst\[6\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[6\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[5\] " "Net \"Inst\[5\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[5\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[4\] " "Net \"Inst\[4\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[4\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[3\] " "Net \"Inst\[3\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[3\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[2\] " "Net \"Inst\[2\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[2\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[1\] " "Net \"Inst\[1\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[1\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Inst\[0\] " "Net \"Inst\[0\]\" is missing source, defaulting to GND" {  } { { "simple.v" "Inst\[0\]" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682572721997 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682572721997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682572723010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[7\] GND " "Pin \"out\[7\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[8\] GND " "Pin \"out\[8\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[9\] GND " "Pin \"out\[9\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[10\] GND " "Pin \"out\[10\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[11\] GND " "Pin \"out\[11\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[12\] GND " "Pin \"out\[12\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[13\] GND " "Pin \"out\[13\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[14\] GND " "Pin \"out\[14\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[15\] GND " "Pin \"out\[15\]\" is stuck at GND" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682572723116 "|simple|out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682572723116 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.map.smsg " "Generated suppressed messages file C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572723272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682572723634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682572723634 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[4\] " "No output dependent on input pin \"in\[4\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[5\] " "No output dependent on input pin \"in\[5\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[6\] " "No output dependent on input pin \"in\[6\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "No output dependent on input pin \"in\[7\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[8\] " "No output dependent on input pin \"in\[8\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[9\] " "No output dependent on input pin \"in\[9\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[10\] " "No output dependent on input pin \"in\[10\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[11\] " "No output dependent on input pin \"in\[11\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[12\] " "No output dependent on input pin \"in\[12\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[13\] " "No output dependent on input pin \"in\[13\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[14\] " "No output dependent on input pin \"in\[14\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[15\] " "No output dependent on input pin \"in\[15\]\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exec " "No output dependent on input pin \"exec\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682572723895 "|simple|exec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682572723895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682572723903 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682572723903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682572723903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682572723952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 14:18:43 2023 " "Processing ended: Thu Apr 27 14:18:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682572723952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682572723952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682572723952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682572723952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682572726493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682572726509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 14:18:45 2023 " "Processing started: Thu Apr 27 14:18:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682572726509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682572726509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682572726509 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682572728811 ""}
{ "Info" "0" "" "Project  = simple" {  } {  } 0 0 "Project  = simple" 0 0 "Fitter" 0 0 1682572728811 ""}
{ "Info" "0" "" "Revision = simple" {  } {  } 0 0 "Revision = simple" 0 0 "Fitter" 0 0 1682572728811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682572729048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682572729063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"simple\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682572729081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682572729221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682572729221 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682572730056 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682572730103 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682572730593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682572730593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kazu4/2023-simple-2023-team23/simple/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682572730629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kazu4/2023-simple-2023-team23/simple/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682572730629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kazu4/2023-simple-2023-team23/simple/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682572730629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kazu4/2023-simple-2023-team23/simple/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682572730629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kazu4/2023-simple-2023-team23/simple/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682572730629 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682572730629 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682572730637 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682572731822 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple.sdc " "Synopsys Design Constraints File file not found: 'simple.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682572732296 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682572732296 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1682572732296 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1682572732296 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682572732296 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1682572732296 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682572732296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682572732312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682572732312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682572732312 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682572732312 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682572732312 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682572732312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682572732312 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682572732327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682572732327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682572732327 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682572732327 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 19 16 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 19 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682572732327 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682572732327 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682572732327 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682572732327 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682572732327 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682572732327 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682572732407 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682572732438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682572735093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682572735236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682572735312 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682572735929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682572735929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682572736547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "C:/Users/kazu4/2023-simple-2023-team23/simple/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 12 { 0 ""} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682572739435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682572739435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682572739641 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682572739641 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682572739641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682572739644 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682572739958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682572739978 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682572740367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682572740367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682572741128 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682572742046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.fit.smsg " "Generated suppressed messages file C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682572742883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682572743860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 14:19:03 2023 " "Processing ended: Thu Apr 27 14:19:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682572743860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682572743860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682572743860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682572743860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682572745702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682572745704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 14:19:05 2023 " "Processing started: Thu Apr 27 14:19:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682572745704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682572745704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682572745704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682572746089 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682572747165 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682572747232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682572747538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 14:19:07 2023 " "Processing ended: Thu Apr 27 14:19:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682572747538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682572747538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682572747538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682572747538 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682572748555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682572749867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682572749867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 14:19:09 2023 " "Processing started: Thu Apr 27 14:19:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682572749867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682572749867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple -c simple " "Command: quartus_sta simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682572749867 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682572750171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682572750293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682572750293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682572750356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682572750356 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple.sdc " "Synopsys Design Constraints File file not found: 'simple.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682572750611 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682572750611 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1682572750611 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1682572750611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682572750611 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1682572750611 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682572750611 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1682572750624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1682572750624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572750624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572750645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572750658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572750658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572750658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572750658 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1682572750671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682572750723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682572751035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682572751118 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1682572751118 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1682572751118 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1682572751118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751161 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1682572751167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682572751289 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1682572751289 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1682572751289 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1682572751289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682572751314 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682572751793 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682572751793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682572751856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 14:19:11 2023 " "Processing ended: Thu Apr 27 14:19:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682572751856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682572751856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682572751856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682572751856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682572753433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682572753433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 14:19:13 2023 " "Processing started: Thu Apr 27 14:19:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682572753433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682572753433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682572753433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682572753947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple.vo C:/Users/kazu4/2023-simple-2023-team23/simple/simulation/modelsim/ simulation " "Generated file simple.vo in folder \"C:/Users/kazu4/2023-simple-2023-team23/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682572753995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682572754031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 14:19:14 2023 " "Processing ended: Thu Apr 27 14:19:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682572754031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682572754031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682572754031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682572754031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682572754737 ""}
