Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jan  1 03:03:44 2025
| Host         : ensc-rcl-3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 787492 | 107629 |          0 |   1303680 | 60.41 |
|   LUT as Logic             | 625539 | 101652 |          0 |   1303680 | 47.98 |
|   LUT as Memory            | 161953 |   5977 |          0 |    600960 | 26.95 |
|     LUT as Distributed RAM |  30088 |   4564 |            |           |       |
|     LUT as Shift Register  | 131865 |   1413 |            |           |       |
| CLB Registers              | 823194 | 136086 |          0 |   2607360 | 31.57 |
|   Register as Flip Flop    | 822875 | 136082 |          0 |   2607360 | 31.56 |
|   Register as Latch        |    315 |      0 |          0 |   2607360 |  0.01 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  24176 |    946 |          0 |    162960 | 14.84 |
| F7 Muxes                   |  33984 |   1683 |          0 |    651840 |  5.21 |
| F8 Muxes                   |    810 |    446 |          0 |    325920 |  0.25 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 401    |          Yes |           - |          Set |
| 5322   |          Yes |           - |        Reset |
| 19495  |          Yes |         Set |            - |
| 797972 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 148338 |      0 |          0 |    162960 | 91.03 |
|   CLBL                                     |  79264 |      0 |            |           |       |
|   CLBM                                     |  69074 |      0 |            |           |       |
| LUT as Logic                               | 625539 | 101652 |          0 |   1303680 | 47.98 |
|   using O5 output only                     |   7417 |        |            |           |       |
|   using O6 output only                     | 369307 |        |            |           |       |
|   using O5 and O6                          | 248815 |        |            |           |       |
| LUT as Memory                              | 161953 |   5977 |          0 |    600960 | 26.95 |
|   LUT as Distributed RAM                   |  30088 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    730 |        |            |           |       |
|     using O5 and O6                        |  29358 |        |            |           |       |
|   LUT as Shift Register                    | 131865 |   1413 |            |           |       |
|     using O5 output only                   |     35 |        |            |           |       |
|     using O6 output only                   |  85094 |        |            |           |       |
|     using O5 and O6                        |  46736 |        |            |           |       |
| CLB Registers                              | 823194 |      0 |          0 |   2607360 | 31.57 |
|   Register driven from within the CLB      | 372367 |        |            |           |       |
|   Register driven from outside the CLB     | 450827 |        |            |           |       |
|     LUT in front of the register is unused | 288332 |        |            |           |       |
|     LUT in front of the register is used   | 162495 |        |            |           |       |
| Unique Control Sets                        |  23571 |        |          0 |    325920 |  7.23 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 967.5 |     0 |          0 |      2016 | 47.99 |
|   RAMB36/FIFO*    |   965 |   193 |          0 |      2016 | 47.87 |
|     RAMB36E2 only |   965 |       |            |           |       |
|   RAMB18          |     5 |     5 |          0 |      4032 |  0.12 |
|     RAMB18E2 only |     5 |       |            |           |       |
| URAM              |   384 |     0 |          0 |       960 | 40.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 2825 |     4 |          0 |      9024 | 31.31 |
|   DSP48E2 only | 2825 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   44 |    32 |          0 |      1008 |  4.37 |
|   BUFGCE             |   17 |     5 |          0 |       288 |  5.90 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+--------+
|       Site Type      | Used | Fixed | Prohibited | Available |  Util% |
+----------------------+------+-------+------------+-----------+--------+
| CMACE4               |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 |  66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 |  66.67 |
| HBM_REF_CLK          |    2 |     2 |          0 |         2 | 100.00 |
| HBM_SNGLBLI_INTF_APB |    2 |     2 |          0 |        32 |   6.25 |
| HBM_SNGLBLI_INTF_AXI |   32 |    32 |          0 |        32 | 100.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |   0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |   0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 |  25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |   0.00 |
+----------------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 797981 |            Register |
| LUT3                 | 232131 |                 CLB |
| LUT2                 | 195371 |                 CLB |
| LUT6                 | 183572 |                 CLB |
| LUT4                 | 152461 |                 CLB |
| SRL16E               |  98458 |                 CLB |
| LUT5                 |  93687 |                 CLB |
| SRLC32E              |  80129 |                 CLB |
| RAMD32               |  51462 |                 CLB |
| MUXF7                |  33984 |                 CLB |
| CARRY8               |  24176 |                 CLB |
| FDSE                 |  19495 |            Register |
| LUT1                 |  17132 |                 CLB |
| RAMS32               |   7416 |                 CLB |
| FDCE                 |   5007 |            Register |
| DSP48E2              |   2825 |          Arithmetic |
| RAMB36E2             |    965 |            BLOCKRAM |
| MUXF8                |    810 |                 CLB |
| RAMD64E              |    528 |                 CLB |
| FDPE                 |    401 |            Register |
| URAM288              |    384 |            BLOCKRAM |
| LDCE                 |    315 |            Register |
| RAMS64E              |     40 |                 CLB |
| HBM_SNGLBLI_INTF_AXI |     32 |            Advanced |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| BUFGCE               |     17 |               Clock |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| OBUF                 |      7 |                 I/O |
| INBUF                |      7 |                 I/O |
| RAMB18E2             |      5 |            BLOCKRAM |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| MMCME4_ADV           |      3 |               Clock |
| HBM_SNGLBLI_INTF_APB |      2 |            Advanced |
| HBM_REF_CLK          |      2 |            Advanced |
| BUFGCTRL             |      2 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| xsdbm                                      |    1 |
| ulp_xbar_3                                 |    1 |
| ulp_xbar_2                                 |    1 |
| ulp_ulp_ucs_0                              |    1 |
| ulp_ulp_cmp_0                              |    1 |
| ulp_s00_regslice_20                        |    1 |
| ulp_s00_regslice_19                        |    1 |
| ulp_s00_regslice_18                        |    1 |
| ulp_regslice_control_userpf_2              |    1 |
| ulp_regslice_control_userpf_1              |    1 |
| ulp_regslice_control_userpf_0              |    1 |
| ulp_proc_sys_reset_kernel_slr0_0           |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0             |    1 |
| ulp_m01_regslice_0                         |    1 |
| ulp_m00_regslice_0                         |    1 |
| ulp_ii_level0_wire_0                       |    1 |
| ulp_hmss_0_0                               |    1 |
| ulp_axi_vip_data_0                         |    1 |
| ulp_axi_vip_ctrl_userpf_2                  |    1 |
| ulp_axi_vip_ctrl_userpf_1                  |    1 |
| ulp_axi_vip_ctrl_userpf_0                  |    1 |
| ulp_axi_gpio_null_2                        |    1 |
| ulp_axi_gpio_null_1                        |    1 |
| ulp_axi_gpio_null_0                        |    1 |
| ulp_auto_cc_3                              |    1 |
| ulp_auto_cc_2                              |    1 |
| ulp_auto_cc_1                              |    1 |
| ulp_auto_cc_0                              |    1 |
| ulp_SpMV_0                                 |    1 |
| ulp                                        |    1 |
| level0_ii_level0_pipe_0                    |    1 |
| blp_wrapper                                |    1 |
| bd_85ad_vip_S27_0                          |    1 |
| bd_85ad_vip_S26_0                          |    1 |
| bd_85ad_vip_S25_0                          |    1 |
| bd_85ad_vip_S24_0                          |    1 |
| bd_85ad_vip_S23_0                          |    1 |
| bd_85ad_vip_S22_0                          |    1 |
| bd_85ad_vip_S21_0                          |    1 |
| bd_85ad_vip_S20_0                          |    1 |
| bd_85ad_vip_S19_0                          |    1 |
| bd_85ad_vip_S18_0                          |    1 |
| bd_85ad_vip_S17_0                          |    1 |
| bd_85ad_vip_S16_0                          |    1 |
| bd_85ad_vip_S15_0                          |    1 |
| bd_85ad_vip_S14_0                          |    1 |
| bd_85ad_vip_S13_0                          |    1 |
| bd_85ad_vip_S12_0                          |    1 |
| bd_85ad_vip_S11_0                          |    1 |
| bd_85ad_vip_S10_0                          |    1 |
| bd_85ad_vip_S09_0                          |    1 |
| bd_85ad_vip_S08_0                          |    1 |
| bd_85ad_vip_S07_0                          |    1 |
| bd_85ad_vip_S06_0                          |    1 |
| bd_85ad_vip_S05_0                          |    1 |
| bd_85ad_vip_S04_0                          |    1 |
| bd_85ad_vip_S03_0                          |    1 |
| bd_85ad_vip_S02_0                          |    1 |
| bd_85ad_vip_S01_0                          |    1 |
| bd_85ad_vip_S00_0                          |    1 |
| bd_85ad_util_vector_logic_0                |    1 |
| bd_85ad_slice9_9_0                         |    1 |
| bd_85ad_slice8_8_0                         |    1 |
| bd_85ad_slice7_7_0                         |    1 |
| bd_85ad_slice6_6_0                         |    1 |
| bd_85ad_slice5_5_0                         |    1 |
| bd_85ad_slice4_4_0                         |    1 |
| bd_85ad_slice3_2_0                         |    1 |
| bd_85ad_slice2_1_0                         |    1 |
| bd_85ad_slice27_26_0                       |    1 |
| bd_85ad_slice26_25_0                       |    1 |
| bd_85ad_slice25_3_0                        |    1 |
| bd_85ad_slice24_15_0                       |    1 |
| bd_85ad_slice23_14_0                       |    1 |
| bd_85ad_slice22_13_0                       |    1 |
| bd_85ad_slice21_12_0                       |    1 |
| bd_85ad_slice20_24_0                       |    1 |
| bd_85ad_slice1_0_0                         |    1 |
| bd_85ad_slice19_23_0                       |    1 |
| bd_85ad_slice18_22_0                       |    1 |
| bd_85ad_slice17_21_0                       |    1 |
| bd_85ad_slice16_20_0                       |    1 |
| bd_85ad_slice15_19_0                       |    1 |
| bd_85ad_slice14_18_0                       |    1 |
| bd_85ad_slice13_17_0                       |    1 |
| bd_85ad_slice12_16_0                       |    1 |
| bd_85ad_slice11_11_0                       |    1 |
| bd_85ad_slice10_10_0                       |    1 |
| bd_85ad_slice0_27_0                        |    1 |
| bd_85ad_interconnect9_9_0                  |    1 |
| bd_85ad_interconnect8_8_0                  |    1 |
| bd_85ad_interconnect7_7_0                  |    1 |
| bd_85ad_interconnect6_6_0                  |    1 |
| bd_85ad_interconnect5_5_0                  |    1 |
| bd_85ad_interconnect4_4_0                  |    1 |
| bd_85ad_interconnect3_2_0                  |    1 |
| bd_85ad_interconnect2_1_0                  |    1 |
| bd_85ad_interconnect27_26_0                |    1 |
| bd_85ad_interconnect26_25_0                |    1 |
| bd_85ad_interconnect25_3_0                 |    1 |
| bd_85ad_interconnect24_15_0                |    1 |
| bd_85ad_interconnect23_14_0                |    1 |
| bd_85ad_interconnect22_13_0                |    1 |
| bd_85ad_interconnect21_12_0                |    1 |
| bd_85ad_interconnect20_24_0                |    1 |
| bd_85ad_interconnect1_0_0                  |    1 |
| bd_85ad_interconnect19_23_0                |    1 |
| bd_85ad_interconnect18_22_0                |    1 |
| bd_85ad_interconnect17_21_0                |    1 |
| bd_85ad_interconnect16_20_0                |    1 |
| bd_85ad_interconnect15_19_0                |    1 |
| bd_85ad_interconnect14_18_0                |    1 |
| bd_85ad_interconnect13_17_0                |    1 |
| bd_85ad_interconnect12_16_0                |    1 |
| bd_85ad_interconnect11_11_0                |    1 |
| bd_85ad_interconnect10_10_0                |    1 |
| bd_85ad_interconnect0_27_0                 |    1 |
| bd_85ad_init_reduce_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0              |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0              |    1 |
| bd_85ad_hbm_inst_0                         |    1 |
| bd_85ad_axi_apb_bridge_inst_0              |    1 |
| bd_7cf0_bsip_0                             |    1 |
| bd_7cf0_bs_switch_1_0                      |    1 |
| bd_7cf0_axi_jtag_0                         |    1 |
| bd_58f6_xsdbm_0                            |    1 |
| bd_58f6_lut_buffer_0                       |    1 |
| bd_22c0_xbar_1                             |    1 |
| bd_22c0_xbar_0                             |    1 |
| bd_22c0_psreset_kernel_01_0                |    1 |
| bd_22c0_psreset_kernel_00_0                |    1 |
| bd_22c0_psreset_hbm_0                      |    1 |
| bd_22c0_psreset_aclk_freerun_0             |    1 |
| bd_22c0_gpio_ucs_control_status_0          |    1 |
| bd_22c0_gpio_gapping_demand_0              |    1 |
| bd_22c0_gapping_demand_update_0            |    1 |
| bd_22c0_gapping_demand_toggle_0            |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0 |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0 |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0       |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_hbm_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |    1 |
| bd_22c0_clock_throttling_avg_0             |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0  |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0  |    1 |
| bd_22c0_clock_shutdown_latch_0             |    1 |
| bd_22c0_clkwiz_hbm_0                       |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0            |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0            |    1 |
| bd_22c0_clk_hbm_adapt_0                    |    1 |
| bd_22c0_build_info_0                       |    1 |
| bd_22c0_auto_cc_0                          |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_01_adapt_0             |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_00_adapt_0             |    1 |
| bd_097b_user_debug_hub_0                   |    1 |
| bd_097b_user_debug_bridge_0                |    1 |
| bd_097b_build_info_0                       |    1 |
+--------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    | 18332 |       |     23040 | 79.57 |
|   SLR1 -> SLR2                   |  9751 |       |           | 42.32 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  8581 |       |           | 37.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    | 21929 |       |     23040 | 95.18 |
|   SLR0 -> SLR1                   | 14880 |       |           | 64.58 |
|     Using TX_REG only            |     5 |     0 |           |       |
|     Using RX_REG only            |     4 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     3 |     0 |           |       |
|   SLR1 -> SLR0                   |  7049 |       |           | 30.59 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 40261 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+-------+------+
| FROM \ TO | SLR2 |  SLR1 | SLR0 |
+-----------+------+-------+------+
| SLR2      |    0 |  8380 |  201 |
| SLR1      | 9553 |     0 | 6848 |
| SLR0      |  198 | 14682 |    0 |
+-----------+------+-------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  49125 |  52084 |  47129 |  89.38 |  96.45 |  87.28 |
|   CLBL                     |  25832 |  28101 |  25331 |  88.22 |  95.97 |  86.51 |
|   CLBM                     |  23293 |  23983 |  21798 |  90.70 |  97.02 |  88.18 |
| CLB LUTs                   | 245714 | 294733 | 247045 |  55.88 |  68.23 |  57.19 |
|   LUT as Logic             | 176274 | 245047 | 204218 |  40.09 |  56.72 |  47.27 |
|     using O5 output only   |   3708 |   1998 |   1711 |   0.84 |   0.46 |   0.40 |
|     using O6 output only   |  99940 | 153475 | 115892 |  22.73 |  35.53 |  26.83 |
|     using O5 and O6        |  72626 |  89574 |  86615 |  16.52 |  20.73 |  20.05 |
|   LUT as Memory            |  69440 |  49686 |  42827 |  33.80 |  25.12 |  21.66 |
|     LUT as Distributed RAM |  20072 |   7036 |   2980 |   9.77 |   3.56 |   1.51 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    344 |    386 |      0 |   0.17 |   0.20 |   0.00 |
|       using O5 and O6      |  19728 |   6650 |   2980 |   9.60 |   3.36 |   1.51 |
|     LUT as Shift Register  |  49368 |  42650 |  39847 |  24.03 |  21.57 |  20.15 |
|       using O5 output only |      2 |      9 |     24 |  <0.01 |  <0.01 |   0.01 |
|       using O6 output only |  34567 |  28471 |  22056 |  16.83 |  14.40 |  11.15 |
|       using O5 and O6      |  14799 |  14170 |  17767 |   7.20 |   7.17 |   8.98 |
| CLB Registers              | 273077 | 293841 | 256276 |  31.05 |  34.01 |  29.66 |
| CARRY8                     |   5119 |   9927 |   9130 |   9.31 |  18.38 |  16.91 |
| F7 Muxes                   |  19104 |   8251 |   6629 |   8.69 |   3.82 |   3.07 |
| F8 Muxes                   |    307 |    431 |     72 |   0.28 |   0.40 |   0.07 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  483.5 |    242 |    242 |  71.95 |  36.01 |  36.01 |
|   RAMB36/FIFO              |    482 |    241 |    242 |  71.73 |  35.86 |  36.01 |
|   RAMB18                   |      3 |      2 |      0 |   0.22 |   0.15 |   0.00 |
| URAM                       |     18 |    222 |    144 |   5.63 |  69.38 |  45.00 |
| DSPs                       |    582 |   1079 |   1164 |  20.21 |  35.12 |  37.89 |
| Unique Control Sets        |   7952 |   9432 |   6269 |   7.23 |   8.73 |   5.80 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


