Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov  8 11:36:32 2024
| Host         : LAPTOP-LNPLF8TI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Remo_cuckoo_wrapper_timing_summary_routed.rpt -pb Remo_cuckoo_wrapper_timing_summary_routed.pb -rpx Remo_cuckoo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Remo_cuckoo_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.273        0.000                      0                 9826        0.041        0.000                      0                 9826        3.000        0.000                       0                  3371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                          ------------       ----------      --------------
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                      {0.000 5.000}      10.000          100.000         
  clk_out1_Remo_cuckoo_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_Remo_cuckoo_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.493        0.000                      0                  222        0.089        0.000                      0                  222       15.686        0.000                       0                   233  
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.138        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_Remo_cuckoo_clk_wiz_0_0                                   1.273        0.000                      0                 9322        0.041        0.000                      0                 9322        3.750        0.000                       0                  3093  
  clkfbout_Remo_cuckoo_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_Remo_cuckoo_clk_wiz_0_0  clk_out1_Remo_cuckoo_clk_wiz_0_0        1.415        0.000                      0                  235        0.583        0.000                      0                  235  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.493ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.704ns (23.847%)  route 2.248ns (76.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 19.818 - 16.667 ) 
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540     3.541    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.456     3.997 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.829     4.826    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[6]
    SLICE_X32Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.950 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.879     5.830    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X32Y79         LUT5 (Prop_lut5_I0_O)        0.124     5.954 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.540     6.494    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.424    19.818    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.368    20.186    
                         clock uncertainty           -0.035    20.151    
    SLICE_X30Y79         FDRE (Setup_fdre_C_CE)      -0.164    19.987    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.987    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                 13.493    

Slack (MET) :             14.032ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.593ns  (logic 0.772ns (29.771%)  route 1.821ns (70.229%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.485 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.277    21.009    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.544    22.677    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.124    22.801 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.801    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.425    36.485    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.352    36.837    
                         clock uncertainty           -0.035    36.802    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.031    36.833    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -22.801    
  -------------------------------------------------------------------
                         slack                                 14.032    

Slack (MET) :             14.047ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.622ns  (logic 0.801ns (30.548%)  route 1.821ns (69.452%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.485 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.277    21.009    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.544    22.677    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y68         LUT4 (Prop_lut4_I0_O)        0.153    22.830 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.830    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.425    36.485    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.352    36.837    
                         clock uncertainty           -0.035    36.802    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.075    36.877    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.877    
                         arrival time                         -22.830    
  -------------------------------------------------------------------
                         slack                                 14.047    

Slack (MET) :             14.174ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.514ns  (logic 0.798ns (31.738%)  route 1.716ns (68.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.487 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.277    21.009    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.439    22.572    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y67         LUT3 (Prop_lut3_I0_O)        0.150    22.722 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.722    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X30Y67         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.427    36.487    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y67         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.352    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X30Y67         FDCE (Setup_fdce_C_D)        0.092    36.896    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                         -22.722    
  -------------------------------------------------------------------
                         slack                                 14.174    

Slack (MET) :             14.181ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.504ns  (logic 0.772ns (30.834%)  route 1.732ns (69.166%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 36.484 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.842    21.574    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y80         LUT6 (Prop_lut6_I4_O)        0.124    21.698 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.889    22.588    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.124    22.712 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.712    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X30Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.424    36.484    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.367    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X30Y80         FDCE (Setup_fdce_C_D)        0.077    36.893    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                         -22.712    
  -------------------------------------------------------------------
                         slack                                 14.181    

Slack (MET) :             14.193ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.496ns  (logic 0.772ns (30.932%)  route 1.724ns (69.068%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 36.484 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.842    21.574    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y80         LUT6 (Prop_lut6_I4_O)        0.124    21.698 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.881    22.580    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.124    22.704 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.704    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X30Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.424    36.484    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.367    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X30Y80         FDCE (Setup_fdce_C_D)        0.081    36.897    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.897    
                         arrival time                         -22.704    
  -------------------------------------------------------------------
                         slack                                 14.193    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.328ns  (logic 0.772ns (33.162%)  route 1.556ns (66.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.485 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.277    21.009    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.279    22.412    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y68         LUT2 (Prop_lut2_I0_O)        0.124    22.536 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.536    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X32Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.425    36.485    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.352    36.837    
                         clock uncertainty           -0.035    36.802    
    SLICE_X32Y68         FDCE (Setup_fdce_C_D)        0.031    36.833    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -22.536    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.315ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.354ns  (logic 0.798ns (33.901%)  route 1.556ns (66.099%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.485 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.277    21.009    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.279    22.412    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y68         LUT3 (Prop_lut3_I0_O)        0.150    22.562 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.562    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X32Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.425    36.485    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y68         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.352    36.837    
                         clock uncertainty           -0.035    36.802    
    SLICE_X32Y68         FDCE (Setup_fdce_C_D)        0.075    36.877    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.877    
                         arrival time                         -22.562    
  -------------------------------------------------------------------
                         slack                                 14.315    

Slack (MET) :             14.631ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.039ns  (logic 0.772ns (37.863%)  route 1.267ns (62.137%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 36.484 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.277    21.009    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.990    22.123    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y70         LUT4 (Prop_lut4_I0_O)        0.124    22.247 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.247    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X30Y70         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.424    36.484    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y70         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.352    36.836    
                         clock uncertainty           -0.035    36.801    
    SLICE_X30Y70         FDCE (Setup_fdce_C_D)        0.077    36.878    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.878    
                         arrival time                         -22.247    
  -------------------------------------------------------------------
                         slack                                 14.631    

Slack (MET) :             14.638ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.036ns  (logic 0.772ns (37.919%)  route 1.264ns (62.081%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 36.484 - 33.333 ) 
    Source Clock Delay      (SCD):    3.541ns = ( 20.208 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540    20.208    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y79         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.524    20.732 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.277    21.009    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.133 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.987    22.120    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y70         LUT6 (Prop_lut6_I0_O)        0.124    22.244 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.244    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X30Y70         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.424    36.484    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y70         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.352    36.836    
                         clock uncertainty           -0.035    36.801    
    SLICE_X30Y70         FDCE (Setup_fdce_C_D)        0.081    36.882    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                         -22.244    
  -------------------------------------------------------------------
                         slack                                 14.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.931%)  route 0.268ns (62.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.349    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.268     1.781    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X30Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.123     1.616    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.076     1.692    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
                            (rising edge-triggered cell SRL16E clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.340    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y82         FDPE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.481 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.113     1.594    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y82         SRL16E                                       r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.730    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y82         SRL16E                                       r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
                         clock pessimism             -0.377     1.353    
    SLICE_X30Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.470    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X15Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.087     1.570    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.615 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.615    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X14Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.732    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X14Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.378     1.354    
    SLICE_X14Y80         FDCE (Hold_fdce_C_D)         0.121     1.475    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X15Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDCE (Prop_fdce_C_Q)         0.141     1.482 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/Q
                         net (fo=5, routed)           0.109     1.592    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I0_O)        0.048     1.640 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.640    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X14Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.732    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X14Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                         clock pessimism             -0.378     1.354    
    SLICE_X14Y80         FDCE (Hold_fdce_C_D)         0.133     1.487    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.349    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.112     1.602    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X33Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.741    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.376     1.365    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.070     1.435    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.783%)  route 0.131ns (48.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.347    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.131     1.619    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X33Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                         clock pessimism             -0.357     1.382    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.070     1.452    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.937%)  route 0.364ns (72.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.349    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.364     1.854    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X31Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.123     1.616    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.070     1.686    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.660%)  route 0.323ns (66.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.349    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.323     1.836    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X30Y51         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y51         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                         clock pessimism             -0.123     1.616    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.052     1.668    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.535%)  route 0.113ns (44.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.340    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y82         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.113     1.594    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X31Y82         FDPE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.730    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y82         FDPE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.357     1.373    
    SLICE_X31Y82         FDPE (Hold_fdpe_C_D)         0.047     1.420    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.347    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.121     1.610    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X32Y51         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y51         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.376     1.363    
    SLICE_X32Y51         FDCE (Hold_fdce_C_D)         0.070     1.433    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y82   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y82   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X30Y82   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_26/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y50   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y51   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y57   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y68   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y82   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y82   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y82   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y82   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y50   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y51   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y54   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y55   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y56   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.138ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.091ns  (logic 1.053ns (20.685%)  route 4.038ns (79.315%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.515 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.694    25.320    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.515    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.354    36.869    
                         clock uncertainty           -0.035    36.834    
    SLICE_X30Y57         FDCE (Setup_fdce_C_CE)      -0.376    36.458    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                         -25.320    
  -------------------------------------------------------------------
                         slack                                 11.138    

Slack (MET) :             11.138ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.091ns  (logic 1.053ns (20.685%)  route 4.038ns (79.315%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.515 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.694    25.320    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.515    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.354    36.869    
                         clock uncertainty           -0.035    36.834    
    SLICE_X30Y57         FDCE (Setup_fdce_C_CE)      -0.376    36.458    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                         -25.320    
  -------------------------------------------------------------------
                         slack                                 11.138    

Slack (MET) :             11.138ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.091ns  (logic 1.053ns (20.685%)  route 4.038ns (79.315%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.515 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.694    25.320    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.515    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.354    36.869    
                         clock uncertainty           -0.035    36.834    
    SLICE_X30Y57         FDCE (Setup_fdce_C_CE)      -0.376    36.458    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                         -25.320    
  -------------------------------------------------------------------
                         slack                                 11.138    

Slack (MET) :             11.138ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.091ns  (logic 1.053ns (20.685%)  route 4.038ns (79.315%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.515 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.694    25.320    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.515    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.354    36.869    
                         clock uncertainty           -0.035    36.834    
    SLICE_X30Y57         FDCE (Setup_fdce_C_CE)      -0.376    36.458    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.458    
                         arrival time                         -25.320    
  -------------------------------------------------------------------
                         slack                                 11.138    

Slack (MET) :             11.248ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.947ns  (logic 1.053ns (21.285%)  route 3.894ns (78.715%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 36.518 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.551    25.177    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y56         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.437    36.518    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y56         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.354    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X28Y56         FDCE (Setup_fdce_C_CE)      -0.412    36.425    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.425    
                         arrival time                         -25.177    
  -------------------------------------------------------------------
                         slack                                 11.248    

Slack (MET) :             11.250ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.944ns  (logic 1.053ns (21.299%)  route 3.891ns (78.701%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.517 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.547    25.173    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.517    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y57         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.354    36.871    
                         clock uncertainty           -0.035    36.836    
    SLICE_X29Y57         FDCE (Setup_fdce_C_CE)      -0.412    36.424    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.424    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                 11.250    

Slack (MET) :             11.390ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.804ns  (logic 1.053ns (21.919%)  route 3.751ns (78.081%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.517 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.407    25.034    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y58         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.517    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y58         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.354    36.871    
                         clock uncertainty           -0.035    36.836    
    SLICE_X28Y58         FDCE (Setup_fdce_C_CE)      -0.412    36.424    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.424    
                         arrival time                         -25.034    
  -------------------------------------------------------------------
                         slack                                 11.390    

Slack (MET) :             11.702ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.490ns  (logic 1.053ns (23.453%)  route 3.437ns (76.547%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.515 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.093    24.719    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y61         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.515    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y61         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.354    36.869    
                         clock uncertainty           -0.035    36.834    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.412    36.422    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.422    
                         arrival time                         -24.719    
  -------------------------------------------------------------------
                         slack                                 11.702    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.181ns  (logic 1.053ns (25.186%)  route 3.128ns (74.814%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.511 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.377    23.626 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.784    24.411    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y63         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.430    36.511    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y63         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.354    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X30Y63         FDCE (Setup_fdce_C_CE)      -0.376    36.454    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.454    
                         arrival time                         -24.411    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.119ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.276ns  (logic 1.024ns (23.948%)  route 3.252ns (76.052%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.511 - 33.333 ) 
    Source Clock Delay      (SCD):    3.563ns = ( 20.230 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.928    18.595    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.691 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.539    20.230    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDCE (Prop_fdce_C_Q)         0.524    20.754 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=14, routed)          1.161    21.915    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[1]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.067 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.182    23.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.348    23.597 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.908    24.505    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X28Y66         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.657    34.990    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.081 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.430    36.511    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y66         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.354    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X28Y66         FDCE (Setup_fdce_C_CE)      -0.205    36.625    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -24.505    
  -------------------------------------------------------------------
                         slack                                 12.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771     0.771    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.797 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553     1.350    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.141     1.491 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.659    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X33Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.704    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891     0.891    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.920 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.819     1.740    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.390     1.350    
    SLICE_X33Y80         FDCE (Hold_fdce_C_D)         0.091     1.441    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771     0.771    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.797 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553     1.350    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.141     1.491 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.722    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X33Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.767    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891     0.891    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.920 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.819     1.740    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.390     1.350    
    SLICE_X33Y80         FDCE (Hold_fdce_C_D)         0.092     1.442    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.226ns (51.729%)  route 0.211ns (48.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771     0.771    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.797 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.553     1.350    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.128     1.478 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.211     1.689    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y80         LUT3 (Prop_lut3_I2_O)        0.098     1.787 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891     0.891    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.920 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.819     1.740    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y80         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.390     1.350    
    SLICE_X33Y80         FDCE (Hold_fdce_C_D)         0.107     1.457    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.613ns  (logic 0.191ns (31.169%)  route 0.422ns (68.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.348ns = ( 18.014 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.438    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.464 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.551    18.014    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.146    18.160 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.294    18.454    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y78         LUT1 (Prop_lut1_I0_O)        0.045    18.499 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.128    18.627    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X31Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.558    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.587 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.404    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.390    18.014    
    SLICE_X31Y78         FDCE (Hold_fdce_C_D)         0.077    18.091    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.091    
                         arrival time                          18.627    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.133%)  route 0.375ns (63.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.438    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.464 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554    18.017    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y81         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.187    18.371    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.416 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.604    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.558    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.587 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.404    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.028    
    SLICE_X32Y78         FDCE (Hold_fdce_C_CE)       -0.032    17.996    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.996    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.133%)  route 0.375ns (63.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.438    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.464 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554    18.017    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y81         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.187    18.371    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.416 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.604    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.558    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.587 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.404    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.028    
    SLICE_X33Y78         FDCE (Hold_fdce_C_CE)       -0.032    17.996    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.996    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.133%)  route 0.375ns (63.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.438    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.464 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554    18.017    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y81         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.187    18.371    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.416 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.604    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.558    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.587 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.404    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.028    
    SLICE_X32Y78         FDCE (Hold_fdce_C_CE)       -0.032    17.996    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.996    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.133%)  route 0.375ns (63.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.438    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.464 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554    18.017    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y81         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.187    18.371    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.416 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.604    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.558    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.587 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.404    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.028    
    SLICE_X33Y78         FDCE (Hold_fdce_C_CE)       -0.032    17.996    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.996    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.133%)  route 0.375ns (63.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.438    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.464 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554    18.017    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y81         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.187    18.371    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.416 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.604    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.558    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.587 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.404    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.028    
    SLICE_X33Y78         FDCE (Hold_fdce_C_CE)       -0.032    17.996    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.996    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.212ns (36.133%)  route 0.375ns (63.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 18.404 - 16.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.771    17.438    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.464 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.554    18.017    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y81         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.187    18.371    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X30Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.416 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.188    18.604    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.891    17.558    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.587 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.817    18.404    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y78         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.028    
    SLICE_X33Y78         FDCE (Hold_fdce_C_CE)       -0.032    17.996    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.996    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.608    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y63   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y58   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y63   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y80   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y80   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y78   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y78   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y78   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y78   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y78   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y78   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y79   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y78   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y81   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0
  To Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.677ns  (logic 1.659ns (45.114%)  route 2.018ns (54.886%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/s00_axi_aclk
    SLICE_X49Y71         FDCE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDCE (Prop_fdce_C_Q)         0.459     4.491 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[4]/Q
                         net (fo=5, routed)           1.053     5.544    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[4]
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.124     5.668 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry_i_6/O
                         net (fo=1, routed)           0.000     5.668    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry_i_6_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.066 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry/CO[3]
                         net (fo=1, routed)           0.000     6.066    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.180    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.303    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__1_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.417 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__2/CO[3]
                         net (fo=2, routed)           0.957     7.373    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.497 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     7.497    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/axi_rdata[0]_i_2_n_0
    SLICE_X49Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     7.709 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.709    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X49Y77         FDRE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.427     8.431    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y77         FDRE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X49Y77         FDRE (Setup_fdre_C_D)        0.064     8.983    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.094ns  (logic 0.831ns (26.858%)  route 2.263ns (73.142%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=20, routed)          1.175     5.666    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/p_0_in[0]
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.124     5.790 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/bcd1[3]_i_1__2/O
                         net (fo=5, routed)           0.633     6.423    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/E[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.547 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/bcd10[2]_i_2__1/O
                         net (fo=3, routed)           0.455     7.002    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.126 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10[0]_i_1/O
                         net (fo=1, routed)           0.000     7.126    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10[0]_i_1_n_0
    SLICE_X40Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.432     8.436    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/s00_axi_aclk
    SLICE_X40Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[0]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X40Y85         FDCE (Setup_fdce_C_D)        0.029     8.953    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.005ns  (logic 0.831ns (27.654%)  route 2.174ns (72.346%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=20, routed)          1.175     5.666    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/p_0_in[0]
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.124     5.790 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/bcd1[3]_i_1__2/O
                         net (fo=5, routed)           0.633     6.423    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/E[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.547 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/bcd10[2]_i_2__1/O
                         net (fo=3, routed)           0.366     6.913    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.037 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10[1]_i_1/O
                         net (fo=1, routed)           0.000     7.037    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10[1]_i_1_n_0
    SLICE_X41Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.432     8.436    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/s00_axi_aclk
    SLICE_X41Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[1]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X41Y85         FDCE (Setup_fdce_C_D)        0.029     8.953    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.002ns  (logic 0.831ns (27.682%)  route 2.171ns (72.318%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=20, routed)          1.175     5.666    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/p_0_in[0]
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.124     5.790 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/bcd1[3]_i_1__2/O
                         net (fo=5, routed)           0.633     6.423    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/E[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.547 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk/bcd10[2]_i_2__1/O
                         net (fo=3, routed)           0.363     6.910    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/ed_clk_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.034 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10[2]_i_1/O
                         net (fo=1, routed)           0.000     7.034    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10[2]_i_1_n_0
    SLICE_X41Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.432     8.436    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/s00_axi_aclk
    SLICE_X41Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[2]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X41Y85         FDCE (Setup_fdce_C_D)        0.031     8.955    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_set/bcd10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.609ns (24.061%)  route 1.922ns (75.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/Q
                         net (fo=21, routed)          1.540     6.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/p_0_in[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.150     6.181 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd1[3]_i_1__0/O
                         net (fo=4, routed)           0.382     6.563    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk_n_1
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.430     8.434    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/s00_axi_aclk
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[0]/C
                         clock pessimism              0.577     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X39Y86         FDCE (Setup_fdce_C_CE)      -0.409     8.528    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.609ns (24.061%)  route 1.922ns (75.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/Q
                         net (fo=21, routed)          1.540     6.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/p_0_in[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.150     6.181 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd1[3]_i_1__0/O
                         net (fo=4, routed)           0.382     6.563    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk_n_1
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.430     8.434    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/s00_axi_aclk
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[1]/C
                         clock pessimism              0.577     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X39Y86         FDCE (Setup_fdce_C_CE)      -0.409     8.528    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.609ns (24.061%)  route 1.922ns (75.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/Q
                         net (fo=21, routed)          1.540     6.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/p_0_in[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.150     6.181 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd1[3]_i_1__0/O
                         net (fo=4, routed)           0.382     6.563    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk_n_1
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.430     8.434    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/s00_axi_aclk
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[2]/C
                         clock pessimism              0.577     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X39Y86         FDCE (Setup_fdce_C_CE)      -0.409     8.528    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.531ns  (logic 0.609ns (24.061%)  route 1.922ns (75.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_cur_reg/Q
                         net (fo=21, routed)          1.540     6.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/p_0_in[1]
    SLICE_X38Y86         LUT4 (Prop_lut4_I2_O)        0.150     6.181 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd1[3]_i_1__0/O
                         net (fo=4, routed)           0.382     6.563    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk_n_1
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.430     8.434    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/s00_axi_aclk
    SLICE_X39Y86         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[3]/C
                         clock pessimism              0.577     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X39Y86         FDCE (Setup_fdce_C_CE)      -0.409     8.528    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.882ns  (logic 0.831ns (28.836%)  route 2.051ns (71.164%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns = ( 4.032 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.544     4.032    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X36Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.459     4.491 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=20, routed)          0.985     5.476    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X36Y79         LUT2 (Prop_lut2_I0_O)        0.124     5.600 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/bcd1[3]_i_3/O
                         net (fo=15, routed)          0.603     6.203    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10_reg[2]_1
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.327 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10[2]_i_2/O
                         net (fo=3, routed)           0.463     6.790    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10[2]_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I4_O)        0.124     6.914 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10[2]_i_1/O
                         net (fo=1, routed)           0.000     6.914    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10[2]_i_1_n_0
    SLICE_X41Y77         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.423     8.427    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/s00_axi_aclk
    SLICE_X41Y77         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10_reg[2]/C
                         clock pessimism              0.562     8.989    
                         clock uncertainty           -0.074     8.915    
    SLICE_X41Y77         FDCE (Setup_fdce_C_D)        0.031     8.946    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/bcd10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 2.021ns (28.482%)  route 5.075ns (71.518%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.554    -0.958    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X43Y56         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.369     0.867    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.124     0.991 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.991    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.541 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.541    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.655 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.655    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.769 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.769    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.103 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.325     3.428    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_0[12]
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.329     3.757 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=33, routed)          2.381     6.138    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y15         RAMB36E1                                     r  Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.470     8.475    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.562     9.037    
                         clock uncertainty           -0.074     8.962    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774     8.188    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.861%)  route 0.161ns (39.139%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.564    -0.617    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y49         FDSE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.476 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.161    -0.315    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].PC_Mux_MUXF7/Q[0]
    SLICE_X39Y50         LUT3 (Prop_lut3_I2_O)        0.045    -0.270 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].PC_Mux_MUXF7/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.000    -0.270    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].PC_Mux_MUXF7/I127_out
    SLICE_X39Y50         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.205 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.205    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/of_pc_ii_7
    SLICE_X39Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.830    -0.859    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Clk
    SLICE_X39Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.508    -0.350    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[24].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.933%)  route 0.241ns (63.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.567    -0.614    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y49         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[22]/Q
                         net (fo=1, routed)           0.241    -0.233    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[22]
    SLICE_X52Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.835    -0.854    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X52Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.063    -0.282    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.248ns (57.352%)  route 0.184ns (42.648%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.562    -0.619    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y50         FDSE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/Q
                         net (fo=4, routed)           0.184    -0.294    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Q[0]
    SLICE_X35Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native_i_1__153/O
                         net (fo=1, routed)           0.000    -0.249    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/I041_out
    SLICE_X35Y50         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.187 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.187    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_pc_ii_10
    SLICE_X35Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.829    -0.860    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X35Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105    -0.251    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.843%)  route 0.331ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.561    -0.620    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X32Y56         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=21, routed)          0.331    -0.148    Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X42Y63         RAMD32                                       r  Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.826    -0.864    Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X42Y63         RAMD32                                       r  Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.503    -0.360    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.214    Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.251%)  route 0.129ns (47.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.561    -0.620    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y53         FDSE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[15]/Q
                         net (fo=4, routed)           0.129    -0.350    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S77_in
    SLICE_X38Y52         SRL16E                                       r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.830    -0.859    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y52         SRL16E                                       r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4/CLK
                         clock pessimism              0.256    -0.603    
    SLICE_X38Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.420    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.557    -0.624    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X45Y66         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]/Q
                         net (fo=21, routed)          0.127    -0.356    Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/D
    SLICE_X42Y66         RAMD32                                       r  Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.824    -0.866    Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/WCLK
    SLICE_X42Y66         RAMD32                                       r  Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP/CLK
                         clock pessimism              0.275    -0.591    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.445    Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_22_22/SP
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.248ns (54.263%)  route 0.209ns (45.737%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.549    -0.632    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y76         FDRE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=1, routed)           0.209    -0.282    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/t_mode/Q[0]
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/t_mode/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/t_mode/axi_rdata[19]_i_2_n_0
    SLICE_X31Y75         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.175 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/t_mode/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X31Y75         FDRE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.813    -0.876    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y75         FDRE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.105    -0.267    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.559    -0.622    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.157    -0.324    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_6[0]
    SLICE_X52Y83         SRL16E                                       r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.827    -0.862    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X52Y83         SRL16E                                       r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.254    -0.608    
    SLICE_X52Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.425    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.430    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_lpf[0]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.045    -0.385 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.385    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.820    -0.869    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.255    -0.614    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.120    -0.494    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.562    -0.619    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X37Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.294    -0.184    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[8]
    SLICE_X46Y48         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.835    -0.855    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y48         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.052    -0.294    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Remo_cuckoo_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y53     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y60     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Remo_cuckoo_clk_wiz_0_0
  To Clock:  clkfbout_Remo_cuckoo_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Remo_cuckoo_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Remo_cuckoo_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0
  To Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.668ns (23.389%)  route 2.188ns (76.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.822     0.371    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.150     0.521 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/axi_awready_i_1/O
                         net (fo=388, routed)         1.366     1.887    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/AR[0]
    SLICE_X32Y99         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.436     3.440    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.626     3.302    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[0]
  -------------------------------------------------------------------
                         required time                          3.302    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.668ns (23.389%)  route 2.188ns (76.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.822     0.371    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.150     0.521 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/axi_awready_i_1/O
                         net (fo=388, routed)         1.366     1.887    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/AR[0]
    SLICE_X32Y99         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.436     3.440    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.626     3.302    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[1]
  -------------------------------------------------------------------
                         required time                          3.302    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.668ns (23.389%)  route 2.188ns (76.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.822     0.371    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.150     0.521 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/axi_awready_i_1/O
                         net (fo=388, routed)         1.366     1.887    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/AR[0]
    SLICE_X32Y99         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.436     3.440    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.626     3.302    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                          3.302    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.668ns (23.389%)  route 2.188ns (76.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.822     0.371    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.150     0.521 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/axi_awready_i_1/O
                         net (fo=388, routed)         1.366     1.887    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/AR[0]
    SLICE_X32Y99         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.436     3.440    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/s00_axi_aclk
    SLICE_X32Y99         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X32Y99         FDCE (Recov_fdce_C_CLR)     -0.626     3.302    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[4]
  -------------------------------------------------------------------
                         required time                          3.302    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.668ns (23.425%)  route 2.184ns (76.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.822     0.371    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.150     0.521 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/axi_awready_i_1/O
                         net (fo=388, routed)         1.362     1.883    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/AR[0]
    SLICE_X33Y99         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.436     3.440    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/s00_axi_aclk
    SLICE_X33Y99         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X33Y99         FDCE (Recov_fdce_C_CLR)     -0.626     3.302    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[2]
  -------------------------------------------------------------------
                         required time                          3.302    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.668ns (23.425%)  route 2.184ns (76.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.822     0.371    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.150     0.521 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/axi_awready_i_1/O
                         net (fo=388, routed)         1.362     1.883    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/AR[0]
    SLICE_X33Y99         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.436     3.440    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/s00_axi_aclk
    SLICE_X33Y99         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X33Y99         FDCE (Recov_fdce_C_CLR)     -0.626     3.302    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[5]
  -------------------------------------------------------------------
                         required time                          3.302    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.668ns (23.425%)  route 2.184ns (76.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 3.440 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.822     0.371    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.150     0.521 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/ed/axi_awready_i_1/O
                         net (fo=388, routed)         1.362     1.883    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/AR[0]
    SLICE_X33Y99         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.436     3.440    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/s00_axi_aclk
    SLICE_X33Y99         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.562     4.002    
                         clock uncertainty           -0.074     3.928    
    SLICE_X33Y99         FDCE (Recov_fdce_C_CLR)     -0.626     3.302    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_clock/cnt_clksource_reg[6]
  -------------------------------------------------------------------
                         required time                          3.302    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.642ns (21.667%)  route 2.321ns (78.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 3.425 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.321     0.870    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/ed/s00_axi_aresetn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.994 f  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/ed/axi_awready_i_1/O
                         net (fo=309, routed)         1.000     1.994    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/AR[0]
    SLICE_X45Y74         FDCE                                         f  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.421     3.425    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/s00_axi_aclk
    SLICE_X45Y74         FDCE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.916    
                         clock uncertainty           -0.074     3.841    
    SLICE_X45Y74         FDCE (Recov_fdce_C_CLR)     -0.402     3.439    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[28]
  -------------------------------------------------------------------
                         required time                          3.439    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.642ns (21.667%)  route 2.321ns (78.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 3.425 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.321     0.870    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/ed/s00_axi_aresetn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.994 f  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/ed/axi_awready_i_1/O
                         net (fo=309, routed)         1.000     1.994    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/AR[0]
    SLICE_X45Y74         FDCE                                         f  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.421     3.425    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/s00_axi_aclk
    SLICE_X45Y74         FDCE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.916    
                         clock uncertainty           -0.074     3.841    
    SLICE_X45Y74         FDCE (Recov_fdce_C_CLR)     -0.402     3.439    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[29]
  -------------------------------------------------------------------
                         required time                          3.439    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.642ns (21.667%)  route 2.321ns (78.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 3.425 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.543    -0.969    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.321     0.870    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/ed/s00_axi_aresetn
    SLICE_X53Y69         LUT1 (Prop_lut1_I0_O)        0.124     0.994 f  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/ed/axi_awready_i_1/O
                         net (fo=309, routed)         1.000     1.994    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/AR[0]
    SLICE_X45Y74         FDCE                                         f  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        1.421     3.425    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/s00_axi_aclk
    SLICE_X45Y74         FDCE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.916    
                         clock uncertainty           -0.074     3.841    
    SLICE_X45Y74         FDCE (Recov_fdce_C_CLR)     -0.402     3.439    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_sysclk_reg[30]
  -------------------------------------------------------------------
                         required time                          3.439    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.582%)  route 0.577ns (73.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.283     0.159    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y89         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.829    -0.861    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y89         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[0]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.582%)  route 0.577ns (73.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.283     0.159    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y89         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.829    -0.861    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y89         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[12]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.582%)  route 0.577ns (73.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.283     0.159    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y89         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.829    -0.861    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y89         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[1]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.582%)  route 0.577ns (73.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.283     0.159    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y89         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.829    -0.861    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y89         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[4]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.447%)  route 0.581ns (73.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.288     0.163    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y90         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.830    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y90         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[11]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X42Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.447%)  route 0.581ns (73.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.288     0.163    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y90         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.830    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y90         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[13]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X42Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.447%)  route 0.581ns (73.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.288     0.163    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y90         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.830    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y90         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[5]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X42Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.447%)  route 0.581ns (73.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.288     0.163    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X42Y90         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.830    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X42Y90         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[7]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X42Y90         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.959%)  route 0.596ns (74.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.302     0.178    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X44Y90         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.831    -0.859    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X44Y90         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[10]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X44Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.209ns (25.959%)  route 0.596ns (74.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.554    -0.627    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y82         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.294    -0.170    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/s00_axi_aresetn
    SLICE_X38Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_receiver/tx_i_2/O
                         net (fo=278, routed)         0.302     0.178    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/AR[0]
    SLICE_X44Y90         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3091, routed)        0.831    -0.859    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/s00_axi_aclk
    SLICE_X44Y90         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[2]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X44Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line447/uart_tx_inst/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.625    





