// Seed: 2722742456
module module_0 ();
  wire id_1, id_2;
  wire id_3;
  assign id_1 = id_3;
  wand id_4 = -1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    id_11,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    id_12,
    input wand id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9
);
  assign id_6 = 1 > id_11;
  always if (1) $display;
  uwire id_13;
  always {-1 > id_5 - id_12, -1 - 1, id_11} <= 1;
  assign id_2 = 1'b0 + id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
