============================================================
   Tang Dynasty, V6.0.122666
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/UserApp/TD_6.0.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     Administrator
   Run Date =   Thu Oct 24 22:12:40 2024

   Run on =     XSZ-20240623MQG
============================================================
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  6.790996s wall, 1.937500s user + 0.109375s system = 2.046875s CPU (30.1%)

RUN-1004 : used memory is 1329 MB, reserved memory is 1365 MB, peak memory is 1361 MB
RUN-1002 : start command "open_project eth_test.prj -noanalyze"
RUN-1002 : start command "import_db ../syn_1/eth_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.122666.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.122666 , DB_VERSION=46203
RUN-1002 : start command "commit_param -step place"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        effort        |   medium   |      medium      |        
RUN-1001 :    hfn_opt_effort    |   medium   |      medium      |        
RUN-1001 :    logic_level_opt   |    off     |       off        |        
RUN-1001 :   macro_performance  |    auto    |       auto       |        
RUN-1001 :      max_fanout      |   999999   |      999999      |        
RUN-1001 :      opt_timing      |   medium   |      medium      |        
RUN-1001 :    post_place_opt    |    auto    |       auto       |        
RUN-1001 :      pr_strategy     |     1      |        1         |        
RUN-1001 : --------------------------------------------------------------
RUN-1002 : start command "read_sdc ../../pin/time.sdc"
RUN-1002 : start command "get_ports rgmii_rxc"
RUN-1002 : start command "create_clock -name rgmii_rx_clk -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rx_clk, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[0]} -source [get_ports {rgmii_rxc}] -master_clock {rgmii_rx_clk} -divide_by 1.2500 -duty_cycle 50.0000 [get_pins {u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports rgmii_rxc"
RUN-1002 : start command "get_pins u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[0] -source  -master_clock rgmii_rx_clk -divide_by 1.2500 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]} -source [get_ports {rgmii_rxc}] -master_clock {rgmii_rx_clk} -multiply_by 1.0000 -phase 270 -duty_cycle 50.0000 [get_pins {u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports rgmii_rxc"
RUN-1002 : start command "get_pins u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1] -source  -master_clock rgmii_rx_clk -multiply_by 1.0000 -phase 270 -duty_cycle 50.0000 "
RUN-1002 : start command "insert_debugger"
RUN-1002 : start command "config_chipwatcher "
KIT-1004 : chipwatcher: sanity check successfully
KIT-1004 : Chipwatcher code = 0001000000111000
RUN-1002 : start command "compile_watcher"
KIT-1004 : Ooc flow for module top_debug_hub is running...
RUN-1002 : start command "import_db -mode ooc cw/debug_hub/top_debug_hub_ooc.db"
USR-1600 : Load OOC Design OOC Model: top_debug_hub .
RUN-1001 : Import OOC design success TD_VERSION=6.0.122666 , DB_VERSION=46203
RUN-1003 : finish command "compile_watcher" in  9.724756s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 1389 MB, reserved memory is 1436 MB, peak memory is 1411 MB
RUN-1002 : start command "pack -eco"
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eth_top
SYN-1032 : 5428/3 useful/useless nets, 3884/5 useful/useless insts
RUN-1003 : finish command "insert_debugger" in  9.831865s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (0.6%)

RUN-1004 : used memory is 1389 MB, reserved memory is 1436 MB, peak memory is 1411 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/UserApp/TD_6.0.2/license/Anlogic.lic
PHY-3001 : Placer runs in 16 thread(s).
RUN-1001 : Place is running with logic level mode: 2
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model eth_top
SYN-1032 : 5362/1 useful/useless nets, 3815/0 useful/useless insts
OPT-1001 : Start remap optimization ...
RUN-1001 :   Added 0 lut1 for undup drivers
OPT-1001 : skip lut merge since lut number 1241 is similar to or less than reg number 1722
OPT-1001 : Start high-fanout net optimization ...
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  0.000084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 1389, reserved = 1436, peak = 1411.
OPT-1001 : End physical optimization;  0.020032s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 19978, tnet num: 5359, tinst num: 3812, tnode num: 26444, tedge num: 31900.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 5359 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_buf, connecting to GCLK u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/bufg_feedback
PHY-1004 : User specified global clock net u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out, connecting to GCLK u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/bufg_feedback
PHY-1004 : User specified global clock net cwc_jtck_leading, connecting to GCLK config_inst_syn_1
PHY-1004 : User specified global clock net cwc_jtck, connecting to GCLK config_inst_syn_1
PHY-1016 : User specified PLL reference clock net rgmii_rxc_dup_1
PHY-1007 : Generated global clock net u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk with 1480 clock fanouts
PHY-1011 : Create GCLK instance on global clock net u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk
PHY-1009 : Tag global clock net u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_buf
PHY-1009 : Tag global clock net u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out
PHY-1009 : Tag global clock net cwc_jtck_leading
PHY-1009 : Tag global clock net cwc_jtck
PHY-1009 : Tag global clock net u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk
PHY-1009 : Tag global clock net u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5
PHY-1017 : Tag PLL clock net rgmii_rxc_dup_1
PHY-7019 WARNING: Model pin rgmii_rxc connect to a non-clock-capable pad h20, will suffer from clock performance degradation.
PHY-1001 : Populate physical database on model eth_top.
RUN-1001 : There are total 3816 instances
RUN-0007 : 1241 luts, 1722 seqs, 0 mslices, 830 lslices, 13 pads(hr:12 hp:1), 2 brams, 0 dsps
RUN-1001 : There are total 5363 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4107 nets have 2 pins
RUN-1001 : 870 nets have [3 - 5] pins
RUN-1001 : 222 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |     126     
RUN-1001 :   No   |  No   |  Yes  |     132     
RUN-1001 :   No   |  Yes  |  No   |     72      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     497     
RUN-1001 :   Yes  |  Yes  |  No   |     887     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    2    |  52   |     22     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 65
PHY-3001 : Initial placement ...
PHY-5016 WARNING: PLL refclk is not driving by a clock-capable IO.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                         Clock GCLK                                         |  Location  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst  |  x37y99z0  
RUN-1001 :     2    |                                     config_inst_syn_1                                      |  x37y99z2  
RUN-1001 :     3    |                     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/bufg_feedback                      |  x37y99z1  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                        |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                       |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    | u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cw...  |          1/0/0/0          | u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cw...  |        1470/0/1/0         
RUN-1001 :     2    |                     cwc_jtck_leading                      |          1/0/0/0          |                         cwc_jtck                          |         265/0/0/0         
RUN-1001 :     3    |       u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_buf        |          1/0/0/0          |       u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out        |          1/0/0/0          
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : design contains 3813 instances, 1241 luts, 1722 seqs, 830 slices, 42 macros(830 instances: 0 mslices 830 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.007353]
PHY-3001 : Target density is 60%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 19980, tnet num: 5360, tinst num: 3813, tnode num: 26446, tedge num: 31902.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 5360 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.807007s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (23.2%)

PHY-3001 : Found 0 cells with 0 region constraints.
PHY-0007 : Cell area utilization is 2%
PHY-3001 : placement step: 1.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 5.00895e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3813.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Found 0 cells with 0 region constraints.
PHY-3001 : Run with size of 8
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4.37438e+06, overlap = 8.15625
PHY-3002 : Step(2): len = 3.8854e+06, overlap = 19.375
PHY-3002 : Step(3): len = 3.60215e+06, overlap = 17.0625
PHY-3002 : Step(4): len = 3.38028e+06, overlap = 17.9375
PHY-3002 : Step(5): len = 3.20397e+06, overlap = 14.7812
PHY-3002 : Step(6): len = 3.04387e+06, overlap = 11.8438
PHY-3002 : Step(7): len = 2.89969e+06, overlap = 10.7188
PHY-3002 : Step(8): len = 2.77129e+06, overlap = 10.5938
PHY-3002 : Step(9): len = 2.64395e+06, overlap = 10.4375
PHY-3002 : Step(10): len = 2.52227e+06, overlap = 10.25
PHY-3002 : Step(11): len = 2.41081e+06, overlap = 10.25
PHY-3002 : Step(12): len = 2.30058e+06, overlap = 8.46875
PHY-3002 : Step(13): len = 2.18982e+06, overlap = 8.21875
PHY-3002 : Step(14): len = 2.09461e+06, overlap = 8.09375
PHY-3002 : Step(15): len = 2.00229e+06, overlap = 8.09375
PHY-3002 : Step(16): len = 1.90084e+06, overlap = 4.09375
PHY-3002 : Step(17): len = 1.80926e+06, overlap = 4.0625
PHY-3002 : Step(18): len = 1.72611e+06, overlap = 0.0625
PHY-3002 : Step(19): len = 1.63752e+06, overlap = 0.03125
PHY-3002 : Step(20): len = 1.54833e+06, overlap = 0
PHY-3002 : Step(21): len = 1.4682e+06, overlap = 0
PHY-3002 : Step(22): len = 1.39636e+06, overlap = 0
PHY-3002 : Step(23): len = 1.31959e+06, overlap = 3.21875
PHY-3002 : Step(24): len = 1.24312e+06, overlap = 6.34375
PHY-3002 : Step(25): len = 1.17627e+06, overlap = 8.84375
PHY-3002 : Step(26): len = 1.11614e+06, overlap = 10.4062
PHY-3002 : Step(27): len = 1.05991e+06, overlap = 10.375
PHY-3002 : Step(28): len = 958577, overlap = 8.71875
PHY-3002 : Step(29): len = 882293, overlap = 6.875
PHY-3002 : Step(30): len = 854091, overlap = 6.59375
PHY-3002 : Step(31): len = 768722, overlap = 6.65625
PHY-3002 : Step(32): len = 630552, overlap = 11.5
PHY-3002 : Step(33): len = 607911, overlap = 13.2188
PHY-3002 : Step(34): len = 564414, overlap = 17.1562
PHY-3002 : Step(35): len = 515306, overlap = 20.2812
PHY-3002 : Step(36): len = 492589, overlap = 21.2812
PHY-3002 : Step(37): len = 471710, overlap = 22.25
PHY-3002 : Step(38): len = 445156, overlap = 24.5938
PHY-3002 : Step(39): len = 427219, overlap = 25.9688
PHY-3002 : Step(40): len = 396072, overlap = 29.5
PHY-3002 : Step(41): len = 369702, overlap = 33.5312
PHY-3002 : Step(42): len = 350230, overlap = 35.8125
PHY-3002 : Step(43): len = 332502, overlap = 37.9688
PHY-3002 : Step(44): len = 312299, overlap = 39.3125
PHY-3002 : Step(45): len = 294489, overlap = 41.6875
PHY-3002 : Step(46): len = 278259, overlap = 43.75
PHY-3002 : Step(47): len = 268826, overlap = 46.875
PHY-3002 : Step(48): len = 261007, overlap = 50.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99568e-05
PHY-3002 : Step(49): len = 258049, overlap = 49.7812
PHY-3002 : Step(50): len = 258172, overlap = 48.9375
PHY-3002 : Step(51): len = 258286, overlap = 47.375
PHY-3002 : Step(52): len = 256307, overlap = 39.9375
PHY-3002 : Step(53): len = 257367, overlap = 37.25
PHY-3002 : Step(54): len = 258419, overlap = 34.6875
PHY-3002 : Step(55): len = 260692, overlap = 32.4688
PHY-3002 : Step(56): len = 259768, overlap = 31.7812
PHY-3002 : Step(57): len = 259729, overlap = 30.1562
PHY-3002 : Step(58): len = 256885, overlap = 29.5312
PHY-3002 : Step(59): len = 253309, overlap = 28.3438
PHY-3002 : Step(60): len = 250107, overlap = 27.0312
PHY-3002 : Step(61): len = 245444, overlap = 26.4688
PHY-3002 : Step(62): len = 242738, overlap = 25.9688
PHY-3002 : Step(63): len = 239669, overlap = 25.5312
PHY-3002 : Step(64): len = 235374, overlap = 24.6875
PHY-3002 : Step(65): len = 230255, overlap = 23.7188
PHY-3002 : Step(66): len = 226693, overlap = 21.7812
PHY-3002 : Step(67): len = 220639, overlap = 15.7812
PHY-3002 : Step(68): len = 216992, overlap = 15.5938
PHY-3002 : Step(69): len = 213617, overlap = 15.375
PHY-3002 : Step(70): len = 211027, overlap = 15.3438
PHY-3002 : Step(71): len = 207902, overlap = 15.4062
PHY-3002 : Step(72): len = 202368, overlap = 16.3125
PHY-3002 : Step(73): len = 198482, overlap = 17.75
PHY-3002 : Step(74): len = 195175, overlap = 19.1875
PHY-3002 : Step(75): len = 192934, overlap = 20.7188
PHY-3002 : Step(76): len = 190282, overlap = 22.4688
PHY-3002 : Step(77): len = 186206, overlap = 24.3438
PHY-3002 : Step(78): len = 183429, overlap = 24.0625
PHY-3002 : Step(79): len = 180096, overlap = 24.0312
PHY-3002 : Step(80): len = 177423, overlap = 24.1875
PHY-3002 : Step(81): len = 173868, overlap = 23.5
PHY-3002 : Step(82): len = 170848, overlap = 23.0312
PHY-3002 : Step(83): len = 168731, overlap = 23.125
PHY-3002 : Step(84): len = 165541, overlap = 22.5
PHY-3002 : Step(85): len = 163312, overlap = 22.0625
PHY-3002 : Step(86): len = 161355, overlap = 21.6562
PHY-3002 : Step(87): len = 158920, overlap = 21.6875
PHY-3002 : Step(88): len = 157518, overlap = 21.7188
PHY-3002 : Step(89): len = 155690, overlap = 21.7188
PHY-3002 : Step(90): len = 154719, overlap = 21.4688
PHY-3002 : Step(91): len = 152611, overlap = 21.4688
PHY-3002 : Step(92): len = 151603, overlap = 21.5
PHY-3002 : Step(93): len = 151078, overlap = 21.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.99137e-05
PHY-3002 : Step(94): len = 150290, overlap = 21.4688
PHY-3002 : Step(95): len = 150473, overlap = 21.4375
PHY-3002 : Step(96): len = 150710, overlap = 21.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.98273e-05
PHY-3002 : Step(97): len = 151808, overlap = 21.4375
PHY-3002 : Step(98): len = 152478, overlap = 21.4375
PHY-3002 : Step(99): len = 156365, overlap = 17.5938
PHY-3002 : Step(100): len = 159188, overlap = 11.0312
PHY-3002 : Step(101): len = 158492, overlap = 11.0312
PHY-3002 : Step(102): len = 158016, overlap = 8.90625
PHY-3002 : Step(103): len = 157757, overlap = 8.53125
PHY-3002 : Step(104): len = 156045, overlap = 8.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000159655
PHY-3002 : Step(105): len = 155375, overlap = 8.03125
PHY-3002 : Step(106): len = 155233, overlap = 8.03125
PHY-3002 : Step(107): len = 155233, overlap = 8.03125
PHY-3002 : Step(108): len = 154783, overlap = 8.03125
PHY-3002 : Step(109): len = 154778, overlap = 8.03125
PHY-3002 : Step(110): len = 154778, overlap = 8.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000319309
PHY-3002 : Step(111): len = 155179, overlap = 8.03125
PHY-3002 : Step(112): len = 155578, overlap = 8.03125
PHY-3002 : Step(113): len = 155578, overlap = 8.03125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000638619
PHY-3002 : Step(114): len = 156012, overlap = 8.03125
PHY-3002 : Step(115): len = 156012, overlap = 8.03125
PHY-3002 : Step(116): len = 155770, overlap = 8.03125
PHY-3002 : Step(117): len = 155799, overlap = 8.03125
PHY-3002 : Step(118): len = 155799, overlap = 8.03125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00127724
PHY-3002 : Step(119): len = 155917, overlap = 8.03125
PHY-3002 : Step(120): len = 155928, overlap = 8.03125
PHY-3002 : Step(121): len = 155928, overlap = 8.03125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00255447
PHY-3002 : Step(122): len = 155322, overlap = 8.03125
PHY-3002 : Step(123): len = 155322, overlap = 8.03125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00510895
PHY-3002 : Step(124): len = 155774, overlap = 8.03125
PHY-3002 : Step(125): len = 155774, overlap = 8.03125
PHY-3001 : Run with size of 4
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.22629e-06
PHY-3002 : Step(126): len = 164991, overlap = 75.5
PHY-3002 : Step(127): len = 166139, overlap = 75.4062
PHY-3002 : Step(128): len = 163673, overlap = 75.6562
PHY-3002 : Step(129): len = 162642, overlap = 76.2812
PHY-3002 : Step(130): len = 162463, overlap = 75.2812
PHY-3002 : Step(131): len = 161220, overlap = 76
PHY-3002 : Step(132): len = 160771, overlap = 77.5625
PHY-3002 : Step(133): len = 160689, overlap = 77.875
PHY-3002 : Step(134): len = 159461, overlap = 78.4375
PHY-3002 : Step(135): len = 158615, overlap = 78.5625
PHY-3002 : Step(136): len = 158571, overlap = 78.8125
PHY-3002 : Step(137): len = 158676, overlap = 79.0625
PHY-3002 : Step(138): len = 157707, overlap = 77.375
PHY-3002 : Step(139): len = 157741, overlap = 77.2812
PHY-3002 : Step(140): len = 157789, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04526e-05
PHY-3002 : Step(141): len = 158136, overlap = 77.1562
PHY-3002 : Step(142): len = 158370, overlap = 77.0938
PHY-3002 : Step(143): len = 161350, overlap = 70.375
PHY-3002 : Step(144): len = 165612, overlap = 67.0625
PHY-3002 : Step(145): len = 164986, overlap = 66.8125
PHY-3002 : Step(146): len = 165017, overlap = 66.6875
PHY-3002 : Step(147): len = 164867, overlap = 66.4062
PHY-3002 : Step(148): len = 164643, overlap = 67.0625
PHY-3002 : Step(149): len = 163726, overlap = 67.625
PHY-3002 : Step(150): len = 163417, overlap = 67.6875
PHY-3002 : Step(151): len = 163599, overlap = 67.8438
PHY-3002 : Step(152): len = 163752, overlap = 68.75
PHY-3002 : Step(153): len = 162500, overlap = 69.25
PHY-3002 : Step(154): len = 161932, overlap = 69.375
PHY-3002 : Step(155): len = 161845, overlap = 69
PHY-3002 : Step(156): len = 160938, overlap = 68.4375
PHY-3002 : Step(157): len = 160546, overlap = 68.4688
PHY-3002 : Step(158): len = 160450, overlap = 64.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.09052e-05
PHY-3002 : Step(159): len = 160800, overlap = 63.8438
PHY-3002 : Step(160): len = 161370, overlap = 62.9375
PHY-3002 : Step(161): len = 162383, overlap = 62.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.18103e-05
PHY-3002 : Step(162): len = 165035, overlap = 53.0625
PHY-3002 : Step(163): len = 166888, overlap = 51.625
PHY-3002 : Step(164): len = 173305, overlap = 38.625
PHY-3002 : Step(165): len = 174314, overlap = 37.5938
PHY-3002 : Step(166): len = 174852, overlap = 37.25
PHY-3002 : Step(167): len = 175156, overlap = 37.4062
PHY-3002 : Step(168): len = 174982, overlap = 37.0312
PHY-3002 : Step(169): len = 175409, overlap = 36.0625
PHY-3002 : Step(170): len = 175330, overlap = 35.2812
PHY-3002 : Step(171): len = 174651, overlap = 26.5312
PHY-3002 : Step(172): len = 174581, overlap = 26.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.36206e-05
PHY-3002 : Step(173): len = 175076, overlap = 26.0938
PHY-3002 : Step(174): len = 175498, overlap = 25.75
PHY-3002 : Step(175): len = 176309, overlap = 25.4062
PHY-3002 : Step(176): len = 176107, overlap = 25.1562
PHY-3002 : Step(177): len = 176569, overlap = 25.2812
PHY-3002 : Step(178): len = 176569, overlap = 25.2812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000167241
PHY-3002 : Step(179): len = 178260, overlap = 26.625
PHY-3002 : Step(180): len = 178641, overlap = 26.7188
PHY-3002 : Step(181): len = 179788, overlap = 26.3438
PHY-3002 : Step(182): len = 179566, overlap = 28
PHY-3002 : Step(183): len = 179582, overlap = 27.9062
PHY-3002 : Step(184): len = 179582, overlap = 27.9062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000334483
PHY-3002 : Step(185): len = 180564, overlap = 28.0938
PHY-3002 : Step(186): len = 181108, overlap = 27.9062
PHY-3002 : Step(187): len = 181108, overlap = 27.9062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000668965
PHY-3002 : Step(188): len = 182579, overlap = 27.4688
PHY-3002 : Step(189): len = 182997, overlap = 23.5
PHY-3002 : Step(190): len = 183501, overlap = 22.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00133793
PHY-3002 : Step(191): len = 183022, overlap = 22.2812
PHY-3002 : Step(192): len = 183022, overlap = 22.2812
PHY-3002 : Step(193): len = 182893, overlap = 22.2812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00267586
PHY-3002 : Step(194): len = 183097, overlap = 22
PHY-3002 : Step(195): len = 183097, overlap = 22
PHY-3002 : Step(196): len = 183117, overlap = 23.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00471734
PHY-3002 : Step(197): len = 183198, overlap = 23.5938
PHY-3002 : Step(198): len = 183280, overlap = 23.3438
PHY-3002 : Step(199): len = 183280, overlap = 23.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00853647
PHY-3002 : Step(200): len = 183304, overlap = 23.375
PHY-3002 : Step(201): len = 183304, overlap = 23.375
PHY-3001 : End global placement;  2.582535s wall, 12.484375s user + 0.453125s system = 12.937500s CPU (501.0%)

PHY-3001 : Before Legalized: Len = 183304
PHY-3001 : Legalization ...
RUN-1001 : The dsp, ram overlap_ratio is 0.000000, 0.000000
PHY-3001 : The tot_disp. : 1.98, max_disp. : 1.40 for 2 insts including 2 unbounded insts and 0 hard bounded insts in this model.
PHY-3001 : End legalization;  0.001617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 183317, Over = 23.375
PHY-3001 : placement step: 2.
PHY-3001 : Found 0 cells with 0 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2852.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 196112, over cnt = 366(0%), over = 2269, worst = 29
PHY-1001 : End global iterations;  0.215204s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (167.0%)

PHY-1001 : Congestion index: top1 = 53.73, top5 = 16.18, top10 = 8.09, top15 = 5.39.
PHY-3001 : End congestion estimation;  1.230442s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (110.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 5360 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.375700s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (91.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.27838e-06
PHY-3002 : Step(202): len = 166283, overlap = 89.4688
PHY-3002 : Step(203): len = 166515, overlap = 89.7188
PHY-3002 : Step(204): len = 160001, overlap = 89.625
PHY-3002 : Step(205): len = 159564, overlap = 89.4062
PHY-3002 : Step(206): len = 151186, overlap = 86.4688
PHY-3002 : Step(207): len = 151233, overlap = 85.0312
PHY-3002 : Step(208): len = 148628, overlap = 84.9375
PHY-3002 : Step(209): len = 148473, overlap = 85.3125
PHY-3002 : Step(210): len = 147874, overlap = 86.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.55675e-06
PHY-3002 : Step(211): len = 146759, overlap = 84.3125
PHY-3002 : Step(212): len = 146759, overlap = 84.3125
PHY-3002 : Step(213): len = 147160, overlap = 82.9688
PHY-3002 : Step(214): len = 147160, overlap = 82.9688
PHY-3002 : Step(215): len = 146833, overlap = 82.75
PHY-3002 : Step(216): len = 146833, overlap = 82.75
PHY-3002 : Step(217): len = 147129, overlap = 82.5625
PHY-3002 : Step(218): len = 147352, overlap = 82.3125
PHY-3002 : Step(219): len = 147690, overlap = 82.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.1135e-06
PHY-3002 : Step(220): len = 149879, overlap = 79.7812
PHY-3002 : Step(221): len = 149879, overlap = 79.7812
PHY-3002 : Step(222): len = 151136, overlap = 76.6875
PHY-3002 : Step(223): len = 151136, overlap = 76.6875
PHY-3002 : Step(224): len = 152479, overlap = 73.6562
PHY-3002 : Step(225): len = 152479, overlap = 73.6562
PHY-3002 : Step(226): len = 153460, overlap = 73
PHY-3002 : Step(227): len = 153460, overlap = 73
PHY-3002 : Step(228): len = 154174, overlap = 72.625
PHY-3002 : Step(229): len = 154431, overlap = 72.4062
PHY-3002 : Step(230): len = 156033, overlap = 71.8125
PHY-3002 : Step(231): len = 157538, overlap = 70.5625
PHY-3002 : Step(232): len = 164306, overlap = 66.75
PHY-3002 : Step(233): len = 160457, overlap = 65.2188
PHY-3002 : Step(234): len = 161213, overlap = 67.9062
PHY-3002 : Step(235): len = 161213, overlap = 67.9062
PHY-3002 : Step(236): len = 160358, overlap = 70.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.0227e-05
PHY-3002 : Step(237): len = 171790, overlap = 64.5
PHY-3002 : Step(238): len = 173140, overlap = 64.125
PHY-3002 : Step(239): len = 176367, overlap = 62.2812
PHY-3002 : Step(240): len = 176756, overlap = 62.0312
PHY-3002 : Step(241): len = 175598, overlap = 60.3125
PHY-3002 : Step(242): len = 175553, overlap = 60.25
PHY-3002 : Step(243): len = 174378, overlap = 59.9062
PHY-3002 : Step(244): len = 173685, overlap = 59.8125
PHY-3002 : Step(245): len = 171933, overlap = 62.125
PHY-3002 : Step(246): len = 171797, overlap = 62.9062
PHY-3002 : Step(247): len = 171549, overlap = 66.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.0454e-05
PHY-3002 : Step(248): len = 175940, overlap = 56.3438
PHY-3002 : Step(249): len = 175940, overlap = 56.3438
PHY-3002 : Step(250): len = 176537, overlap = 55.6875
PHY-3002 : Step(251): len = 176989, overlap = 55.7188
PHY-3002 : Step(252): len = 176989, overlap = 55.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.4187e-05
PHY-3002 : Step(253): len = 186178, overlap = 58.2812
PHY-3002 : Step(254): len = 187772, overlap = 57.875
PHY-3002 : Step(255): len = 194242, overlap = 56
PHY-3002 : Step(256): len = 196886, overlap = 53.1562
PHY-3002 : Step(257): len = 198006, overlap = 52.1875
PHY-3002 : Step(258): len = 197977, overlap = 47.75
PHY-3002 : Step(259): len = 197977, overlap = 47.75
PHY-3002 : Step(260): len = 195919, overlap = 47.75
PHY-3001 : End global placement;  0.876481s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (41.0%)

OPT-1001 : Total overflow 125.06 peak overflow 4.34
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 60, usage_cnt: 6, movable_cnt: 59
PHY-3001 : End spreading;  0.032828s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.6%)

OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 19980, tnet num: 5360, tinst num: 3813, tnode num: 26446, tedge num: 31902.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 125.06 peak overflow 4.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 5360 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.305062s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (30.7%)

OPT-1001 : Start: WNS 261 TNS 0 NUM_FEPS 0
OPT-1001 : Total overflow 125.06 peak overflow 4.34
OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model eth_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 12 has valid locations, 0 needs to be replaced
PHY-1001 : eco gclk cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3787 has valid locations, 47 needs to be replaced
PHY-3001 : design contains 3852 instances, 1247 luts, 1755 seqs, 830 slices, 42 macros(830 instances: 0 mslices 830 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.007353]
PHY-3001 : Target density is 60%
PHY-3001 : Found 0 cells with 0 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 201837
PHY-3001 : Found 0 cells with 0 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/3133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 233824, over cnt = 392(0%), over = 1668, worst = 34
PHY-1001 : End global iterations;  0.211828s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.6%)

PHY-1001 : Congestion index: top1 = 42.73, top5 = 19.27, top10 = 9.83, top15 = 6.55.
PHY-3001 : End congestion estimation;  0.616030s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (35.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 20149, tnet num: 5399, tinst num: 3852, tnode num: 26730, tedge num: 32162.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 5399 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.850964s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (25.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.28747e-06
PHY-3002 : Step(261): len = 188988, overlap = 50.0625
PHY-3002 : Step(262): len = 188074, overlap = 50.625
PHY-3002 : Step(263): len = 182189, overlap = 54.5938
PHY-3002 : Step(264): len = 181366, overlap = 57.5
PHY-3002 : Step(265): len = 180479, overlap = 57.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05749e-05
PHY-3002 : Step(266): len = 179882, overlap = 57.7812
PHY-3002 : Step(267): len = 179970, overlap = 57.5938
PHY-3002 : Step(268): len = 180151, overlap = 57.1562
PHY-3002 : Step(269): len = 180292, overlap = 56.75
PHY-3002 : Step(270): len = 181066, overlap = 54
PHY-3002 : Step(271): len = 180719, overlap = 53.125
PHY-3002 : Step(272): len = 180357, overlap = 51.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.11499e-05
PHY-3002 : Step(273): len = 180895, overlap = 52.75
PHY-3002 : Step(274): len = 181053, overlap = 52.7188
PHY-3002 : Step(275): len = 182282, overlap = 52.25
PHY-3002 : Step(276): len = 183383, overlap = 51.7188
PHY-3002 : Step(277): len = 183769, overlap = 49.3125
PHY-3002 : Step(278): len = 184116, overlap = 49.375
PHY-3002 : Step(279): len = 184116, overlap = 49.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.22998e-05
PHY-3002 : Step(280): len = 189904, overlap = 47.875
PHY-3002 : Step(281): len = 191325, overlap = 47.2188
PHY-3002 : Step(282): len = 196782, overlap = 43.6562
PHY-3002 : Step(283): len = 193797, overlap = 44.25
PHY-3002 : Step(284): len = 193797, overlap = 44.25
PHY-3002 : Step(285): len = 193180, overlap = 44.0625
PHY-3002 : Step(286): len = 193180, overlap = 44.0625
PHY-3002 : Step(287): len = 192846, overlap = 44.1562
PHY-3002 : Step(288): len = 192846, overlap = 44.1562
PHY-3002 : Step(289): len = 192872, overlap = 43.875
PHY-3002 : Step(290): len = 192872, overlap = 43.875
PHY-3002 : Step(291): len = 192855, overlap = 43.75
PHY-3002 : Step(292): len = 192855, overlap = 43.75
PHY-3002 : Step(293): len = 192832, overlap = 43.6875
PHY-3002 : Step(294): len = 193005, overlap = 43.6875
PHY-3002 : Step(295): len = 193005, overlap = 43.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.45995e-05
PHY-3002 : Step(296): len = 201035, overlap = 40.9375
PHY-3002 : Step(297): len = 201035, overlap = 40.9375
PHY-3002 : Step(298): len = 200901, overlap = 40.6875
PHY-3002 : Step(299): len = 201058, overlap = 38.3438
PHY-3002 : Step(300): len = 201362, overlap = 37.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000162456
PHY-3002 : Step(301): len = 206654, overlap = 34.9688
PHY-3002 : Step(302): len = 208834, overlap = 34.375
PHY-3002 : Step(303): len = 212042, overlap = 34.1562
PHY-3002 : Step(304): len = 213256, overlap = 33.25
PHY-3002 : Step(305): len = 207792, overlap = 34.4375
PHY-3002 : Step(306): len = 207043, overlap = 34.4688
PHY-3002 : Step(307): len = 205296, overlap = 34.9688
PHY-3001 : End global placement;  0.729474s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (32.1%)

OPT-1001 : Total overflow 125.47 peak overflow 3.22
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 60, usage_cnt: 6, movable_cnt: 59
PHY-3001 : End spreading;  0.029138s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.6%)

PHY-3001 : Final: Len = 205296, Over = 34.9688
PHY-3001 : End incremental placement;  2.336823s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (31.4%)

OPT-1001 : Total overflow 125.47 peak overflow 3.22
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :         REG        |      6      |         33         
RUN-1001 :        LUT6        |      0      |         0          
RUN-1001 :        LUT5        |      0      |         0          
RUN-1001 :        LUT4        |      0      |         0          
RUN-1001 :        LUT3        |      1      |         3          
RUN-1001 :        LUT2        |      1      |         3          
RUN-1001 :        TOTAL       |      8      |         39         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  2.736530s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (33.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 5399 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.312311s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.0%)

OPT-1001 : Current memory(MB): used = 1627, reserved = 1680, peak = 1628.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 266/3065.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 246416, over cnt = 331(0%), over = 836, worst = 9
PHY-1002 : len = 257264, over cnt = 210(0%), over = 344, worst = 9
PHY-1002 : len = 262592, over cnt = 60(0%), over = 131, worst = 9
PHY-1002 : len = 265472, over cnt = 15(0%), over = 31, worst = 5
PHY-1002 : len = 266336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.482187s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.9%)

PHY-1001 : Congestion index: top1 = 40.49, top5 = 19.82, top10 = 10.43, top15 = 6.95.
OPT-1001 : End congestion update;  0.918532s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (22.1%)

OPT-0007 : Start: WNS 469 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 469 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio -1.00
OPT-1001 : End global optimization;  0.929771s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (21.8%)

OPT-1001 : Current memory(MB): used = 1627, reserved = 1680, peak = 1628.
OPT-1001 : Start remap optimization ...
OPT-0007 : Start: WNS 469 TNS 0 NUM_FEPS 0
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  0.008209s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : End flow prepack: WNS 469 TNS 0 NUM_FEPS 0
OPT-1001 : End physical optimization;  4.556923s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (28.8%)

PHY-3001 : Start packing ...
TMR-2504 : Update delay of 5399 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-4011 : Packing model "eth_top" (AL_USER_NORMAL) with 2908/3829 primitive instances ...
SYN-1032 : 4887/583 useful/useless nets, 2174/0 useful/useless insts
PHY-3001 : End packing;  0.575416s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (21.7%)

PHY-1001 : Populate physical database on model eth_top.
RUN-1001 : There are total 2106 instances
RUN-1001 : 0 mslices, 2083 lslices, 13 pads(hr:12 hp:1), 2 brams, 0 dsps
RUN-1001 : There are total 4822 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3544 nets have 2 pins
RUN-1001 : 871 nets have [3 - 5] pins
RUN-1001 : 224 nets have [6 - 10] pins
RUN-1001 : 99 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17230, tnet num: 4819, tinst num: 2103, tnode num: 22468, tedge num: 28683.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
PHY-3001 : design contains 2103 instances, 2083 slices, 42 macros(830 instances: 0 mslices 830 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 0 cells with 0 region constraints.
PHY-3001 : Target density is 60%
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 212472, Over = 45.125
PHY-3001 : Found 0 cells with 0 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1742/2770.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 266320, over cnt = 203(0%), over = 374, worst = 9
PHY-1002 : len = 268672, over cnt = 119(0%), over = 182, worst = 9
PHY-1002 : len = 272368, over cnt = 34(0%), over = 49, worst = 5
PHY-1002 : len = 272944, over cnt = 7(0%), over = 11, worst = 4
PHY-1002 : len = 272976, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.372756s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (8.4%)

PHY-1001 : Congestion index: top1 = 41.10, top5 = 19.63, top10 = 10.32, top15 = 6.88.
PHY-3001 : End congestion estimation;  0.817159s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (19.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17230, tnet num: 4819, tinst num: 2103, tnode num: 22468, tedge num: 28683.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.246287s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (8.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.19006e-05
PHY-3002 : Step(308): len = 203273, overlap = 44.375
PHY-3002 : Step(309): len = 201773, overlap = 44.625
PHY-3002 : Step(310): len = 199606, overlap = 45.875
PHY-3002 : Step(311): len = 199177, overlap = 45.875
PHY-3002 : Step(312): len = 198237, overlap = 48.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.38011e-05
PHY-3002 : Step(313): len = 199184, overlap = 48
PHY-3002 : Step(314): len = 199544, overlap = 48
PHY-3002 : Step(315): len = 201474, overlap = 46.875
PHY-3002 : Step(316): len = 201959, overlap = 47.625
PHY-3002 : Step(317): len = 202193, overlap = 45.25
PHY-3002 : Step(318): len = 202280, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.76022e-05
PHY-3002 : Step(319): len = 203249, overlap = 45.5
PHY-3002 : Step(320): len = 203600, overlap = 45.625
PHY-3002 : Step(321): len = 204854, overlap = 45.875
PHY-3002 : Step(322): len = 206347, overlap = 41.75
PHY-3002 : Step(323): len = 204904, overlap = 44.375
PHY-3002 : Step(324): len = 203443, overlap = 42.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.74174e-05
PHY-3002 : Step(325): len = 205535, overlap = 42
PHY-3002 : Step(326): len = 205796, overlap = 41.75
PHY-3002 : Step(327): len = 206793, overlap = 41.875
PHY-3002 : Step(328): len = 206793, overlap = 41.875
PHY-3002 : Step(329): len = 206294, overlap = 41.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000174835
PHY-3002 : Step(330): len = 207378, overlap = 41.5
PHY-3002 : Step(331): len = 207650, overlap = 41.5
PHY-3002 : Step(332): len = 208439, overlap = 38.125
PHY-3002 : Step(333): len = 208166, overlap = 40.5
PHY-3002 : Step(334): len = 208166, overlap = 40.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00034967
PHY-3002 : Step(335): len = 208671, overlap = 33.875
PHY-3002 : Step(336): len = 208671, overlap = 33.875
PHY-3002 : Step(337): len = 208684, overlap = 34
PHY-3002 : Step(338): len = 208684, overlap = 34
PHY-3002 : Step(339): len = 208807, overlap = 34
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000683387
PHY-3002 : Step(340): len = 209286, overlap = 30.75
PHY-3002 : Step(341): len = 209507, overlap = 30.625
PHY-3002 : Step(342): len = 209558, overlap = 30.75
PHY-3002 : Step(343): len = 209357, overlap = 31
PHY-3002 : Step(344): len = 209357, overlap = 31
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00132375
PHY-3002 : Step(345): len = 209518, overlap = 31
PHY-3002 : Step(346): len = 209725, overlap = 30.875
PHY-3002 : Step(347): len = 209725, overlap = 30.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0026475
PHY-3002 : Step(348): len = 209741, overlap = 30.875
PHY-3002 : Step(349): len = 209741, overlap = 30.875
PHY-3001 : End global placement;  0.516429s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (30.3%)

PHY-3001 : Before Legalized: Len = 209741
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 3272, tot_disp.: 6858, max_disp.: 40
PHY-3001 : solverIter: 16, overflow: 0, tot_disp.: 11662, max_disp.: 40
PHY-3001 : solverIter: 13, overflow: 0, tot_disp.: 12045, max_disp.: 40
PHY-3001 : shifting: tot_disp.: 11669, max_disp.: 40
PHY-3001 : swapping: tot_disp.: 11625, max_disp.: 40
PHY-3001 : shifting: tot_disp.: 11611, max_disp.: 40
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                Name                                 
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    1     |   x9y67z7 to x4y67z7   |       40        |        5        |                 u_eth/u_eth_tx/gmii_tx_en_reg_syn_3                 
RUN-1001 :     2    |     N     |    1     |  x34y83z4 to x35y85z0  |       20        |        3        |                u_eth/u_eth_tx/iudp_head_reg_syn_163                 
RUN-1001 :     3    |     N     |    1     |  x30y66z4 to x32y66z7  |       19        |        2        |        debug_hub_top/U_0_register/stat_sel_shift_reg_syn_42         
RUN-1001 :     4    |     N     |    1     |  x34y83z5 to x35y84z7  |       18        |        2        |                u_eth/u_eth_tx/iudp_head_reg_syn_172                 
RUN-1001 :     5    |     N     |    1     |  x34y83z2 to x36y83z0  |       18        |        2        |                u_eth/u_eth_tx/iudp_head_reg_syn_178                 
RUN-1001 :     6    |     N     |    1     |  x33y55z0 to x31y54z6  |       18        |        3        |  debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_156  
RUN-1001 :     7    |     N     |    1     |  x30y65z7 to x32y65z5  |       18        |        2        |         debug_hub_top/U_0_register/stat_sel_cnt_reg_syn_26          
RUN-1001 :     8    |     N     |    1     |  x30y81z2 to x28y81z0  |       18        |        2        |                u_eth/u_eth_rx/icmp_rx_seq_reg_syn_63                
RUN-1001 :     9    |     N     |    1     |  x30y62z0 to x28y61z6  |       18        |        3        |             debug_hub_top/slave_0_rst_sync2_reg_syn_12              
RUN-1001 :    10    |     N     |    1     |  x25y74z1 to x26y72z7  |       18        |        3        |              u_eth/u_crc32_d8_rx/crc_data_reg_syn_142               
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : End legalization;  0.155605s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (20.1%)

PHY-3001 : After Legalized: Len = 239726, Over = 0
PHY-3001 : Trial Legalized: Len = 239726
PHY-3001 : placement step: 3.
PHY-3001 : Found 0 cells with 0 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 187/3084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288848, over cnt = 363(0%), over = 645, worst = 6
PHY-1002 : len = 294304, over cnt = 179(0%), over = 272, worst = 5
PHY-1002 : len = 298368, over cnt = 73(0%), over = 114, worst = 4
PHY-1002 : len = 299952, over cnt = 11(0%), over = 19, worst = 4
PHY-1002 : len = 300272, over cnt = 6(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  0.517439s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (24.2%)

PHY-1001 : Congestion index: top1 = 41.05, top5 = 21.33, top10 = 11.34, top15 = 7.56.
PHY-3001 : End congestion estimation;  0.959581s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (29.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.282072s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (11.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.59706e-05
PHY-3002 : Step(350): len = 232812, overlap = 0.875
PHY-3002 : Step(351): len = 220313, overlap = 6.875
PHY-3002 : Step(352): len = 216124, overlap = 15.75
PHY-3002 : Step(353): len = 212606, overlap = 19.875
PHY-3002 : Step(354): len = 210720, overlap = 19.875
PHY-3002 : Step(355): len = 209615, overlap = 20.625
PHY-3002 : Step(356): len = 208673, overlap = 21.75
PHY-3002 : Step(357): len = 207550, overlap = 21.625
PHY-3002 : Step(358): len = 207046, overlap = 21.25
PHY-3002 : Step(359): len = 206107, overlap = 21.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000171941
PHY-3002 : Step(360): len = 206218, overlap = 21
PHY-3002 : Step(361): len = 206219, overlap = 20.5
PHY-3002 : Step(362): len = 206129, overlap = 20.75
PHY-3002 : Step(363): len = 206129, overlap = 20.75
PHY-3002 : Step(364): len = 205755, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000343882
PHY-3002 : Step(365): len = 206042, overlap = 20.25
PHY-3002 : Step(366): len = 206042, overlap = 20.25
PHY-3002 : Step(367): len = 205962, overlap = 20.375
PHY-3002 : Step(368): len = 205962, overlap = 20.375
PHY-3002 : Step(369): len = 205913, overlap = 20.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000687765
PHY-3002 : Step(370): len = 206061, overlap = 20.25
PHY-3002 : Step(371): len = 206061, overlap = 20.25
PHY-3002 : Step(372): len = 206042, overlap = 20.375
PHY-3001 : End global placement;  0.287320s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (38.1%)

PHY-3001 : Before Legalized: Len = 206042
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 2959, tot_disp.: 5635, max_disp.: 24
PHY-3001 : solverIter: 31, overflow: 0, tot_disp.: 10618, max_disp.: 24
PHY-3001 : solverIter: 23, overflow: 0, tot_disp.: 10572, max_disp.: 24
PHY-3001 : shifting: tot_disp.: 10495, max_disp.: 24
PHY-3001 : swapping: tot_disp.: 10461, max_disp.: 24
PHY-3001 : shifting: tot_disp.: 10456, max_disp.: 24
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                Name                                 
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    1     |   x7y68z1 to x4y68z1   |       24        |        3        |                 u_eth/u_eth_tx/gmii_tx_en_reg_syn_3                 
RUN-1001 :     2    |     N     |    1     |  x30y82z3 to x28y81z6  |       21        |        3        |                u_eth/u_eth_rx/icmp_rx_id_reg_syn_57                 
RUN-1001 :     3    |     N     |    1     |  x37y78z2 to x36y79z7  |       21        |        2        |                u_eth/u_eth_tx/des_mac_r_reg_syn_202                 
RUN-1001 :     4    |     N     |    1     |  x29y52z3 to x27y52z6  |       19        |        2        |  debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_100  
RUN-1001 :     5    |     N     |    1     |  x46y87z7 to x47y86z4  |       19        |        2        |             u_eth/u_eth_tx/iudp_tx_data_req_reg_syn_90              
RUN-1001 :     6    |     N     |    1     |  x30y82z4 to x28y82z7  |       19        |        2        |                u_eth/u_eth_rx/icmp_rx_seq_reg_syn_57                
RUN-1001 :     7    |     N     |    1     |  x33y54z7 to x32y56z2  |       19        |        3        |  debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg_syn_159  
RUN-1001 :     8    |     N     |    1     |  x29y52z3 to x27y52z0  |       19        |        2        |  debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg_syn_97   
RUN-1001 :     9    |     N     |    29    |  x46y64z2 to x48y64z4  |       18        |        2        |               u_eth/u_eth_tx/ip_head_check[3]_syn_206               
RUN-1001 :    10    |     N     |    1     |  x26y86z7 to x28y87z1  |       18        |        3        |            u_eth/u_eth_rx/reply_checksum_add_reg_syn_124            
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : End legalization;  0.153787s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (40.6%)

PHY-3001 : After Legalized: Len = 232564, Over = 0
PHY-3001 : Legalized: Len = 232564, Over = 0
PHY-3001 : Design contains 56 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 12, usage_cnt: 2, movable_cnt: 11
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 364 overflows spread with total dist 3020 and max dist 68.
PHY-3001 : total displace: 34443, max displace: 67.
PHY-3001 : End spreading;  0.143423s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.9%)

PHY-3001 : Final: Len = 237906, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 750/3071.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290768, over cnt = 314(0%), over = 541, worst = 7
PHY-1002 : len = 294800, over cnt = 200(0%), over = 295, worst = 5
PHY-1002 : len = 299584, over cnt = 66(0%), over = 87, worst = 3
PHY-1002 : len = 301120, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 301184, over cnt = 8(0%), over = 10, worst = 2
PHY-1001 : End global iterations;  0.490164s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (12.8%)

PHY-1001 : Congestion index: top1 = 40.82, top5 = 21.68, top10 = 11.46, top15 = 7.64.
PHY-1001 : End incremental global routing;  0.971271s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (11.3%)

OPT-1001 : Update timing in global mode
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Global Routing.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.325181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.8%)

OPT-1001 : Start: WNS 334 TNS 0 NUM_FEPS 0
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : 0 high-fanout net processed.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : Skip merging over-dups since 0 high-fanout net was processed.
OPT-1001 : End high-fanout net optimization;  1.373399s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (11.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.300777s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.4%)

OPT-1001 : Current memory(MB): used = 1668, reserved = 1723, peak = 1668.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 3071/3071.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 301184, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 301184, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 301184, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 301184, over cnt = 8(0%), over = 10, worst = 2
PHY-1001 : End global iterations;  0.187772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 40.82, top5 = 21.68, top10 = 11.46, top15 = 7.64.
OPT-1001 : End congestion update;  0.689086s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (4.5%)

OPT-0007 : Start: WNS 279 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 295 TNS 0 NUM_FEPS 0 with 25 cells processed and 1690 slack improved
OPT-0007 : Iter 2: improved WNS 295 TNS 0 NUM_FEPS 0 with 4 cells processed and 251 slack improved
OPT-0007 : Iter 3: improved WNS 295 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio 0.97
OPT-1001 : End path based optimization;  0.983431s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (7.9%)

OPT-1001 : Current memory(MB): used = 1668, reserved = 1723, peak = 1668.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 295 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 421 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.308476s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (5.1%)

OPT-1001 : Successfully optimized 56 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.359414s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (65.2%)

OPT-1001 : End pin optimization;  1.128267s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (26.3%)

OPT-1001 : Current memory(MB): used = 1668, reserved = 1723, peak = 1668.
OPT-1001 : Start beeline optimization...
OPT-1001 : Start: WNS 295 TNS 0 NUM_FEPS 0
PHY-1001 : Beeline DP, 244 out of 840 (29.05)%; hop = 364.
PHY-1001 : Beeline DP, 95 out of 623 (15.25)%; hop = 140.
PHY-1001 : Beeline DP, 63 out of 597 (10.55)%; hop = 88.
PHY-1001 : Beeline DP, 47 out of 584 (8.05)%; hop = 66.
PHY-1001 : Beeline DP, 41 out of 586 (7.00)%; hop = 60.
PHY-1001 : Beeline optimization intraPLB, 197 1-hop(44.77%), 152 2-hop(34.55%), 34 3-hop( 7.73%), 57 others (12.95%)
PHY-1001 :  1.135164s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.1%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 282, 2-hop 520, 3-hop 337, 4-hop 96, other 275 
OPT-1001 : End beeline optimization;  1.379325s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (100.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402432s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (104.8%)

OPT-0007 : End flow postpack: WNS 293 TNS 0 NUM_FEPS 0
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 2145/2806.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 300832, over cnt = 162(0%), over = 241, worst = 6
PHY-1002 : len = 300832, over cnt = 162(0%), over = 241, worst = 6
PHY-1002 : len = 300832, over cnt = 162(0%), over = 241, worst = 6
PHY-1002 : len = 300832, over cnt = 162(0%), over = 241, worst = 6
PHY-1001 : End global iterations;  0.276045s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (107.5%)

PHY-1001 : Congestion index: top1 = 41.34, top5 = 21.75, top10 = 11.46, top15 = 7.64.
RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 293 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.854962
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 293ps with logic level 1 
RUN-1001 :       #2 path slack 293ps with logic level 1 
RUN-1001 :       #3 path slack 295ps with logic level 1 
RUN-1001 :       #4 path slack 298ps with logic level 1 
RUN-1001 :       #5 path slack 298ps with logic level 1 
RUN-1001 :       #6 path slack 304ps with logic level 1 
RUN-1001 :       #7 path slack 304ps with logic level 1 
RUN-1001 :       #8 path slack 305ps with logic level 1 
RUN-1001 :       #9 path slack 384ps with logic level 1 
RUN-1001 :       #10 path slack 384ps with logic level 1 
OPT-1001 : End physical optimization;  6.447710s wall, 3.203125s user + 0.015625s system = 3.218750s CPU (49.9%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     134     
RUN-1001 :   Yes  |  No   |  Yes  |     639     
RUN-1001 :   Yes  |  Yes  |  No   |     982     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    3    |  96   |     34     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 150
PHY-3001 : Total gp iteration time:   4.992598s wall, 13.312500s user + 0.484375s system = 13.796875s CPU (276.3%)

PHY-1001 : Populate physical database on model eth_top.
RUN-1002 : start command "report_qor -step place -file place.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17230, tnet num: 4819, tinst num: 2105, tnode num: 22468, tedge num: 28683.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1001 : Generating global routing grids ...
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |          293                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     FMAX                  |    10.029MHz                |
|     WNS path clock period |     100000ps                |
|     Hold WNS              |          -55                |
|     Hold TNS              |         -110                |
|     Num of violated H-EP  |            2                |
-----------------------------------------------------------
| Wire length               |       241069                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |         2083                |
|     slices percentage     |        3.24%                |
|     #RAMs                 |            2                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |            0                |
-----------------------------------------------------------
| Congestion                |                             |
|     Top 1% tile util      |           33                |
|     Top 1% tile avg util  |       40.63%                |
|     Over 100% util #tile  |            0                |
-----------------------------------------------------------
Report place stage QoR done.

RUN-1003 : finish command "report_qor -step place -file place.qor" in  2.570070s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (20.7%)

RUN-1004 : used memory is 1703 MB, reserved memory is 1758 MB, peak memory is 1703 MB
RUN-1002 : start command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17230, tnet num: 4819, tinst num: 2105, tnode num: 22468, tedge num: 28683.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS 293 TNS 0 NUM_FEPS 0
RUN-1001 : Critial Path Info
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Path  |  Slack  |  ClockSkew  |  ClockPeriod  |  LogicLevel(AvgPerLevelDelay)  |  PathDelay  |  Logic_Delay Percent%  |  Largest CellDelay  |  Largest NetDelay  |    Startcell    |     Endcell     |  Key_Net Num  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |   293   |      0      |     8000      |            1 (8293)            |     323     |           0            |          0          |        323         |  SLICE [32,57]  |  SLICE [32,53]  |       1       
RUN-1001 :    2    |   293   |      0      |     8000      |            1 (8293)            |     323     |           0            |          0          |        323         |  SLICE [32,57]  |  SLICE [32,53]  |       1       
RUN-1001 :    3    |   295   |      0      |    100000     |           1 (100295)           |     327     |           0            |          0          |        327         |  SLICE [28,51]  |  SLICE [32,51]  |       1       
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 : Chip size (1312, 2560) with 160 row and 82 column
RUN-1001 : Key Net Info
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   #Fanout  |  Slack  |  Delay  |  DRLen(#global_seg/#local_seg)  |  ManhattanLen  |       Bbox        |  DriverMovable  |  LoadMovable  |                             Net                             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |   293   |   323   |             0 (0/0)             |       4        |  [32,53] [32,57]  |       yes       |      yes      |  debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[12]  
RUN-1001 :      1     |   293   |   323   |             0 (0/0)             |       4        |  [32,53] [32,57]  |       yes       |      yes      |  debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[13]  
RUN-1001 :      1     |   295   |   327   |             0 (0/0)             |       4        |  [28,51] [32,51]  |       yes       |      yes      |  debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[11]  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-0008 : Extended Paths Information
RUN-0008 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-0008 :   Characteristics   |  WorstPath to SP        |  Current Path                                          |  WorstPath from EP
RUN-0008 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-0008 :   REQUIREMENT       |  100.000                |  1.000                                                 |  8.000
RUN-0008 :   PATH_DELAY        |  1.712                  |  0.639                                                 |  0.542
RUN-0008 :   LOGIC_DELAY       |  0.708(41%)             |  0.316(49%)                                            |  0.316(58%)
RUN-0008 :   NET_DELAY         |  1.004(59%)             |  0.323(51%)                                            |  0.226(42%)
RUN-0008 :   CLOCK_SKEW        |  0.000                  |  0.000                                                 |  0.000
RUN-0008 :   SLACK             |  98.220                 |  0.293                                                 |  7.390
RUN-0008 :   MAX_FANOUT        |  49                     |  1                                                     |  1
RUN-0008 :   LOGIC_LEVEL       |  2                      |  0                                                     |  0
RUN-0008 :   LOGIC_PATH        |  LUT6 LUT2              |                                                        |  
RUN-0008 :   STARTPOINT_CLOCK  |  config_inst.cwc_tck_o  |  config_inst.cwc_tck_o                                 |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
RUN-0008 :   ENDPOINT_CLOCK    |  config_inst.cwc_tck_o  |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]  |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc[1]
RUN-0008 :   STARTPOINT_PIN    |  .oqa                   |  .oqb                                                  |  .oqb
RUN-0008 :   ENDPOINT_PIN      |  .cea                   |  .ima                                                  |  .imb
RUN-0008 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path" in  1.453828s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (9.7%)

RUN-1004 : used memory is 1703 MB, reserved memory is 1758 MB, peak memory is 1703 MB
RUN-1001 : Restore to logic level mode: 1
OPT-1001 : QoR tracer report on placement steps:
     WNS [   incr ]     TNS [   incr ]    FEPS [   incr ]      CELL [     incr ]        WL [     incr ]    CONG [   incr ]    PDES [   incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3815 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1411 [        0 ] : preplace:simplify_lut
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3815 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1411 [        0 ] : preplace:sweep
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3815 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1411 [        0 ] : preplace:lut_merge
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3815 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1411 [        0 ] : preplace:hfn_opt
     371 [    371 ]       0 [      0 ]       0 [      0 ]      3816 [        1 ]    195179 [   195179 ]   53.23 [  53.23 ]       0 [      0 ]       7 [      7 ]      1614 [      203 ] : init_place
     469 [     98 ]       0 [      0 ]       0 [      0 ]      3855 [       39 ]    204482 [     9303 ]   42.24 [ -10.99 ]       0 [      0 ]      11 [      4 ]      1628 [       14 ] : prepack:hfn_opt
     469 [      0 ]       0 [      0 ]       0 [      0 ]      3855 [        0 ]    204482 [        0 ]   39.98 [  -2.25 ]       0 [      0 ]      12 [      1 ]      1628 [        0 ] : prepack:global_opt
     469 [      0 ]       0 [      0 ]       0 [      0 ]      3855 [        0 ]    204482 [        0 ]   39.98 [   0.00 ]       0 [      0 ]      12 [      0 ]      1628 [        0 ] : prepack:remap_opt
     300 [   -169 ]       0 [      0 ]       0 [      0 ]      2106 [    -1749 ]    211827 [     7345 ]   39.98 [   0.00 ]       0 [      0 ]      13 [      1 ]      1631 [        3 ] : pack
     288 [    -12 ]       0 [      0 ]       0 [      0 ]      2106 [        0 ]    231919 [    20092 ]   40.55 [   0.56 ]       0 [      0 ]      18 [      5 ]      1668 [       37 ] : post_pack_place
     279 [     -9 ]       0 [      0 ]       0 [      0 ]      2106 [        0 ]    237261 [     5342 ]   40.55 [   0.00 ]       0 [      0 ]      18 [      0 ]      1668 [        0 ] : post_pack_spreading
     279 [      0 ]       0 [      0 ]       0 [      0 ]      2106 [        0 ]    237261 [        0 ]   40.40 [  -0.15 ]       0 [      0 ]      20 [      2 ]      1668 [        0 ] : postpack:hfn_opt
     295 [     16 ]       0 [      0 ]       0 [      0 ]      2106 [        0 ]    237187 [      -74 ]   40.40 [   0.00 ]       0 [      0 ]      21 [      1 ]      1668 [        0 ] : postpack:path_opt
     295 [      0 ]       0 [      0 ]       0 [      0 ]      2106 [        0 ]    237187 [        0 ]   40.40 [   0.00 ]       0 [      0 ]      22 [      1 ]      1668 [        0 ] : postpack:pin_opt
     293 [     -2 ]       0 [      0 ]       0 [      0 ]      2106 [        0 ]    241069 [     3882 ]   40.40 [   0.00 ]       0 [      0 ]      24 [      2 ]      1701 [       33 ] : postpack:beeline_opt

RUN-1003 : finish command "place" in  29.435325s wall, 21.953125s user + 0.609375s system = 22.562500s CPU (76.7%)

RUN-1004 : used memory is 1703 MB, reserved memory is 1758 MB, peak memory is 1703 MB
RUN-1002 : start command "update_timing -mode manhattan"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17230, tnet num: 4819, tinst num: 2105, tnode num: 22468, tedge num: 28683.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 4819 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode manhattan" in  1.208276s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (14.2%)

RUN-1004 : used memory is 1703 MB, reserved memory is 1758 MB, peak memory is 1703 MB
RUN-1002 : start command "report_timing_summary -file eth_test_place.timing"
RUN-1002 : start command "report_area -io_info -file eth_test_phy.area"
SYN-4034 : The count of slices with lut is 1051.
SYN-4035 : The count of slices with lut+ripple is 692.
RUN-1001 : standard
***Report Model: eth_top Device: PH1A90SBG484***

Design Statistics
#IO                        13
  #input                    7
  #output                   6
  #inout                    0
#lut6                    1743   out of  64320    2.71%
#reg                     1760
  #slice reg             1755   out of 128640    1.36%
  #pad reg                  5

Utilization Statistics
#slice                   2083   out of  64320    3.24%
  #used ram                 0
    #dram lut               0
    #shifter lut            0
  #used logic            2083
    #with luts           1051
    #with adder           692
    #reg only             340
#f7mux                      0   out of  32160    0.00%
#f8mux                      0   out of  16080    0.00%
#dsp                        0   out of    240    0.00%
#eram                       2   out of    272    0.74%
  #eram20k                  2
  #fifo20k                  0
#pad                       13   out of    260    5.00%
#pll                        1   out of     12    8.33%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      2    0.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    IOType    DriveStrength    PullType    PackReg  
  rgmii_rx_ctl      INPUT        K17        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
   rgmii_rxc        INPUT        H20        LVCMOS33      HRIO          N/A          PULLUP      NONE    
  rgmii_rxd[3]      INPUT        G22        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
  rgmii_rxd[2]      INPUT        H22        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
  rgmii_rxd[1]      INPUT        E22        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
  rgmii_rxd[0]      INPUT        E21        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
     rst_n          INPUT         K4         SSTL15       HPIO          N/A          PULLUP      NONE    
  rgmii_tx_ctl     OUTPUT        G21        LVCMOS33      HRIO           8            NONE       DDRX1   
   rgmii_txc       OUTPUT        L19        LVCMOS33      HRIO           8            NONE       NONE    
  rgmii_txd[3]     OUTPUT        J20        LVCMOS33      HRIO           8            NONE       DDRX1   
  rgmii_txd[2]     OUTPUT        J22        LVCMOS33      HRIO           8            NONE       DDRX1   
  rgmii_txd[1]     OUTPUT        J21        LVCMOS33      HRIO           8            NONE       DDRX1   
  rgmii_txd[0]     OUTPUT        F21        LVCMOS33      HRIO           8            NONE       DDRX1   

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                        |Module                   |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                             |eth_top                  |1051      |692     |1760    |2       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  u_eth                                         |eth                      |974       |647     |1332    |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_ILA2                                      |ILA2                     |120       |63      |217     |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      ChipWatcher_aa8a906c90d0_Inst             |ChipWatcher_aa8a906c90d0 |120       |63      |217     |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wrapper_cwc_top                         |top_cwc_hub              |120       |63      |217     |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          U_cwc                                 |anlogic01_cwc            |118       |63      |198     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            U_cwc_bus_top                       |anlogic02_cwc_bus_top    |0         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|              CWC_BUS_DETECTOR[0]$U_cwc_....    |anlogic03_cwc_bus_det    |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|              CWC_BUS_DETECTOR[1]$U_cwc_....    |anlogic03_cwc_bus_det    |0         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            U_emb_ctrl                          |anlogic04_cwc_emb_ctrl   |34        |32      |50      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          U_cwc_ram                             |anlogic05_cwc_ram        |0         |0       |0       |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          pipe_watch                            |anlogic06_pipe           |0         |0       |15      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_crc32_d8_rx                               |crc32_d8                 |20        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_crc32_d8_tx                               |crc32_d8                 |21        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_eth_ctrl                                  |eth_ctrl                 |13        |0       |72      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_eth_rx                                    |eth_rx                   |233       |120     |533     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_eth_tx                                    |eth_tx                   |523       |464     |381     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_icmp_fifo                                 |Icmp_fifo                |44        |0       |65      |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      ram_inst                                  |ram_infer_Icmp_fifo      |0         |0       |0       |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_rgmii_to_gmii                               |rgmii_to_gmii            |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|    u_rgmii_rx                                  |rgmii_rx                 |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|      u_rx_pll                                  |rx_pll                   |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  debug_hub_top                                 |top_debug_hub            |74        |0       |408     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_0_handshake_sync_ctrl                     |                         |8         |0       |103     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_handshake_sync                          |                         |2         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_0_handshake_sync_stat                     |                         |4         |0       |61      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_handshake_sync                          |                         |2         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_0_register                                |                         |52        |0       |180     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_jtdo_sel_mux                              |                         |1         |0       |0       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_tap                                       |                         |8         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db eth_test_place.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step route"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :       effort      |   normal   |      normal      |        
RUN-1001 :      fix_hold     |    off     |       off        |        
RUN-1001 :   post_route_opt  |    auto    |       auto       |        
RUN-1001 :       timing      |   normal   |      normal      |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/UserApp/TD_6.0.2/license/Anlogic.lic
PHY-1001 : Populate physical database on model eth_top.
RUN-1001 : Dedicate pll clock connection statistics:
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 1 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                 Leading Clock                  |                     Special Sink                     
RUN-1001 : -----------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out  |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.fbclk  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out;
PHY-1001 : u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5;
PHY-1001 : cwc_jtck;
PHY-1001 : Internal bound Intnl_0_0_39_40 is being created.
PHY-1001 : Internal bound Intnl_39_0_43_40 is being created.
PHY-1001 : Internal bound Intnl_0_40_39_40 is being created.
PHY-1001 : Internal bound Intnl_39_40_43_40 is being created.
PHY-1001 : Internal bound Intnl_0_80_39_40 is being created.
PHY-1001 : Internal bound Intnl_39_80_33_40 is being created.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                  Leading Clock                                  |       Type        |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  (infered sclk)   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1  |            33            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                 Leading Clock                  |       Type        |                                     Buffer                                      |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out  |  (infered sclk)   |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                  Leading Clock                                  |       Type        |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  (infered sclk)   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1  |           445            
RUN-1001 :    2    |                                    cwc_jtck                                     |  (infered sclk)   |                                     config_inst_syn_1_auto_created_sclk_s_1_l_bk2                                      |           153            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                  Leading Clock                                  |       Type        |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  (infered sclk)   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1  |           151            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                  Leading Clock                                  |       Type        |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  (infered sclk)   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1  |           171            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                  Leading Clock                                  |       Type        |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  (infered sclk)   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1  |            75            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model eth_top.
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2145 instances
RUN-1001 : 0 mslices, 2083 lslices, 13 pads(hr:12 hp:1), 2 brams, 0 dsps
RUN-1001 : There are total 4857 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3559 nets have 2 pins
RUN-1001 : 880 nets have [3 - 5] pins
RUN-1001 : 229 nets have [6 - 10] pins
RUN-1001 : 101 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17244, tnet num: 4826, tinst num: 2142, tnode num: 22482, tedge num: 28697.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 0 mslices, 2083 lslices, 13 pads(hr:12 hp:1), 2 brams, 0 dsps
TMR-2504 : Update delay of 4826 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 286240, over cnt = 318(0%), over = 568, worst = 6
PHY-1002 : len = 291424, over cnt = 162(0%), over = 257, worst = 6
PHY-1002 : len = 295440, over cnt = 45(0%), over = 66, worst = 4
PHY-1002 : len = 296544, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 296704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.512541s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 39.90, top5 = 21.12, top10 = 11.11, top15 = 7.41.
PHY-1001 : End global routing;  0.961545s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (40.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 1733, reserved = 1788, peak = 1733.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 7.015932s wall, 57.906250s user + 0.312500s system = 58.218750s CPU (829.8%)

PHY-1001 : Generate nets ...
PHY-5019 WARNING: Clock net rgmii_rxc_dup_1 is not driven by clock-capable pad rgmii_rxc_syn_2(H20), will suffer from clock performance degradation.
PHY-1032 : Net u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc_ram/doa_keep[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc_ram/doa_keep[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/U_cwc_ram/doa_keep[0] with 1 non-virtual pins; routing is skipped.
RUN-1001 : Generate nets statistics:
RUN-1001 : ------------------------------
RUN-1001 :         Type        |  Nets   
RUN-1001 : ------------------------------
RUN-1001 :        Route        |  3264   
RUN-1001 :      DontRoute      |  1593   
RUN-1001 :      RouteSinks     |  10954  
RUN-1001 :   RouteEntitySinks  |    0    
RUN-1001 :       Lut2Dff       |    0    
RUN-1001 :       Ram2Dff       |    0    
RUN-1001 :      Carry2Dff      |    0    
RUN-1001 : ------------------------------
RUN-1001 : DR clock net summary:
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :   Net Idx  |                                    Net Name                                     |  Clock Type  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |                                    cwc_jtck                                     |    Normal    
RUN-1001 :      2     |                                cwc_jtck_leading                                 |    Normal    
RUN-1001 :      3     |                                 rgmii_rxc_dup_1                                 |    Normal    
RUN-1001 :      4     |     u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk     |    Normal    
RUN-1001 :      5     |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |    Normal    
RUN-1001 :      6     |                  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_buf                   |    Normal    
RUN-1001 :      7     |                  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out                   |    Normal    
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 : DR clock buffer summary:
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Idx  |                                                          Name                                                          
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1  
RUN-1001 :    2   |                     u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/bufg_feedback_auto_created_sclk_s_0_r_bk1                      
RUN-1001 :    3   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1  
RUN-1001 :    4   |                                     config_inst_syn_1_auto_created_sclk_s_1_l_bk2                                      
RUN-1001 :    5   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1  
RUN-1001 :    6   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1  
RUN-1001 :    7   |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 2705, reserved = 2772, peak = 2705.
PHY-1001 : End build detailed router design. 7.099635s wall, 57.906250s user + 0.312500s system = 58.218750s CPU (820.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 93 nets need to preroute.
PHY-1001 : Current memory(MB): used = 2707, reserved = 2774, peak = 2707.
PHY-1022 : len = 0, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End phase 1; 0.128776s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (473.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90560, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.240563s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (14.5%)

PHY-1001 : Current memory(MB): used = 2821, reserved = 2892, peak = 2821.
PHY-1001 : End phase 2; 3.325526s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (14.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing .....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 491488, over cnt = 1489(0%), over = 1529, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 2822, reserved = 2893, peak = 2822.
PHY-1001 : End initial routed; 1.738300s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (59.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3234(0%) critical/total net(s).
RUN-1001 : -----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : -----------------------------------------
RUN-1001 :   Setup  |   0.001   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.018   |  -0.028   |   2   
RUN-1001 : -----------------------------------------
PHY-1001 : End update timing; 1.565352s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (15.0%)

PHY-1001 : Current memory(MB): used = 2843, reserved = 2915, peak = 2843.
PHY-1001 : End phase 3; 3.303754s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (38.3%)

PHY-1001 : Build lut bridge;  0.236885s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (19.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 35.74(S46.28, N37.79, E37.64, W30.53, I45.93, O33.33)
PHY-1001 : top5  = 19.51(S20.86, N18.25, E18.76, W13.65, I17.49, O15.22)
PHY-1001 : top10 = 10.39(S10.72, N9.37, E9.73, W6.94, I8.74, O7.61)
PHY-1001 : top15 = 6.93(S7.14, N6.25, E6.49, W4.63, I5.83, O5.07)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box  |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |        -         |         -          |        -        |        -         |          -          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 : No detail routing congestion information is output under the current situation.(Congestion Threshed >= 80)
PHY-1001 : End update congestion; 0.866981s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (21.6%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 2 pins with HWNS 0.003ns HTNS 0.000ns FEP 0 took 0.786083 seconds.
PHY-1001 : End hold timing optimize; 0.786083s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (29.8%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : End setup timing optimize; 0.028427s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

PHY-0007 : Phase: 4; Congestion: {35.74, 19.51, 10.39, 6.93}; Timing: {0.001ns, 0.000ns, 0}
PHY-1022 : len = 491568, over cnt = 1486(0%), over = 1525, worst = 3, crit = 0
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 498016, over cnt = 423(0%), over = 424, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.285996s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (37.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 498896, over cnt = 229(0%), over = 229, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.296617s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 499168, over cnt = 154(0%), over = 154, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.307785s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (30.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 502208, over cnt = 43(0%), over = 43, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.253639s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (30.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 502608, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.119671s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 502640, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.118405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 502640, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.120069s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 32.72(S40.56, N34.62, E35.99, W29.54, I45.93, O33.33)
PHY-1001 : top5  = 18.98(S20.20, N17.63, E19.36, W14.34, I17.49, O15.22)
PHY-1001 : top10 = 10.36(S10.50, N9.17, E10.31, W7.47, I8.74, O7.61)
PHY-1001 : top15 = 6.92(S7.00, N6.11, E6.87, W4.98, I5.83, O5.07)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box  |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |        -         |         -          |        -        |        -         |          -          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 : No detail routing congestion information is output under the current situation.(Congestion Threshed >= 80)
PHY-1001 : End update congestion; 0.034896s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 503696, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.149811s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (31.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 503760, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.181072s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (17.3%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 503920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.181533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 32.83(S40.62, N34.69, E35.99, W29.63, I45.93, O33.33)
PHY-1001 : top5  = 19.05(S20.29, N17.71, E19.42, W14.42, I17.49, O15.22)
PHY-1001 : top10 = 10.40(S10.55, N9.21, E10.34, W7.51, I8.74, O7.61)
PHY-1001 : top15 = 6.94(S7.03, N6.14, E6.89, W5.01, I5.83, O5.07)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box  |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |        -         |         -          |        -        |        -         |          -          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 : No detail routing congestion information is output under the current situation.(Congestion Threshed >= 80)
PHY-1001 : End update congestion; 0.033271s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3234(0%) critical/total net(s).
RUN-1001 : -----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : -----------------------------------------
RUN-1001 :   Setup  |   0.035   |   0.000   |   0   
RUN-1001 :   Hold   |   0.003   |   0.000   |   0   
RUN-1001 : -----------------------------------------
PHY-1001 : End update timing; 0.422149s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (14.8%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.022440s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 3036, reserved = 3116, peak = 3036.
PHY-1001 : End phase 4; 6.044539s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (27.1%)

PHY-1003 : Routed, final wirelength = 503920
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                 Assigned Clock                                  |                                   Route Clock                                   |  Marking  |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |           |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1  |            33            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 1 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                 Assigned Clock                 |                  Route Clock                   |  Marking  |                                     Buffer                                      |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out  |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_out  |           |  u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                 Assigned Clock                                  |                                   Route Clock                                   |  Marking  |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |           |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1  |           445            
RUN-1001 :    2    |                                    cwc_jtck                                     |                                    cwc_jtck                                     |           |                                     config_inst_syn_1_auto_created_sclk_s_1_l_bk2                                      |           153            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                 Assigned Clock                                  |                                   Route Clock                                   |  Marking  |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |           |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk1  |           151            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                 Assigned Clock                                  |                                   Route Clock                                   |  Marking  |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |           |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1  |           171            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                                 Assigned Clock                                  |                                   Route Clock                                   |  Marking  |                                                         Buffer                                                         |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_syn_5  |           |  u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1  |            75            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 3036, reserved = 3116, peak = 3036.
PHY-1001 : End export database. 0.058711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  20.966332s wall, 62.015625s user + 0.375000s system = 62.390625s CPU (297.6%)

RUN-1002 : start command "report_qor -step route -file route.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17244, tnet num: 4826, tinst num: 2142, tnode num: 22482, tedge num: 28697.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-1033 : GPLL u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst feeds back externally.
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |           35                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |            3                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Wire length               |       503920                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |         2083                |
|     slices percentage     |        3.24%                |
|     #RAMs                 |            2                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |            0                |
-----------------------------------------------------------
Report route stage QoR done.

RUN-1003 : finish command "report_qor -step route -file route.qor" in  1.557317s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (19.1%)

RUN-1004 : used memory is 2828 MB, reserved memory is 2925 MB, peak memory is 3036 MB
RUN-1002 : start command "report_analysis final -timing -max_path_num 3 -full"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17244, tnet num: 4826, tinst num: 2142, tnode num: 22482, tedge num: 28697.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.002503s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (14.0%)

RUN-1004 : used memory is 2828 MB, reserved memory is 2926 MB, peak memory is 3036 MB
TMR-2504 : Update delay of 4826 nets completely.
TMR-1033 : GPLL u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS 35 TNS 0 NUM_FEPS 0
RUN-1003 : finish command "report_analysis final -timing -max_path_num 3 -full" in  1.597805s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (15.6%)

RUN-1004 : used memory is 2835 MB, reserved memory is 2930 MB, peak memory is 3036 MB
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17244, tnet num: 4826, tinst num: 2142, tnode num: 22482, tedge num: 28697.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2504 : Update delay of 4826 nets completely.
TMR-1033 : GPLL u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  1.558510s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (10.0%)

RUN-1004 : used memory is 2834 MB, reserved memory is 2928 MB, peak memory is 3036 MB
RUN-1002 : start command "report_timing_summary -file final_timing.rpt"
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.016516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
RUN-1001 : End routing design rule check:  0.014053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1003 : finish command "route" in  28.045828s wall, 63.421875s user + 0.390625s system = 63.812500s CPU (227.5%)

RUN-1004 : used memory is 2822 MB, reserved memory is 2916 MB, peak memory is 3036 MB
RUN-1002 : start command "report_area -io_info -file eth_test_phy.area"
SYN-4034 : The count of slices with lut is 1051.
SYN-4035 : The count of slices with lut+ripple is 692.
RUN-1001 : standard
***Report Model: eth_top Device: PH1A90SBG484***

Design Statistics
#IO                        13
  #input                    7
  #output                   6
  #inout                    0
#lut6                    1743   out of  64320    2.71%
#reg                     1760
  #slice reg             1755   out of 128640    1.36%
  #pad reg                  5

Utilization Statistics
#slice                   2083   out of  64320    3.24%
  #used ram                 0
    #dram lut               0
    #shifter lut            0
  #used logic            2083
    #with luts           1051
    #with adder           692
    #reg only             340
#feedthrough              462
#f7mux                      0   out of  32160    0.00%
#f8mux                      0   out of  16080    0.00%
#dsp                        0   out of    240    0.00%
#eram                       2   out of    272    0.74%
  #eram20k                  2
  #fifo20k                  0
#pad                       13   out of    260    5.00%
#pll                        1   out of     12    8.33%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      2    0.00%
#gclk                       3   out of     32    9.38%
#lclk                       0   out of     32    0.00%
#mlclk                      0   out of     16    0.00%
#ioclk                      0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                                                   Type            DriverType         Driver                                                ClockFanout
#1        u_eth/U_ILA2/ChipWatcher_aa8a906c90d0_Inst/wrapper_cwc_top/cwc_trig_clk    InferredGclk    pll                u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc1    5
#2        cwc_jtck_leading                                                           UserGclk        config             config_inst.cwc_tck_o                                 1
#3        u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/clk0_buf                               UserGclk        pll                u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst.clkc0    1


Detailed IO Report

      Name        Direction    Location    IOStandard    IOType    DriveStrength    PullType    PackReg  
  rgmii_rx_ctl      INPUT        K17        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
   rgmii_rxc        INPUT        H20        LVCMOS33      HRIO          N/A          PULLUP      NONE    
  rgmii_rxd[3]      INPUT        G22        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
  rgmii_rxd[2]      INPUT        H22        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
  rgmii_rxd[1]      INPUT        E22        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
  rgmii_rxd[0]      INPUT        E21        LVCMOS33      HRIO          N/A          PULLUP      DDRX1   
     rst_n          INPUT         K4         SSTL15       HPIO          N/A          PULLUP      NONE    
  rgmii_tx_ctl     OUTPUT        G21        LVCMOS33      HRIO           8            NONE       DDRX1   
   rgmii_txc       OUTPUT        L19        LVCMOS33      HRIO           8            NONE       NONE    
  rgmii_txd[3]     OUTPUT        J20        LVCMOS33      HRIO           8            NONE       DDRX1   
  rgmii_txd[2]     OUTPUT        J22        LVCMOS33      HRIO           8            NONE       DDRX1   
  rgmii_txd[1]     OUTPUT        J21        LVCMOS33      HRIO           8            NONE       DDRX1   
  rgmii_txd[0]     OUTPUT        F21        LVCMOS33      HRIO           8            NONE       DDRX1   

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                        |Module                   |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                             |eth_top                  |1051      |692     |1760    |2       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  u_eth                                         |eth                      |974       |647     |1332    |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_ILA2                                      |ILA2                     |120       |63      |217     |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      ChipWatcher_aa8a906c90d0_Inst             |ChipWatcher_aa8a906c90d0 |120       |63      |217     |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wrapper_cwc_top                         |top_cwc_hub              |120       |63      |217     |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          U_cwc                                 |anlogic01_cwc            |118       |63      |198     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            U_cwc_bus_top                       |anlogic02_cwc_bus_top    |0         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|              CWC_BUS_DETECTOR[0]$U_cwc_....    |anlogic03_cwc_bus_det    |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|              CWC_BUS_DETECTOR[1]$U_cwc_....    |anlogic03_cwc_bus_det    |0         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            U_emb_ctrl                          |anlogic04_cwc_emb_ctrl   |34        |32      |50      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          U_cwc_ram                             |anlogic05_cwc_ram        |0         |0       |0       |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          pipe_watch                            |anlogic06_pipe           |0         |0       |15      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_crc32_d8_rx                               |crc32_d8                 |20        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_crc32_d8_tx                               |crc32_d8                 |21        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_eth_ctrl                                  |eth_ctrl                 |13        |0       |72      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_eth_rx                                    |eth_rx                   |233       |120     |533     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_eth_tx                                    |eth_tx                   |523       |464     |381     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_icmp_fifo                                 |Icmp_fifo                |44        |0       |65      |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      ram_inst                                  |ram_infer_Icmp_fifo      |0         |0       |0       |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_rgmii_to_gmii                               |rgmii_to_gmii            |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|    u_rgmii_rx                                  |rgmii_rx                 |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|      u_rx_pll                                  |rx_pll                   |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  debug_hub_top                                 |top_debug_hub            |74        |0       |408     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_0_handshake_sync_ctrl                     |                         |8         |0       |103     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_handshake_sync                          |                         |2         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_0_handshake_sync_stat                     |                         |4         |0       |61      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_handshake_sync                          |                         |2         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_0_register                                |                         |52        |0       |180     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_jtdo_sel_mux                              |                         |1         |0       |0       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_tap                                       |                         |8         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3526  
    #2         2       547   
    #3         3       207   
    #4         4       114   
    #5        5-10     221   
    #6       11-50      94   
  Average     1.88           

RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model eth_top.
TMR-2506 : Timing graph: tpin num: 17244, tnet num: 4826, tinst num: 2142, tnode num: 22482, tedge num: 28697.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.077559s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (13.1%)

RUN-1004 : used memory is 2816 MB, reserved memory is 2909 MB, peak memory is 3036 MB
TMR-2504 : Update delay of 4826 nets completely.
TMR-1033 : GPLL u_rgmii_to_gmii/u_rgmii_rx/u_rx_pll/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 18 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  1.749086s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (14.3%)

RUN-1004 : used memory is 2816 MB, reserved memory is 2909 MB, peak memory is 3036 MB
RUN-1002 : start command "report_timing_status -file eth_test_phy.ts"
RUN-1002 : start command "report_timing_summary -file eth_test_pr.timing"
RUN-1002 : start command "report_timing_exception -file eth_test_exception.timing"
RUN-1002 : start command "export_db eth_test_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step bitgen"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Bitgen Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :      Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :         bin         |    off     |       off        |        
RUN-1001 :     bin_compress    |    off     |       off        |        
RUN-1001 :       compress      |    off     |       off        |        
RUN-1001 :       gen_mask      |    off     |       off        |        
RUN-1001 :        header       |            |                  |        
RUN-1001 :          id         |            |                  |        
RUN-1001 :      time_info      |     on     |        on        |        
RUN-1001 :   unused_io_status  |   pullup   |      pullup      |        
RUN-1001 :       version       |    0x00    |       0x00       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "bitgen -bit eth_test.bit"
RUN-1002 : start command "export_bid eth_test_inst.bid"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 11 pll_pd instances.
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2153
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4857, pip num: 35406
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 462
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 0 valid insts, and 120160 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000011001010001000000111000
BIT-1004 : Generate file eth_test.bit.
RUN-1003 : finish command "bitgen -bit eth_test.bit" in  8.394297s wall, 41.531250s user + 0.140625s system = 41.671875s CPU (496.4%)

RUN-1004 : used memory is 2820 MB, reserved memory is 2907 MB, peak memory is 3036 MB
RUN-1002 : start command "setup_debugger"
KIT-1004 : Generate chipwatcher configuration file: cw/compiled.cwc
KIT-1004 : Generate chipwatcher bit file: cw/compiled.bit
RUN-1002 : start command "export_bitgen_param -file .bitgen_param.f"
RUN-1002 : start command "export_flow_status -s opt_place -e bitgen"
RUN-1002 : start command "flow_status -file flow.status -append_files gate.qor place.qor route.qor"
Location         : D:\Desktop\anlogic\verimaker\ETHERENT_NEW\prj\eth_test_Runs\phy_1
Running with     : Tang Dynasty v6.0.122666
                   Copyright (c) 2012-2024 Anlogic Inc.
Top Model        : eth_top
Device           : PH1A90SBG484
Speed            : 2

Timing Mode      : final
Setup            : WNS    35ps  TNS        0ps  NUM_FEPS     0
Hold             : WNS     3ps  TNS        0ps  NUM_FEPS     0

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time(s)  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |    29(40%)     |    21(16%)    |       1703        |       1703        
RUN-1001 :       route      |    1     |    28(39%)     |    63(50%)    |       2822        |       3036        
RUN-1001 :      bitgen      |    1     |     8(11%)     |    41(32%)    |       2820        |       3036        
RUN-1001 :   import_device  |    1     |     6(8%)      |     1(0%)     |       1329        |       1361        
RUN-1001 :     import_db    |    2     |     0(0%)      |     0(0%)     |       1389        |       1411        
RUN-1001 :       pack       |    1     |     0(0%)      |     0(0%)     |       1389        |       1411        
RUN-1001 :     read_sdc     |    1     |     0(0%)      |     0(0%)     |       1388        |       1411        
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    8     |       71       |      126      |       2822        |       3036        
RUN-1001 : -----------------------------------------------------------------------------------------------------
