C:/Users/myyerrol/Workspaces/learning-verilog/state/srcv/state.v {1 {vlog -work work -vopt -stats=none C:/Users/myyerrol/Workspaces/learning-verilog/state/srcv/state.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module state

Top level modules:
	state

} {} {}} C:/Users/myyerrol/Workspaces/learning-verilog/state/rtl/state.v {1 {vlog -work work -vopt -stats=none C:/Users/myyerrol/Workspaces/learning-verilog/state/rtl/state.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module state

Top level modules:
	state

} {} {}} C:/Users/myyerrol/Workspaces/learning-verilog/state/sim/state_tb.v {1 {vlog -work work -vopt -stats=none C:/Users/myyerrol/Workspaces/learning-verilog/state/sim/state_tb.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module state_tb

Top level modules:
	state_tb

} {} {}} C:/Users/myyerrol/Workspaces/learning-verilog/state/srcv/state_tb.v {1 {vlog -work work -vopt -stats=none C:/Users/myyerrol/Workspaces/learning-verilog/state/srcv/state_tb.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module state_tb

Top level modules:
	state_tb

} {} {}}
