<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'correlator/phaseClass_V' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="correlator" solutionName="solution1" date="2019-03-09T14:22:39.531-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="correlator" solutionName="solution1" date="2019-03-09T14:22:39.510-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from correlator.cpp:1:&#xA;correlator.cpp:206:8: warning: enumeration values 'ST_CORRELATEl' and 'ST_SEND' not handled in switch [-Wswitch]&#xA;switch(currentState) {&#xA;       ^&#xA;1 warning generated." projectName="correlator" solutionName="solution1" date="2019-03-09T14:22:34.804-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] correlator.cpp:251:3: warning: '/*' within block comment [-Wcomment]&#xA;                /*correlateData0: for(int a =windowSize-1;a>=0;a--){&#xA;                ^&#xA;1 warning generated." projectName="correlator" solutionName="solution1" date="2019-03-09T14:22:20.083-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
