# VLSI-Design-Digital-System
This is a VLSI designing Project. This Project is created using Cadence Virtuoso software. 


It Includes Basic Logic Gates to simple ALU design.

Logic Gates like AND,OR,NAND,NOR XOR. Also used this Logic Gates to design Inverter, Transmission Gate, 1-Bit Add/Subtract, 4-Bit Adder, Multipler, Divider, D-FlipFlop, 2:1, 8:1 Multiplexer.

Check PDF for more details. There is screenshots of all circuit's Schematic, Symbol, testbench, Simulation, Layout, Postlayout-simulation, DRC, LVS and calulations. 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

***D-FlipFlop***
Schematic
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/D_FlipFlop/D_FlipFlop_SCH.jpg)
***D-FlipFlop*** TestBench
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/D_FlipFlop/D_FlipFlop_TestBench.jpg)
***D-FlipFlop*** Layout
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/D_FlipFlop/D_FlipFlop_Layout.jpg)

***8:1 MUX***
Schematic
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/8_1MUX/8to1_MUX_SCH.jpg)
***8:1 MUX*** TestBench
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/8_1MUX/8to1_MUX_Testbench.jpg)
***8:1 MUX*** Layout
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/8_1MUX/8to1MUX_Layout.jpg)


***4-Bit Adder***
Schematic
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4Bit_Adder/4Bit_Adder_SCH.jpg)
***4-Bit Adder*** TestBench
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4Bit_Adder/4Bit_Adder_Testbench.jpg)
***4-Bit Adder*** Layout
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4Bit_Adder/4Bit_adder_Layout.jpg)

***4-Bit Multipler***
Schematic
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4bit_Multipler/4Bit_Multiplier_Sch%202.jpg)
***4-Bit Multipler*** TestBench
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4bit_Multipler/4Bit_Multipiler_Testbench.jpg)
***4-Bit Multipler*** Layout
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4bit_Multipler/4Bit_Multiplier_Layout.jpg)
***4-Bit Multipler*** Waveform
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4bit_Multipler/4Bit%20Multiplier%20Graph.jpg)

***4-Bit Divider***
Schematic
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4bit%20_Divider/4Bit_Divider_SCH.jpg)
***4-Bit Divider*** TestBench
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4bit%20_Divider/4Bit_Divider_TestBench.jpg)
***4-Bit Divider*** Layout
![](https://github.com/mihir8181/VLSI-Design-Digital-System/blob/master/4bit%20_Divider/4Bit_Divider_Layout.jpg)



