#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 29 19:44:32 2019
# Process ID: 5940
# Current directory: C:/Users/wangwenge/Documents/R_I_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8480 C:\Users\wangwenge\Documents\R_I_CPU\R_I_CPU.xpr
# Log file: C:/Users/wangwenge/Documents/R_I_CPU/vivado.log
# Journal file: C:/Users/wangwenge/Documents/R_I_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/code.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files -ipstatic_source_dir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/questa} {riviera=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/new/Decoder.v w ]
add_files C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/new/Decoder.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/wangwenge/Documents/MemoryIP/R_I_J_CPU/R_I_J_CPU.srcs/sources_1/bd/code.coe}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 2 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files -ipstatic_source_dir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/questa} {riviera=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sim_1/new/sim.v w ]
add_files -fileset sim_1 C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sim_1/new/sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
close_sim
launch_simulation
source sim.tcl
close_sim
file mkdir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/constrs_1
file mkdir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/constrs_1/new
close [ open C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/constrs_1/new/constraint.xdc w ]
add_files -fileset constrs_1 C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/constrs_1/new/constraint.xdc
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
startgroup
set_property package_pin "" [get_ports [list  rst]]
place_ports {button[0]} T5
endgroup
place_ports rst V8
set_property target_constrs_file C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/constrs_1/new/constraint.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source sim.tcl
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 2 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files -ipstatic_source_dir C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/questa} {riviera=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/wangwenge/Documents/R_I_CPU/R_I_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source sim.tcl
close_sim
