Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Sat Aug 16 12:37:59 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file can_test_wrapper_timing_summary_routed.rpt -pb can_test_wrapper_timing_summary_routed.pb -rpx can_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : can_test_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  2           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.584        0.000                      0                 1990        0.013        0.000                      0                 1990        0.500        0.000                       0                   979  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
user_si570_sysclk_clk_p          {0.000 1.666}        3.333           300.030         
  clk_out1_can_test_clk_wiz_0_2  {0.000 4.999}        9.999           100.010         
  clk_out2_can_test_clk_wiz_0_2  {0.000 20.831}       41.662          24.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                            0.500        0.000                       0                     1  
  clk_out1_can_test_clk_wiz_0_2        7.584        0.000                      0                 1054        0.013        0.000                      0                 1054        4.457        0.000                       0                   551  
  clk_out2_can_test_clk_wiz_0_2       38.032        0.000                      0                  793        0.023        0.000                      0                  793       20.289        0.000                       0                   427  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2        8.479        0.000                      0                  143        0.197        0.000                      0                  143  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_can_test_clk_wiz_0_2                                 
(none)                         clk_out2_can_test_clk_wiz_0_2                                 
(none)                                                        clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.288ns (13.133%)  route 1.905ns (86.867%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 13.303 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.653ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.822     4.654    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X90Y31         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.777 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0/O
                         net (fo=4, routed)           0.378     5.155    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0_n_0
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.580    13.303    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]/C
                         clock pessimism             -0.428    12.875    
                         clock uncertainty           -0.062    12.813    
    SLICE_X91Y31         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    12.739    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.288ns (13.133%)  route 1.905ns (86.867%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 13.303 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.653ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.822     4.654    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X90Y31         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.777 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0/O
                         net (fo=4, routed)           0.378     5.155    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0_n_0
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.580    13.303    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[4]/C
                         clock pessimism             -0.428    12.875    
                         clock uncertainty           -0.062    12.813    
    SLICE_X91Y31         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    12.739    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.288ns (13.133%)  route 1.905ns (86.867%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 13.303 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.653ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.822     4.654    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X90Y31         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.777 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0/O
                         net (fo=4, routed)           0.378     5.155    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0_n_0
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.580    13.303    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]/C
                         clock pessimism             -0.428    12.875    
                         clock uncertainty           -0.062    12.813    
    SLICE_X91Y31         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    12.739    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.288ns (13.133%)  route 1.905ns (86.867%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 13.303 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.653ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.822     4.654    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X90Y31         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.777 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0/O
                         net (fo=4, routed)           0.378     5.155    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1__0_n_0
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.580    13.303    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]/C
                         clock pessimism             -0.428    12.875    
                         clock uncertainty           -0.062    12.813    
    SLICE_X91Y31         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    12.739    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.288ns (13.568%)  route 1.835ns (86.432%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.304 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.653ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.745     4.578    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X89Y32         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.701 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[13]_i_1/O
                         net (fo=2, routed)           0.384     5.085    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[13]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.581    13.304    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X91Y32         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[13]/C
                         clock pessimism             -0.428    12.876    
                         clock uncertainty           -0.062    12.814    
    SLICE_X91Y32         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    12.740    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.288ns (13.568%)  route 1.835ns (86.432%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.304 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.653ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.745     4.578    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X89Y32         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     4.701 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[13]_i_1/O
                         net (fo=2, routed)           0.384     5.085    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[13]_i_1_n_0
    SLICE_X91Y32         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.581    13.304    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X91Y32         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[2]/C
                         clock pessimism             -0.428    12.876    
                         clock uncertainty           -0.062    12.814    
    SLICE_X91Y32         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    12.740    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.315ns (15.580%)  route 1.707ns (84.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 13.299 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.653ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.785     4.617    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X90Y31         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.767 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[28]_i_1/O
                         net (fo=2, routed)           0.217     4.984    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[28]_i_1_n_0
    SLICE_X90Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.576    13.299    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X90Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[20]/C
                         clock pessimism             -0.428    12.871    
                         clock uncertainty           -0.062    12.809    
    SLICE_X90Y31         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    12.735    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.315ns (15.580%)  route 1.707ns (84.420%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 13.299 - 9.999 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.653ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X88Y22         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.038 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg/Q
                         net (fo=13, routed)          0.705     3.744    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff
    SLICE_X85Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     3.833 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=55, routed)          0.785     4.617    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_awaddr_reg[5]_0
    SLICE_X90Y31         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.767 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[28]_i_1/O
                         net (fo=2, routed)           0.217     4.984    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[28]_i_1_n_0
    SLICE_X90Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.576    13.299    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X90Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]/C
                         clock pessimism             -0.428    12.871    
                         clock uncertainty           -0.062    12.809    
    SLICE_X90Y31         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    12.735    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.145ns (7.672%)  route 1.745ns (92.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.248 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.524ns (routing 0.653ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.156     4.186    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X82Y22         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.252 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[11]_i_1/O
                         net (fo=3, routed)           0.589     4.842    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X78Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.524    13.248    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X78Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/C
                         clock pessimism             -0.428    12.820    
                         clock uncertainty           -0.062    12.758    
    SLICE_X78Y20         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    12.684    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.145ns (8.024%)  route 1.662ns (91.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.250 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.653ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.156     4.186    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X82Y22         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.252 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[11]_i_1/O
                         net (fo=3, routed)           0.506     4.759    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X79Y22         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.526    13.250    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X79Y22         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]/C
                         clock pessimism             -0.428    12.822    
                         clock uncertainty           -0.062    12.760    
    SLICE_X79Y22         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    12.686    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  7.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_BIDLE_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.081ns (42.936%)  route 0.108ns (57.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Net Delay (Source):      1.529ns (routing 0.653ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.716ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.529     3.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y20         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y20         FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.312 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=2, routed)           0.079     3.391    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/out
    SLICE_X82Y21         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.413 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/IC_REG_SR_BIDLE_I_i_1/O
                         net (fo=1, routed)           0.029     3.442    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO_n_0
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_BIDLE_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.760     2.941    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_BIDLE_I_reg/C
                         clock pessimism              0.428     3.369    
    SLICE_X82Y21         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.429    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SR_BIDLE_I_reg
  -------------------------------------------------------------------
                         required time                         -3.429    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.080ns (41.548%)  route 0.113ns (58.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Net Delay (Source):      1.522ns (routing 0.653ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.716ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.522     3.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.304 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/Q
                         net (fo=8, routed)           0.077     3.381    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RX_BRAM_RADDR[3]
    SLICE_X77Y29         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     3.403 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR[2]_i_1/O
                         net (fo=1, routed)           0.036     3.439    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/p_1_in11_in
    SLICE_X77Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.745     2.926    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X77Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[2]/C
                         clock pessimism              0.428     3.354    
    SLICE_X77Y29         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.414    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.694%)  route 0.041ns (51.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.435ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.961     1.924    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y23         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y23         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.963 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I_reg/Q
                         net (fo=2, routed)           0.041     2.004    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/p_6_in[0]
    SLICE_X82Y23         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.088     1.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y23         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/C
                         clock pessimism              0.226     1.930    
    SLICE_X82Y23         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.977    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.485%)  route 0.087ns (68.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.964ns (routing 0.392ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.435ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.964     1.926    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.966 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[26]/Q
                         net (fo=3, routed)           0.087     2.053    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_1[4]
    SLICE_X83Y19         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.080     1.695    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y19         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/C
                         clock pessimism              0.269     1.964    
    SLICE_X83Y19         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.011    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.591%)  route 0.065ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.435ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.961     1.923    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y20         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.962 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[3]/Q
                         net (fo=2, routed)           0.065     2.027    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[6]
    SLICE_X84Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.090     1.706    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[24]/C
                         clock pessimism              0.233     1.939    
    SLICE_X84Y20         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.985    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.058ns (29.293%)  route 0.140ns (70.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Net Delay (Source):      1.576ns (routing 0.653ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.716ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.576     3.300    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X90Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y31         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.358 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[20]/Q
                         net (fo=1, routed)           0.140     3.498    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[17]
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.785     2.966    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[11]/C
                         clock pessimism              0.428     3.394    
    SLICE_X93Y31         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.455    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Net Delay (Source):      0.958ns (routing 0.392ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.435ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.958     1.920    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y25         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y25         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.959 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg/Q
                         net (fo=2, routed)           0.026     1.985    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg_n_0
    SLICE_X84Y25         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.999 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_i_1/O
                         net (fo=1, routed)           0.017     2.016    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_i_1_n_0
    SLICE_X84Y25         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.082     1.698    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y25         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg/C
                         clock pessimism              0.228     1.926    
    SLICE_X84Y25         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.972    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/read_issued_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.435ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.985     1.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X91Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.985 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[4]/Q
                         net (fo=1, routed)           0.066     2.051    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[3]
    SLICE_X91Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.110     1.726    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X91Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[27]/C
                         clock pessimism              0.233     1.959    
    SLICE_X91Y31         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.006    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.957%)  route 0.068ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      0.965ns (routing 0.392ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.435ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.965     1.928    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X82Y18         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y18         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.966 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[25]/Q
                         net (fo=3, routed)           0.068     2.033    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_1[5]
    SLICE_X82Y18         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.091     1.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y18         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                         clock pessimism              0.234     1.941    
    SLICE_X82Y18         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.987    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPIC_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPSIG_WRITE_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.060ns (59.773%)  route 0.040ns (40.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      0.964ns (routing 0.392ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.435ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.964     1.926    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y25         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPIC_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y25         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.965 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPIC_COUNTER_I_reg[1]/Q
                         net (fo=7, routed)           0.034     1.999    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPIC_COUNTER_I[1]
    SLICE_X82Y25         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     2.020 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPSIG_WRITE_I_i_1/O
                         net (fo=1, routed)           0.006     2.026    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPSIG_WRITE_TXF
    SLICE_X82Y25         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPSIG_WRITE_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.091     1.706    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y25         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPSIG_WRITE_I_reg/C
                         clock pessimism              0.226     1.932    
    SLICE_X82Y25         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.979    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPSIG_WRITE_I_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X0Y2    can_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         9.999       8.935      SLICE_X85Y38   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDSE/C              n/a            0.550         9.999       9.449      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[3]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X85Y38   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X85Y38   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         4.999       4.724      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.999       4.468      SLICE_X85Y38   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X85Y38   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.275         4.999       4.724      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         4.999       4.724      SLICE_X85Y30   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/FSM_onehot_mst_exec_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack       38.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.032ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.558ns (45.906%)  route 1.836ns (54.094%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 45.174 - 41.662 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.897ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.819ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.106     3.294    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y4         RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y4         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     4.184 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[4]
                         net (fo=1, routed)           0.829     5.013    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[27]
    SLICE_X83Y22         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.112 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_32/O
                         net (fo=1, routed)           0.009     5.121    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_32_n_0
    SLICE_X83Y22         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.184 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_18/O
                         net (fo=1, routed)           0.227     5.411    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_0
    SLICE_X82Y24         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     5.511 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.059     5.570    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X82Y24         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.718 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.172     5.890    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X81Y24         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.925 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.274     6.200    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X82Y19         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     6.325 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_2/O
                         net (fo=2, routed)           0.218     6.542    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_2_n_0
    SLICE_X81Y17         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     6.640 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.048     6.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1_n_0
    SLICE_X81Y17         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.781    45.174    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y17         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/C
                         clock pessimism             -0.402    44.771    
                         clock uncertainty           -0.076    44.695    
    SLICE_X81Y17         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    44.720    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.720    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 38.032    

Slack (MET) :             38.082ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.511ns (45.187%)  route 1.833ns (54.813%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 45.174 - 41.662 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.106ns (routing 0.897ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.819ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.106     3.294    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y4         RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y4         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     4.184 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[4]
                         net (fo=1, routed)           0.829     5.013    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[27]
    SLICE_X83Y22         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.112 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_32/O
                         net (fo=1, routed)           0.009     5.121    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_32_n_0
    SLICE_X83Y22         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.184 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_18/O
                         net (fo=1, routed)           0.227     5.411    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_0
    SLICE_X82Y24         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     5.511 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.059     5.570    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X82Y24         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.718 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.172     5.890    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X81Y24         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     5.925 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.274     6.200    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X82Y19         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     6.325 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_2/O
                         net (fo=2, routed)           0.214     6.538    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_2_n_0
    SLICE_X81Y17         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.589 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.049     6.638    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1_n_0
    SLICE_X81Y17         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.781    45.174    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y17         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/C
                         clock pessimism             -0.402    44.771    
                         clock uncertainty           -0.076    44.695    
    SLICE_X81Y17         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    44.720    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.720    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                 38.082    

Slack (MET) :             38.227ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.544ns (17.082%)  route 2.641ns (82.918%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 45.244 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.659     6.461    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851    45.244    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[3]/C
                         clock pessimism             -0.405    44.838    
                         clock uncertainty           -0.076    44.762    
    SLICE_X91Y38         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    44.688    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[3]
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 38.227    

Slack (MET) :             38.227ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.544ns (17.082%)  route 2.641ns (82.918%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 45.244 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.659     6.461    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851    45.244    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/C
                         clock pessimism             -0.405    44.838    
                         clock uncertainty           -0.076    44.762    
    SLICE_X91Y38         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    44.688    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 38.227    

Slack (MET) :             38.227ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.544ns (17.082%)  route 2.641ns (82.918%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 45.244 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.659     6.461    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851    45.244    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/C
                         clock pessimism             -0.405    44.838    
                         clock uncertainty           -0.076    44.762    
    SLICE_X91Y38         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    44.688    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 38.227    

Slack (MET) :             38.227ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.544ns (17.082%)  route 2.641ns (82.918%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 45.244 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.659     6.461    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851    45.244    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]/C
                         clock pessimism             -0.405    44.838    
                         clock uncertainty           -0.076    44.762    
    SLICE_X91Y38         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    44.688    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 38.227    

Slack (MET) :             38.236ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.544ns (17.147%)  route 2.629ns (82.853%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 45.241 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.819ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.647     6.449    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X92Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.848    45.241    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X92Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[1]/C
                         clock pessimism             -0.405    44.835    
                         clock uncertainty           -0.076    44.759    
    SLICE_X92Y38         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    44.685    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[1]
  -------------------------------------------------------------------
                         required time                         44.685    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 38.236    

Slack (MET) :             38.236ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.544ns (17.147%)  route 2.629ns (82.853%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 45.241 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.819ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.647     6.449    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X92Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.848    45.241    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X92Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]/C
                         clock pessimism             -0.405    44.835    
                         clock uncertainty           -0.076    44.759    
    SLICE_X92Y38         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    44.685    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]
  -------------------------------------------------------------------
                         required time                         44.685    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                 38.236    

Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.544ns (17.254%)  route 2.609ns (82.746%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 45.250 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.819ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.627     6.429    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X91Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.857    45.250    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]/C
                         clock pessimism             -0.405    44.845    
                         clock uncertainty           -0.076    44.769    
    SLICE_X91Y39         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    44.695    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[0]
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 38.265    

Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.544ns (17.254%)  route 2.609ns (82.746%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 45.250 - 41.662 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.897ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.819ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X96Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.356 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=47, routed)          0.550     3.907    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X96Y33         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     3.944 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3/O
                         net (fo=15, routed)          0.618     4.562    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_MSGINVAL_FD1_i_3_n_0
    SLICE_X93Y37         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     4.628 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3/O
                         net (fo=3, routed)           0.192     4.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ERR_ACKERRPASS_I_i_3_n_0
    SLICE_X92Y36         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.910 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.095     5.005    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_13_n_0
    SLICE_X92Y38         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     5.095 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3/O
                         net (fo=7, routed)           0.227     5.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[1]_i_3_n_0
    SLICE_X94Y39         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     5.387 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.299     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X93Y37         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     5.802 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.627     6.429    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_2[0]
    SLICE_X91Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.857    45.250    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[0]/C
                         clock pessimism             -0.405    44.845    
                         clock uncertainty           -0.076    44.769    
    SLICE_X91Y39         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    44.695    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[0]
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 38.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.419%)  route 0.037ns (48.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.145ns (routing 0.488ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.542ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.145     2.112    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X95Y41         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y41         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.151 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[16]/Q
                         net (fo=3, routed)           0.037     2.187    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[14]_0[3]
    SLICE_X95Y41         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.291     1.911    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X95Y41         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]/C
                         clock pessimism              0.206     2.118    
    SLICE_X95Y41         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.165    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.766%)  route 0.076ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.774ns (routing 0.819ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.897ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.774     3.504    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X83Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.563 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/Q
                         net (fo=4, routed)           0.076     3.639    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[11]
    SLICE_X83Y28         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.008     3.196    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X83Y28         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/C
                         clock pessimism              0.353     3.549    
    SLICE_X83Y28         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.611    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.611    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.037ns (41.550%)  route 0.052ns (58.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.101ns (routing 0.488ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.542ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.101     2.067    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X82Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.104 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[20]/Q
                         net (fo=7, routed)           0.052     2.156    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[14]_0[5]
    SLICE_X82Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.241     1.862    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X82Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[19]/C
                         clock pessimism              0.211     2.073    
    SLICE_X82Y29         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.120    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_WR_ACK_FS3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.062ns (45.588%)  route 0.074ns (54.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      1.088ns (routing 0.488ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.542ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.088     2.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X78Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_WR_ACK_FS3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y20         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.095 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_WR_ACK_FS3_reg/Q
                         net (fo=1, routed)           0.048     2.143    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_WR_ACK_FS3
    SLICE_X79Y20         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     2.165 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_i_1/O
                         net (fo=1, routed)           0.026     2.191    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_i_1_n_0
    SLICE_X79Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.234     1.854    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_reg/C
                         clock pessimism              0.253     2.107    
    SLICE_X79Y20         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.153    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_CTR_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.061ns (43.446%)  route 0.079ns (56.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Net Delay (Source):      1.786ns (routing 0.819ns, distribution 0.967ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.897ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.786     3.516    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y26         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.577 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/Q
                         net (fo=6, routed)           0.079     3.657    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/OL_TX_HPB_EMPTY
    SLICE_X82Y26         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.022     3.210    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X82Y26         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD_reg/C
                         clock pessimism              0.346     3.556    
    SLICE_X82Y26         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.618    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD_reg
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.625%)  route 0.078ns (57.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.276ns
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      1.859ns (routing 0.819ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.897ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.859     3.589    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X95Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y39         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.647 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[27]/Q
                         net (fo=4, routed)           0.078     3.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[14]_0[1]
    SLICE_X95Y40         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.088     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X95Y40         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/C
                         clock pessimism              0.349     3.626    
    SLICE_X95Y40         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.147%)  route 0.035ns (36.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.147ns (routing 0.488ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.542ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.147     2.114    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y39         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.152 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[1]/Q
                         net (fo=4, routed)           0.027     2.179    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[1]
    SLICE_X91Y39         LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     2.201 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I[2]_i_1/O
                         net (fo=1, routed)           0.008     2.209    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/plusOp1_out[2]
    SLICE_X91Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.294     1.915    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[2]/C
                         clock pessimism              0.205     2.120    
    SLICE_X91Y39         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.167    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.058%)  route 0.037ns (37.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      1.150ns (routing 0.488ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.542ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.150     2.116    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X96Y40         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y40         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.154 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/Q
                         net (fo=4, routed)           0.029     2.183    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[7]
    SLICE_X96Y40         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     2.205 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[8]_i_1/O
                         net (fo=1, routed)           0.008     2.213    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I[8]
    SLICE_X96Y40         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.297     1.918    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X96Y40         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/C
                         clock pessimism              0.204     2.122    
    SLICE_X96Y40         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.169    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.250%)  route 0.045ns (45.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.144ns (routing 0.488ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.542ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.144     2.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X92Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y39         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.150 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/Q
                         net (fo=4, routed)           0.028     2.177    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[6]
    SLICE_X92Y39         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.191 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[6]_i_1/O
                         net (fo=1, routed)           0.017     2.208    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I2[6]
    SLICE_X92Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.289     1.910    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X92Y39         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
                         clock pessimism              0.207     2.117    
    SLICE_X92Y39         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.163    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.790%)  route 0.046ns (46.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.104ns (routing 0.488ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.542ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.104     2.071    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.110 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/Q
                         net (fo=6, routed)           0.030     2.139    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]_0[5]
    SLICE_X84Y28         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.153 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_i_1/O
                         net (fo=1, routed)           0.016     2.169    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/eqOp
    SLICE_X84Y28         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.246     1.866    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y28         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/C
                         clock pessimism              0.210     2.077    
    SLICE_X84Y28         FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.123    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 20.831 }
Period(ns):         41.662
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         41.662      40.372     BUFGCE_X0Y11   can_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         41.662      40.591     MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X81Y23   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X81Y23   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         41.662      41.113     SLICE_X80Y22   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y10  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y4   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y6   can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y31   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        8.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.079ns (6.266%)  route 1.182ns (93.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 13.246 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.653ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.182     4.212    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y28         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.523    13.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/C
                         clock pessimism             -0.428    12.819    
                         clock uncertainty           -0.062    12.757    
    SLICE_X79Y28         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.691    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.079ns (6.266%)  route 1.182ns (93.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 13.246 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.653ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.182     4.212    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y28         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.523    13.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]/C
                         clock pessimism             -0.428    12.819    
                         clock uncertainty           -0.062    12.757    
    SLICE_X79Y28         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    12.691    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.079ns (6.266%)  route 1.182ns (93.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 13.246 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.653ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.182     4.212    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y28         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.523    13.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]/C
                         clock pessimism             -0.428    12.819    
                         clock uncertainty           -0.062    12.757    
    SLICE_X79Y28         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    12.691    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.079ns (6.266%)  route 1.182ns (93.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 13.246 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.653ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.182     4.212    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y28         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.523    13.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[1]/C
                         clock pessimism             -0.428    12.819    
                         clock uncertainty           -0.062    12.757    
    SLICE_X79Y28         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.691    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.079ns (6.281%)  route 1.179ns (93.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 13.245 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.653ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.179     4.209    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y28         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.522    13.245    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/C
                         clock pessimism             -0.428    12.818    
                         clock uncertainty           -0.062    12.756    
    SLICE_X79Y28         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.690    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -4.209    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.079ns (6.342%)  route 1.167ns (93.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.653ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.167     4.197    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y29         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.515    13.239    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
                         clock pessimism             -0.428    12.811    
                         clock uncertainty           -0.062    12.749    
    SLICE_X79Y29         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    12.683    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  8.486    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.079ns (6.342%)  route 1.167ns (93.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.653ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.167     4.197    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y29         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.515    13.239    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/C
                         clock pessimism             -0.428    12.811    
                         clock uncertainty           -0.062    12.749    
    SLICE_X79Y29         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.683    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  8.486    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.079ns (7.176%)  route 1.022ns (92.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.240 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.653ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.022     4.052    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X81Y28         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.516    13.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X81Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[0]/C
                         clock pessimism             -0.428    12.812    
                         clock uncertainty           -0.062    12.750    
    SLICE_X81Y28         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.684    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.079ns (7.176%)  route 1.022ns (92.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 13.240 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.653ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         1.022     4.052    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X81Y28         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.516    13.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X81Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]/C
                         clock pessimism             -0.428    12.812    
                         clock uncertainty           -0.062    12.750    
    SLICE_X81Y28         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    12.684    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.079ns (7.373%)  route 0.992ns (92.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.653ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.030 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         0.992     4.023    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X77Y30         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.516    13.239    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X77Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/C
                         clock pessimism             -0.428    12.811    
                         clock uncertainty           -0.062    12.750    
    SLICE_X77Y30         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.684    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.039ns (17.677%)  route 0.182ns (82.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.989ns (routing 0.392ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.435ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.989     1.951    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X89Y32         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.990 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=135, routed)         0.182     2.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X90Y29         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.110     1.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X90Y29         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C
                         clock pessimism              0.269     1.995    
    SLICE_X90Y29         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.975    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.039ns (17.677%)  route 0.182ns (82.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.989ns (routing 0.392ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.435ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.989     1.951    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X89Y32         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.990 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=135, routed)         0.182     2.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X90Y29         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.110     1.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X90Y29         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/C
                         clock pessimism              0.269     1.995    
    SLICE_X90Y29         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.975    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.039ns (17.677%)  route 0.182ns (82.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.989ns (routing 0.392ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.435ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.989     1.951    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X89Y32         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.990 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=135, routed)         0.182     2.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X90Y29         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.110     1.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X90Y29         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/C
                         clock pessimism              0.269     1.995    
    SLICE_X90Y29         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.975    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.039ns (17.677%)  route 0.182ns (82.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.989ns (routing 0.392ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.435ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.989     1.951    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X89Y32         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.990 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=135, routed)         0.182     2.172    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X90Y29         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.110     1.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X90Y29         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/C
                         clock pessimism              0.269     1.995    
    SLICE_X90Y29         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.975    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.935%)  route 0.318ns (89.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.978ns (routing 0.392ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.435ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.978     1.940    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.979 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         0.318     2.297    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y31         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.082     1.698    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/C
                         clock pessimism              0.269     1.967    
    SLICE_X84Y31         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.935%)  route 0.318ns (89.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.978ns (routing 0.392ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.435ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.978     1.940    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.979 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         0.318     2.297    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y31         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.082     1.698    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/C
                         clock pessimism              0.269     1.967    
    SLICE_X84Y31         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.935%)  route 0.318ns (89.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.978ns (routing 0.392ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.435ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.978     1.940    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.979 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         0.318     2.297    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y31         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.082     1.698    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/C
                         clock pessimism              0.269     1.967    
    SLICE_X84Y31         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.935%)  route 0.318ns (89.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.978ns (routing 0.392ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.435ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.978     1.940    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.979 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         0.318     2.297    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X84Y31         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.082     1.698    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/C
                         clock pessimism              0.269     1.967    
    SLICE_X84Y31         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.039ns (10.479%)  route 0.333ns (89.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.978ns (routing 0.392ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.435ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.978     1.940    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.979 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         0.333     2.312    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X86Y29         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.096     1.711    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X86Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/C
                         clock pessimism              0.269     1.981    
    SLICE_X86Y29         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.961    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.039ns (10.479%)  route 0.333ns (89.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.978ns (routing 0.392ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.435ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.978     1.940    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X87Y31         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.979 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=206, routed)         0.333     2.312    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X86Y29         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.096     1.711    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X86Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[4]/C
                         clock pessimism              0.269     1.981    
    SLICE_X86Y29         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.961    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.352    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 1.255ns (60.153%)  route 0.831ns (39.847%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.546ns (routing 0.653ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.831     2.086    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X85Y39         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.546     3.270    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y39         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.832ns (68.976%)  route 0.374ns (31.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.374     1.206    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X85Y39         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.092     1.708    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y39         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.341ns (38.924%)  route 0.535ns (61.076%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.716ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.721     2.902    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y18         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.981 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/Q
                         net (fo=13, routed)          0.336     3.318    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[2]
    SLICE_X82Y21         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.416 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4/O
                         net (fo=1, routed)           0.021     3.437    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4_n_0
    SLICE_X82Y21         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.505 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.128     3.633    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X83Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.729 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.050     3.779    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_0[0]
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.539     3.264    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.321ns (52.445%)  route 0.291ns (47.555%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.716ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.749     2.930    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.011 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/Q
                         net (fo=13, routed)          0.100     3.111    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[3]
    SLICE_X82Y21         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     3.234 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4/O
                         net (fo=1, routed)           0.017     3.251    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4_n_0
    SLICE_X82Y21         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     3.318 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_i_2/O
                         net (fo=1, routed)           0.125     3.443    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[11]_0
    SLICE_X83Y21         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     3.493 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[11]_i_1/O
                         net (fo=1, routed)           0.049     3.542    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_0[1]
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.539     3.264    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.481%)  route 0.317ns (55.519%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.716ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.653ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.780     2.961    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X90Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y33         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/Q
                         net (fo=13, routed)          0.116     3.156    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]_0[0]
    SLICE_X88Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.281 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.151     3.432    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X89Y33         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.482 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.050     3.532    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_0
    SLICE_X89Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.581     3.305    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.457ns  (logic 0.079ns (17.287%)  route 0.378ns (82.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.716ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.653ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.759     2.940    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y21         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.019 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.378     3.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.545     3.270    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.081ns (19.378%)  route 0.337ns (80.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.716ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.653ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.730     2.912    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y20         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y20         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.993 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.337     3.330    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X81Y20         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.531     3.255    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y20         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.716ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.653ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.789     2.970    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.051 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.277     3.328    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.579     3.303    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.081ns (23.410%)  route 0.265ns (76.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.716ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.653ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.727     2.909    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.990 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.265     3.255    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/IC_SYNC_SR_BIDLE_FS2
    SLICE_X80Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.528     3.252    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.280ns  (logic 0.081ns (28.929%)  route 0.199ns (71.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.716ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.653ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.781     2.962    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X94Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.043 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.199     3.242    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X94Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.579     3.303    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X94Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.435ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.985     1.947    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X94Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y30         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.987 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.081     2.068    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X94Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.112     1.728    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X94Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.040ns (26.316%)  route 0.112ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.955ns (routing 0.392ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.435ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.955     1.917    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y20         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.957 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.112     2.069    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/IC_SYNC_SR_BIDLE_FS2
    SLICE_X80Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.079     1.695    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.435ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.985     1.948    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.988 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.118     2.106    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.113     1.729    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.040ns (21.053%)  route 0.150ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.435ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.956     1.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y20         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y20         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.958 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.150     2.108    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X81Y20         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.081     1.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y20         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.024%)  route 0.166ns (80.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.966ns (routing 0.392ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.435ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.966     1.928    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y21         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.967 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.166     2.133    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.094     1.709    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.123ns (46.177%)  route 0.143ns (53.823%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.435ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.961     1.923    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y21         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.964 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/Q
                         net (fo=13, routed)          0.055     2.019    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[3]
    SLICE_X82Y21         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     2.069 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4/O
                         net (fo=1, routed)           0.012     2.081    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4_n_0
    SLICE_X82Y21         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.010     2.091 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_i_2/O
                         net (fo=1, routed)           0.060     2.151    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[11]_0
    SLICE_X83Y21         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     2.173 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[11]_i_1/O
                         net (fo=1, routed)           0.016     2.189    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_0[1]
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.087     1.702    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.112ns (39.204%)  route 0.174ns (60.796%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.392ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.435ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.964     1.927    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y18         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y18         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.966 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/Q
                         net (fo=3, routed)           0.079     2.044    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[2]
    SLICE_X82Y21         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.066 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.016     2.082    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X82Y21         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.093 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.062     2.155    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X83Y21         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     2.195 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.017     2.212    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_0[0]
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.087     1.702    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.112ns (41.841%)  route 0.156ns (58.159%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.392ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.435ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.983     1.945    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X90Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y33         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.984 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/Q
                         net (fo=13, routed)          0.064     2.048    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]_0[0]
    SLICE_X88Y33         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.051     2.099 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.075     2.174    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X89Y33         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.196 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.017     2.213    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_0
    SLICE_X89Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.115     1.730    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.081ns (11.329%)  route 0.634ns (88.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.998ns (routing 0.897ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.653ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.998     3.186    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y29         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.267 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/Q
                         net (fo=1, routed)           0.634     3.901    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[1]
    SLICE_X84Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.527     3.252    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.080ns (13.228%)  route 0.525ns (86.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.092ns (routing 0.897ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.653ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.092     3.280    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X93Y38         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y38         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.360 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/Q
                         net (fo=2, routed)           0.525     3.885    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/IC_SYNC_ESR_BERR
    SLICE_X91Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.582     3.307    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/S_AXI_ACLK
    SLICE_X91Y37         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.598ns  (logic 0.076ns (12.709%)  route 0.522ns (87.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.095ns (routing 0.897ns, distribution 1.198ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.653ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.095     3.283    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X91Y35         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.359 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/Q
                         net (fo=1, routed)           0.522     3.881    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[2]
    SLICE_X90Y35         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.581     3.305    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X90Y35         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.485ns  (logic 0.076ns (15.661%)  route 0.409ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.096ns (routing 0.897ns, distribution 1.199ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.653ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.096     3.284    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X93Y34         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y34         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.360 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/Q
                         net (fo=2, routed)           0.409     3.770    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR
    SLICE_X90Y29         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.576     3.301    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X90Y29         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.583ns  (logic 0.079ns (13.544%)  route 0.504ns (86.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    3.163ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.975ns (routing 0.897ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.653ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.975     3.163    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y28         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y28         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.242 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/Q
                         net (fo=2, routed)           0.504     3.747    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/IC_SYNC_ISR_RXOK
    SLICE_X82Y22         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.545     3.270    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y22         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.554ns  (logic 0.079ns (14.260%)  route 0.475ns (85.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.999ns (routing 0.897ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.653ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.999     3.187    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.266 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/Q
                         net (fo=1, routed)           0.475     3.741    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[5]
    SLICE_X84Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.529     3.254    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.409ns  (logic 0.078ns (19.051%)  route 0.331ns (80.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.095ns (routing 0.897ns, distribution 1.198ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.653ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.095     3.283    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X91Y35         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.361 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.331     3.693    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]
    SLICE_X90Y37         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.582     3.306    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X90Y37         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.430ns  (logic 0.079ns (18.372%)  route 0.351ns (81.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.069ns (routing 0.897ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.653ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.069     3.257    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/CAN_CLK
    SLICE_X92Y32         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y32         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.336 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.351     3.687    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg__0
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.577     3.301    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y29         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.491ns  (logic 0.077ns (15.682%)  route 0.414ns (84.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.989ns (routing 0.897ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.653ns, distribution 0.877ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.989     3.177    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.254 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/Q
                         net (fo=1, routed)           0.414     3.668    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[0]
    SLICE_X77Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.530     3.255    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X77Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.402ns  (logic 0.079ns (19.650%)  route 0.323ns (80.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.072ns (routing 0.897ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.653ns, distribution 0.928ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.072     3.260    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X92Y34         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.339 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/Q
                         net (fo=2, routed)           0.323     3.662    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/IC_SYNC_ECR_WEN
    SLICE_X89Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.581     3.305    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y33         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.082ns (routing 0.488ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.435ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.082     2.049    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.088 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.064     2.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[5]
    SLICE_X79Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.067     1.682    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.101ns (routing 0.488ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.435ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.101     2.068    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.107 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/Q
                         net (fo=1, routed)           0.056     2.163    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[2]
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.078     1.694    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.082ns (routing 0.488ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.435ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.082     2.049    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.088 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.079     2.167    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[3]
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.066     1.682    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.082ns (routing 0.488ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.435ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.082     2.049    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.088 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[4]/Q
                         net (fo=1, routed)           0.084     2.172    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[4]
    SLICE_X77Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.071     1.687    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X77Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.101ns (routing 0.488ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.435ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.101     2.068    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.108 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[0]/Q
                         net (fo=1, routed)           0.064     2.172    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[0]
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.082     1.698    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (38.964%)  route 0.061ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.108ns (routing 0.488ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.108     2.074    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y26         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.113 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/Q
                         net (fo=2, routed)           0.061     2.174    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR
    SLICE_X83Y24         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.085     1.700    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X83Y24         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.082ns (routing 0.488ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.435ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.082     2.049    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.088 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.087     2.175    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[2]
    SLICE_X79Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.068     1.683    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y31         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.094ns (routing 0.488ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.435ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.094     2.060    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y22         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y22         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.098 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[11]/Q
                         net (fo=1, routed)           0.081     2.179    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]_0[1]
    SLICE_X79Y22         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.078     1.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X79Y22         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[11]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.272%)  route 0.082ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.092ns (routing 0.488ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.435ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.092     2.059    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y19         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.098 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/Q
                         net (fo=2, routed)           0.082     2.179    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/IC_SYNC_ECR_WEN
    SLICE_X79Y19         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.079     1.694    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y19         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.488ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.435ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.107     2.073    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/CAN_CLK
    SLICE_X82Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y20         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.112 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.068     2.180    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.095     1.710    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y21         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.760ns  (logic 0.738ns (26.738%)  route 2.022ns (73.262%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.500     4.039    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.136 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_18/O
                         net (fo=4, routed)           0.297     4.434    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_18_n_0
    SLICE_X92Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.544 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17/O
                         net (fo=1, routed)           0.504     5.048    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17_n_0
    SLICE_X92Y30         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     5.097 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_6/O
                         net (fo=1, routed)           0.100     5.197    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_6_n_0
    SLICE_X93Y30         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.320 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_2/O
                         net (fo=1, routed)           0.223     5.543    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_2_n_0
    SLICE_X93Y33         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     5.666 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.059     5.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X93Y33         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851     3.582    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y33         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.713ns  (logic 0.646ns (23.813%)  route 2.067ns (76.187%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.819ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.126 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.394    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.517 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     4.707    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.807 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.283     5.089    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y28         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.186 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.491     5.677    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.841     3.572    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.700ns  (logic 0.646ns (23.928%)  route 2.054ns (76.072%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.126 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.394    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.517 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     4.707    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.807 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.283     5.089    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y28         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.186 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.478     5.664    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X94Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851     3.581    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X94Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.599ns  (logic 0.646ns (24.858%)  route 1.953ns (75.142%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.819ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.126 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.394    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.517 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     4.707    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.807 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.283     5.089    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y28         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.186 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.377     5.563    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X95Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.844     3.575    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X95Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.695ns (27.269%)  route 1.854ns (72.731%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.819ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.126 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.394    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.517 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     4.707    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.807 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.510     5.317    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X95Y30         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.463 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.050     5.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1_n_0
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.841     3.572    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.427ns  (logic 0.634ns (26.124%)  route 1.793ns (73.876%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.819ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.126 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.278     4.404    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.552 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=3, routed)           0.248     4.800    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5_n_0
    SLICE_X94Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.924 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4/O
                         net (fo=4, routed)           0.383     5.306    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_4_n_0
    SLICE_X95Y29         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     5.342 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.049     5.391    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1_n_0
    SLICE_X95Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.844     3.575    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X95Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.385ns  (logic 0.646ns (27.086%)  route 1.739ns (72.914%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.819ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.126 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.394    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.517 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     4.707    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.807 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.283     5.089    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y28         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.186 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.163     5.349    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X94Y28         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.841     3.572    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X94Y28         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.325ns  (logic 0.648ns (27.872%)  route 1.677ns (72.128%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.716ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.819ns, distribution 1.030ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.783     2.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X93Y31         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y31         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.040 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.339     3.379    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     3.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.126 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.394    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.517 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     4.707    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.807 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.335     5.141    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y29         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.240 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_1/O
                         net (fo=1, routed)           0.049     5.289    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[0]_i_1_n_0
    SLICE_X94Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.849     3.579    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X94Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.314ns  (logic 0.641ns (27.697%)  route 1.673ns (72.303%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.746ns (routing 0.716ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.819ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.746     2.927    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y18         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.006 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.579     3.585    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X83Y15         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     3.695 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=2, routed)           0.269     3.964    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X83Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.112 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19/O
                         net (fo=1, routed)           0.040     4.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19_n_0
    SLICE_X83Y15         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.242 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.313     4.555    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X81Y15         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     4.620 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4/O
                         net (fo=2, routed)           0.190     4.810    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4_n_0
    SLICE_X81Y13         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.959 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.282     5.241    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.778     3.509    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.314ns  (logic 0.641ns (27.697%)  route 1.673ns (72.303%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.746ns (routing 0.716ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.819ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.746     2.927    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y18         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.006 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=22, routed)          0.579     3.585    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[1]
    SLICE_X83Y15         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     3.695 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=2, routed)           0.269     3.964    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X83Y15         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     4.112 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19/O
                         net (fo=1, routed)           0.040     4.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19_n_0
    SLICE_X83Y15         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.242 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.313     4.555    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X81Y15         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     4.620 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4/O
                         net (fo=2, routed)           0.190     4.810    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4_n_0
    SLICE_X81Y13         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.959 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.282     5.241    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.778     3.509    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.171%)  route 0.061ns (60.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.542ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.956     1.919    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y26         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y26         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.958 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.061     2.018    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]
    SLICE_X84Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.246     1.866    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y28         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.959ns (routing 0.392ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.542ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.959     1.922    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.961 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/Q
                         net (fo=1, routed)           0.059     2.020    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[4]
    SLICE_X85Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.253     1.873    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.542ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.956     1.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X78Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.957 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[2]/Q
                         net (fo=1, routed)           0.063     2.020    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[2]
    SLICE_X80Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.230     1.851    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X80Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.392ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.542ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.944     1.906    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.945 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/Q
                         net (fo=1, routed)           0.079     2.024    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[3]
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.221     1.841    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.392ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.542ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.944     1.906    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.945 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[4]/Q
                         net (fo=1, routed)           0.079     2.024    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[4]
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.221     1.841    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y30         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.951ns (routing 0.392ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.542ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.951     1.914    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X78Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y20         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.953 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/Q
                         net (fo=2, routed)           0.076     2.029    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/IC_SYNC_ECR_ACK
    SLICE_X78Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.227     1.847    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/CAN_CLK
    SLICE_X78Y20         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.947ns (routing 0.392ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.542ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.947     1.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.949 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/Q
                         net (fo=1, routed)           0.081     2.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[1]
    SLICE_X80Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.230     1.851    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X80Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.542ns, distribution 0.709ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.956     1.919    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y26         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y26         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.958 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.075     2.033    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[5]
    SLICE_X84Y27         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.251     1.872    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y27         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.977ns (routing 0.392ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.542ns, distribution 0.740ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.977     1.940    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X89Y35         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.979 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.055     2.034    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[2]
    SLICE_X89Y35         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.282     1.903    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X89Y35         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.947ns (routing 0.392ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.542ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.947     1.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.948 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/Q
                         net (fo=1, routed)           0.086     2.034    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[5]
    SLICE_X79Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.235     1.856    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y29         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           504 Endpoints
Min Delay           504 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.867ns  (logic 0.680ns (23.720%)  route 2.187ns (76.280%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.897ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.060     3.248    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y33         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.327 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=137, routed)         0.503     3.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     3.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.500     4.430    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.527 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_18/O
                         net (fo=4, routed)           0.297     4.824    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_18_n_0
    SLICE_X92Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.934 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17/O
                         net (fo=1, routed)           0.504     5.438    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17_n_0
    SLICE_X92Y30         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     5.487 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_6/O
                         net (fo=1, routed)           0.100     5.587    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_6_n_0
    SLICE_X93Y30         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.710 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_2/O
                         net (fo=1, routed)           0.223     5.933    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_2_n_0
    SLICE_X93Y33         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.056 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.059     6.115    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X93Y33         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851     3.582    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y33         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.819ns  (logic 0.588ns (20.855%)  route 2.231ns (79.145%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.897ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.819ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.060     3.248    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y33         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.327 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=137, routed)         0.503     3.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     3.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.427    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.517 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.785    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.908 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     5.097    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     5.197 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.283     5.480    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y28         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.577 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.491     6.068    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.841     3.572    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.806ns  (logic 0.588ns (20.952%)  route 2.218ns (79.048%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.897ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.819ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.060     3.248    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y33         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.327 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=137, routed)         0.503     3.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     3.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.427    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.517 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.785    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.908 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     5.097    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     5.197 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.283     5.480    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y28         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.577 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.478     6.055    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X94Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.851     3.581    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X94Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.705ns  (logic 0.588ns (21.734%)  route 2.117ns (78.266%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.897ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.819ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.060     3.248    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y33         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.327 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=137, routed)         0.503     3.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     3.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.427    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.517 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.785    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.908 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     5.097    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     5.197 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.283     5.480    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X94Y28         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.577 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.377     5.954    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X95Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.844     3.575    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X95Y29         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.655ns  (logic 0.637ns (23.989%)  route 2.018ns (76.011%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.897ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.819ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.060     3.248    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y33         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.327 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=137, routed)         0.503     3.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X94Y29         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     3.930 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6/O
                         net (fo=3, routed)           0.497     4.427    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_6_n_0
    SLICE_X92Y31         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.517 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.268     4.785    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13_n_0
    SLICE_X92Y29         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     4.908 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.190     5.097    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X93Y30         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     5.197 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.510     5.708    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X95Y30         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.854 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.050     5.904    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1_n_0
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.841     3.572    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X95Y30         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.785ns (29.033%)  route 1.919ns (70.967%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.897ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.819ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.988     3.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.257 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.703     3.961    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X81Y17         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.118 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_25/O
                         net (fo=6, routed)           0.247     4.365    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_25_n_0
    SLICE_X83Y18         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.511 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_28/O
                         net (fo=2, routed)           0.143     4.654    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_28_n_0
    SLICE_X83Y15         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.751 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19/O
                         net (fo=1, routed)           0.040     4.791    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19_n_0
    SLICE_X83Y15         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.881 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.313     5.194    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X81Y15         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     5.259 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4/O
                         net (fo=2, routed)           0.190     5.449    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4_n_0
    SLICE_X81Y13         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.598 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.282     5.880    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.778     3.509    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.785ns (29.033%)  route 1.919ns (70.967%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.897ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.819ns, distribution 0.959ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.988     3.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.257 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.703     3.961    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X81Y17         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.118 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_25/O
                         net (fo=6, routed)           0.247     4.365    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_25_n_0
    SLICE_X83Y18         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.511 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_28/O
                         net (fo=2, routed)           0.143     4.654    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_28_n_0
    SLICE_X83Y15         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.751 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19/O
                         net (fo=1, routed)           0.040     4.791    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19_n_0
    SLICE_X83Y15         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.881 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.313     5.194    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X81Y15         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     5.259 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4/O
                         net (fo=2, routed)           0.190     5.449    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4_n_0
    SLICE_X81Y13         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.598 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.282     5.880    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.778     3.509    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y14         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.656ns  (logic 0.785ns (29.558%)  route 1.871ns (70.442%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.897ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.819ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.988     3.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.257 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.703     3.961    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X81Y17         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     4.118 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_25/O
                         net (fo=6, routed)           0.247     4.365    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_25_n_0
    SLICE_X83Y18         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.511 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_28/O
                         net (fo=2, routed)           0.143     4.654    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_28_n_0
    SLICE_X83Y15         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.751 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19/O
                         net (fo=1, routed)           0.040     4.791    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_19_n_0
    SLICE_X83Y15         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.881 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7/O
                         net (fo=8, routed)           0.313     5.194    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_7_n_0
    SLICE_X81Y15         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     5.259 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4/O
                         net (fo=2, routed)           0.190     5.449    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_4_n_0
    SLICE_X81Y13         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.598 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.234     5.832    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X81Y13         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.779     3.510    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y13         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 0.408ns (15.371%)  route 2.246ns (84.629%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.897ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.819ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.988     3.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.257 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.691     3.949    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X81Y17         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     4.038 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_2/O
                         net (fo=2, routed)           0.044     4.082    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_2_n_0
    SLICE_X81Y17         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.133 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=3, routed)           0.053     4.185    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1_n_0
    SLICE_X81Y17         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     4.321 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.386     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]_0[0]
    SLICE_X81Y23         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     4.759 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/RXE_SREG_I[0]_i_1/O
                         net (fo=32, routed)          1.072     5.831    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]_0[0]
    SLICE_X82Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.775     3.505    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X82Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[19]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.654ns  (logic 0.408ns (15.371%)  route 2.246ns (84.629%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.897ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.819ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.988     3.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.257 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.691     3.949    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X81Y17         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     4.038 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_2/O
                         net (fo=2, routed)           0.044     4.082    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_2_n_0
    SLICE_X81Y17         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.133 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=3, routed)           0.053     4.185    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1_n_0
    SLICE_X81Y17         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     4.321 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.386     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]_0[0]
    SLICE_X81Y23         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     4.759 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/RXE_SREG_I[0]_i_1/O
                         net (fo=32, routed)          1.072     5.831    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]_0[0]
    SLICE_X82Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.775     3.505    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X82Y29         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.488ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.542ns, distribution 0.694ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.097     2.063    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y31         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.104 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/Q
                         net (fo=1, routed)           0.078     2.182    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1
    SLICE_X83Y31         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.236     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y31         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.265%)  route 0.115ns (74.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.488ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.542ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.099     2.066    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/Q
                         net (fo=4, routed)           0.115     2.220    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.240     1.860    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.064%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.138ns (routing 0.488ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.542ns, distribution 0.741ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.138     2.104    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X88Y35         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y35         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.145 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/Q
                         net (fo=1, routed)           0.083     2.228    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1
    SLICE_X88Y35         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.283     1.904    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X88Y35         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/PRE
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.040ns (21.503%)  route 0.146ns (78.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.488ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.542ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.097     2.063    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y31         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.103 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.146     2.249    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X83Y26         FDPE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.250     1.870    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y26         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.040ns (21.503%)  route 0.146ns (78.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.488ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.542ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.097     2.063    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y31         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.103 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.146     2.249    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X83Y26         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.250     1.870    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y26         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.040ns (21.503%)  route 0.146ns (78.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.488ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.542ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.097     2.063    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y31         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.103 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.146     2.249    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X83Y26         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.250     1.870    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y26         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS2_reg/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.040ns (21.503%)  route 0.146ns (78.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.488ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.542ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.097     2.063    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y31         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y31         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.103 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.146     2.249    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X83Y26         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.250     1.870    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y26         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.682%)  route 0.144ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.488ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.542ns, distribution 0.713ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.099     2.066    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.106 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.144     2.250    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X84Y27         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.255     1.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X84Y27         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.682%)  route 0.144ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.488ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.542ns, distribution 0.713ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.099     2.066    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.106 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.144     2.250    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X84Y27         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.255     1.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X84Y27         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.682%)  route 0.144ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.099ns (routing 0.488ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.542ns, distribution 0.713ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.099     2.066    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X81Y23         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.106 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=165, routed)         0.144     2.250    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X84Y27         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.255     1.876    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X84Y27         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 2.906ns (54.260%)  route 2.450ns (45.740%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 fall edge)
                                                      4.999     4.999 f  
    AL8                                               0.000     4.999 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     5.099    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     5.589 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.639 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     6.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     5.909 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.181 f  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         2.206     8.387    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.878    11.265 f  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.265    PMOD0_3
    A21                                                               f  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/interrupt_enabled_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.794ns  (logic 2.861ns (75.411%)  route 0.933ns (24.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.749ns (routing 0.716ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.749     2.931    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y25         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/interrupt_enabled_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.011 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/interrupt_enabled_led_reg/Q
                         net (fo=2, routed)           0.933     3.944    GPIO_LED_6_OBUF
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.725 r  GPIO_LED_6_OBUF_inst/O
                         net (fo=0)                   0.000     6.725    GPIO_LED_6
    AH14                                                              r  GPIO_LED_6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.735ns  (logic 2.858ns (76.519%)  route 0.877ns (23.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.770ns (routing 0.716ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.770     2.951    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X87Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.029 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=23, routed)          0.877     3.906    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     6.686 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     6.686    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.620ns  (logic 2.868ns (79.227%)  route 0.752ns (20.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.716ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.748     2.930    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y25         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.009 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[1]/Q
                         net (fo=1, routed)           0.752     3.761    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     6.550 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.550    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 2.864ns (80.338%)  route 0.701ns (19.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.732ns (routing 0.716ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.732     2.913    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y30         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.992 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[3]/Q
                         net (fo=1, routed)           0.701     3.693    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     6.479 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.479    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.490ns  (logic 2.862ns (82.008%)  route 0.628ns (17.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.748ns (routing 0.716ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.748     2.930    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y25         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.006 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[2]/Q
                         net (fo=1, routed)           0.628     3.634    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     6.420 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.420    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 2.887ns (83.478%)  route 0.571ns (16.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.746ns (routing 0.716ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.746     2.928    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y26         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.007 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=29, routed)          0.571     3.578    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     6.387 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     6.387    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.436ns  (logic 2.857ns (83.150%)  route 0.579ns (16.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.732ns (routing 0.716ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         1.732     2.913    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y30         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.989 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[0]/Q
                         net (fo=1, routed)           0.579     3.568    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     6.350 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     6.350    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.475ns (84.871%)  route 0.263ns (15.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.958ns (routing 0.392ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.958     1.920    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y30         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.958 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[0]/Q
                         net (fo=1, routed)           0.263     2.221    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     3.658 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.658    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.503ns (85.641%)  route 0.252ns (14.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.965ns (routing 0.392ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.965     1.927    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y26         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.966 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=29, routed)          0.252     2.218    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     3.682 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     3.682    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.480ns (83.565%)  route 0.291ns (16.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.966ns (routing 0.392ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.966     1.928    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y25         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.965 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[2]/Q
                         net (fo=1, routed)           0.291     2.256    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.699 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.699    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.551ns (53.439%)  route 1.351ns (46.561%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=550, routed)         1.206     2.169    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.534     3.702 r  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    PMOD0_3
    A21                                                               r  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.480ns (80.265%)  route 0.364ns (19.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.958ns (routing 0.392ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.958     1.920    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y30         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.959 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[3]/Q
                         net (fo=1, routed)           0.364     2.323    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.765 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.765    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.484ns (79.745%)  route 0.377ns (20.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.966ns (routing 0.392ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.966     1.928    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y25         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.967 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_reg[1]/Q
                         net (fo=1, routed)           0.377     2.344    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.789 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.789    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.475ns (79.014%)  route 0.392ns (20.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.978ns (routing 0.392ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.978     1.940    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X87Y31         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.979 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=23, routed)          0.392     2.371    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     3.807 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.807    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/interrupt_enabled_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.478ns (75.292%)  route 0.485ns (24.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.967ns (routing 0.392ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=550, routed)         0.967     1.929    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y25         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/interrupt_enabled_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.970 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/interrupt_enabled_led_reg/Q
                         net (fo=2, routed)           0.485     2.455    GPIO_LED_6_OBUF
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.892 r  GPIO_LED_6_OBUF_inst/O
                         net (fo=0)                   0.000     3.892    GPIO_LED_6
    AH14                                                              r  GPIO_LED_6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 2.898ns (51.444%)  route 2.735ns (48.556%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 fall edge)
                                                     20.831    20.831 f  
    AL8                                               0.000    20.831 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100    20.931    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489    21.421 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    21.471    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    21.471 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    21.868    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    21.741 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    21.992    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.020 f  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=426, routed)         2.484    24.504    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.870    27.373 f  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000    27.373    PMOD0_5
    C21                                                               f  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.451ns  (logic 3.082ns (56.528%)  route 2.370ns (43.472%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.101ns (routing 0.897ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         2.101     3.289    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X93Y36         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y36         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.369 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.275     3.644    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X93Y36         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     3.793 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           2.095     5.888    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.853     8.741 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.741    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.376ns  (logic 3.074ns (57.174%)  route 2.302ns (42.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.996ns (routing 0.897ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.996     3.184    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X82Y23         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y23         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.264 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=10, routed)          0.162     3.427    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X82Y20         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.549 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           2.140     5.689    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.872     8.560 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.560    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.050ns  (logic 1.542ns (50.557%)  route 1.508ns (49.443%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=426, routed)         1.359     2.326    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.525     3.850 r  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    PMOD0_5
    C21                                                               r  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.569ns (58.305%)  route 1.122ns (41.695%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.143ns (routing 0.488ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.143     2.110    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y33         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y33         FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.149 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.077     2.226    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X93Y36         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     2.248 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.045     3.293    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.508     4.801 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.801    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.606ns (58.464%)  route 1.141ns (41.536%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.104ns (routing 0.488ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.104     2.071    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y19         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y19         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.109 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.072     2.180    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X82Y20         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     2.221 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.069     3.290    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.527     4.817 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.817    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.543ns  (logic 1.316ns (37.143%)  route 2.227ns (62.857%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.787ns (routing 0.819ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.316     1.316 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.316    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.316 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.227     3.543    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X82Y20         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.787     3.517    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X82Y20         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.512ns  (logic 1.301ns (37.043%)  route 2.211ns (62.957%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.860ns (routing 0.819ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.301     1.301 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.301 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.211     3.512    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X93Y36         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.860     3.590    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X93Y36         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.877ns (44.441%)  route 1.097ns (55.559%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.296ns (routing 0.542ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.877     0.877 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.877    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.877 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.097     1.974    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X93Y36         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.296     1.916    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X93Y36         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.004ns  (logic 0.892ns (44.521%)  route 1.112ns (55.479%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.542ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.892     0.892 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.892    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.112     2.004    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X82Y20         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=426, routed)         1.248     1.869    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X82Y20         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C





