// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA128_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.748750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=1815,HLS_SYN_LUT=6457,HLS_VERSION=2018_2}" *)

module HTA128_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 41'd131072;
parameter    ap_ST_fsm_state20 = 41'd262144;
parameter    ap_ST_fsm_state21 = 41'd524288;
parameter    ap_ST_fsm_state22 = 41'd1048576;
parameter    ap_ST_fsm_state23 = 41'd2097152;
parameter    ap_ST_fsm_state24 = 41'd4194304;
parameter    ap_ST_fsm_state25 = 41'd8388608;
parameter    ap_ST_fsm_state26 = 41'd16777216;
parameter    ap_ST_fsm_state27 = 41'd33554432;
parameter    ap_ST_fsm_state28 = 41'd67108864;
parameter    ap_ST_fsm_state29 = 41'd134217728;
parameter    ap_ST_fsm_state30 = 41'd268435456;
parameter    ap_ST_fsm_state31 = 41'd536870912;
parameter    ap_ST_fsm_state32 = 41'd1073741824;
parameter    ap_ST_fsm_state33 = 41'd2147483648;
parameter    ap_ST_fsm_state34 = 41'd4294967296;
parameter    ap_ST_fsm_state35 = 41'd8589934592;
parameter    ap_ST_fsm_state36 = 41'd17179869184;
parameter    ap_ST_fsm_state37 = 41'd34359738368;
parameter    ap_ST_fsm_state38 = 41'd68719476736;
parameter    ap_ST_fsm_state39 = 41'd137438953472;
parameter    ap_ST_fsm_state40 = 41'd274877906944;
parameter    ap_ST_fsm_state41 = 41'd549755813888;
parameter    ap_ST_fsm_state42 = 41'd1099511627776;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [7:0] group_tree_V_1_d0;
wire   [7:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [7:0] group_tree_V_0_d0;
wire   [7:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [7:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [7:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_q0;
reg   [4:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [7:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state30;
wire   [0:0] tmp_25_fu_2240_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
reg   [3:0] p_03333_2_in_reg_1005;
reg   [63:0] p_03337_1_in_reg_1014;
reg   [12:0] p_03309_1_in_in_reg_1023;
reg   [63:0] p_03281_4_reg_1032;
wire   [7:0] op_V_assign_log_2_64bit_fu_1185_ap_return;
reg   [7:0] reg_1073;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state30_io;
reg   [4:0] reg_1281;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state33;
wire   [15:0] size_V_fu_1295_p1;
reg   [15:0] size_V_reg_3142;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1303_p3;
reg   [15:0] free_target_V_reg_3147;
reg   [15:0] p_Result_5_fu_1317_p4;
reg   [15:0] p_Result_5_reg_3154;
wire   [0:0] tmp_s_fu_1327_p2;
reg   [0:0] tmp_s_reg_3160;
wire    ap_CS_fsm_state3;
wire   [63:0] p_4_cast_fu_1364_p1;
reg   [63:0] p_4_cast_reg_3170;
wire   [0:0] tmp_83_fu_1368_p1;
reg   [0:0] tmp_83_reg_3175;
wire   [63:0] newIndex4_fu_1382_p1;
reg   [63:0] newIndex4_reg_3180;
wire   [0:0] tmp_7_fu_1388_p2;
reg   [0:0] tmp_7_reg_3198;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3212;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_4_fu_1399_p3;
reg   [0:0] tmp_4_reg_3222;
reg   [7:0] addr_tree_map_V_load_reg_3226;
wire   [12:0] loc1_V_10_fu_1407_p1;
reg   [12:0] loc1_V_10_reg_3235;
wire   [10:0] loc1_V_9_cast_cast_fu_1411_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3241;
wire   [63:0] newIndex2_fu_1425_p1;
reg   [63:0] newIndex2_reg_3246;
wire  signed [63:0] tmp_V_fu_1451_p1;
reg  signed [63:0] tmp_V_reg_3267;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_10_fu_1466_p2;
reg   [63:0] tmp_10_reg_3275;
reg   [12:0] p_Result_6_fu_1474_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1492_p1;
wire   [11:0] loc1_V_fu_1496_p4;
reg   [11:0] loc1_V_reg_3290;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1506_p1;
reg   [12:0] loc1_V_11_reg_3295;
wire   [0:0] tmp_108_fu_1510_p1;
reg   [0:0] tmp_108_reg_3300;
wire   [3:0] now1_V_1_fu_1514_p2;
reg   [3:0] now1_V_1_reg_3305;
wire   [0:0] tmp_28_fu_1520_p2;
reg   [0:0] tmp_28_reg_3310;
wire   [63:0] newIndex_fu_1536_p1;
reg   [63:0] newIndex_reg_3314;
wire   [63:0] tmp_42_fu_1584_p2;
reg   [63:0] tmp_42_reg_3330;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_7_fu_1590_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1618_p2;
reg   [12:0] p_Repl2_s_reg_3345;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_9_fu_1624_p2;
reg   [3:0] p_Repl2_9_reg_3351;
wire   [63:0] mask_V_load26_phi_ca_fu_1660_p3;
wire   [0:0] tmp_126_fu_1630_p3;
wire   [1:0] tmp_132_fu_1638_p1;
wire   [63:0] tmp_90_fu_1668_p5;
wire   [63:0] tmp_89_fu_1680_p5;
wire   [63:0] mask_V_load27_phi_ca_fu_1692_p3;
wire   [0:0] tmp_139_fu_1700_p1;
reg   [0:0] tmp_139_reg_3382;
wire   [63:0] newIndex15_fu_1714_p1;
reg   [63:0] newIndex15_reg_3387;
wire   [63:0] r_V_25_fu_1723_p2;
reg   [63:0] r_V_25_reg_3403;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_19_fu_1736_p2;
reg   [63:0] r_V_19_reg_3408;
wire   [31:0] cnt_fu_1742_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_17_fu_1797_p3;
reg   [12:0] tmp_17_reg_3419;
wire   [12:0] r_V_fu_1823_p1;
reg   [12:0] r_V_reg_3424;
wire   [12:0] loc_tree_V_5_fu_1835_p2;
reg   [12:0] loc_tree_V_5_reg_3429;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex6_fu_1865_p1;
reg   [63:0] newIndex6_reg_3434;
wire   [0:0] tmp_37_fu_1871_p1;
reg   [0:0] tmp_37_reg_3455;
wire    ap_CS_fsm_state16;
wire   [7:0] p_6_fu_1882_p2;
reg   [7:0] p_6_reg_3459;
wire   [63:0] TMP_0_V_1_fu_1888_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_8_fu_1894_p4;
wire   [63:0] r_V_11_cast_fu_1909_p1;
wire   [3:0] now1_V_2_fu_1913_p2;
reg   [3:0] now1_V_2_reg_3480;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1919_p1;
reg   [1:0] rec_bits_V_3_reg_3485;
wire   [0:0] tmp_30_fu_1937_p2;
reg   [0:0] tmp_30_reg_3490;
wire   [63:0] TMP_0_V_4_fu_1977_p2;
reg   [63:0] TMP_0_V_4_reg_3494;
reg   [12:0] p_Result_9_fu_1983_p4;
reg   [12:0] p_Result_9_reg_3500;
wire   [63:0] r_V_6_fu_1996_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [7:0] tmp_91_fu_2001_p1;
reg   [7:0] tmp_91_reg_3511;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_2035_p1;
reg   [63:0] newIndex11_reg_3519;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_74_fu_2019_p2;
wire   [0:0] p_Repl2_5_fu_2049_p2;
reg   [0:0] p_Repl2_5_reg_3535;
wire   [0:0] tmp_118_fu_2069_p1;
reg   [0:0] tmp_118_reg_3540;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_77_fu_2081_p2;
reg   [63:0] tmp_77_reg_3544;
wire   [1:0] rec_bits_V_2_fu_2110_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2114_p2;
wire   [10:0] tmp_81_fu_2130_p1;
wire   [63:0] r_V_17_fu_2141_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] p_Result_1_fu_2177_p4;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire   [63:0] tmp_V_1_fu_2234_p2;
reg   [63:0] tmp_V_1_reg_3586;
wire    ap_CS_fsm_state29;
reg   [0:0] tmp_25_reg_3594;
wire   [0:0] grp_fu_1251_p3;
reg   [0:0] tmp_109_reg_3598;
wire   [12:0] r_V_12_fu_2259_p1;
wire   [63:0] TMP_0_V_fu_2268_p2;
wire   [63:0] newIndex8_fu_2300_p1;
reg   [63:0] newIndex8_reg_3622;
wire    ap_CS_fsm_state32;
wire   [0:0] tmp_112_fu_2306_p1;
reg   [0:0] tmp_112_reg_3648;
wire   [7:0] TMP_1_V_1_fu_2334_p2;
reg   [7:0] TMP_1_V_1_reg_3652;
wire   [7:0] tmp_71_fu_2352_p2;
reg   [7:0] tmp_71_reg_3663;
wire   [2:0] tmp_58_fu_2459_p3;
reg   [2:0] tmp_58_reg_3669;
wire    ap_CS_fsm_state34;
wire   [12:0] new_loc1_V_fu_2505_p2;
reg   [12:0] new_loc1_V_reg_3674;
wire   [12:0] r_V_10_fu_2551_p3;
reg   [12:0] r_V_10_reg_3680;
reg   [0:0] tmp_121_reg_3685;
wire    ap_CS_fsm_state36;
wire   [3:0] now1_V_6_fu_2582_p2;
wire   [3:0] now2_V_3_fu_2592_p2;
wire   [63:0] newIndex13_fu_2635_p1;
reg   [63:0] newIndex13_reg_3733;
wire   [0:0] tmp_134_fu_2641_p3;
reg   [0:0] tmp_134_reg_3749;
wire    ap_CS_fsm_state37;
wire   [0:0] op2_assign_8_fu_2655_p2;
reg   [0:0] op2_assign_8_reg_3753;
wire   [0:0] tmp_87_fu_2661_p2;
reg   [0:0] tmp_87_reg_3758;
wire   [63:0] rhs_V_6_fu_2781_p2;
reg   [63:0] rhs_V_6_reg_3762;
wire   [63:0] newIndex17_fu_2797_p1;
reg   [63:0] newIndex17_reg_3768;
wire   [0:0] tmp_99_fu_2803_p2;
reg   [0:0] tmp_99_reg_3784;
wire   [0:0] tmp_149_fu_2809_p1;
reg   [0:0] tmp_149_reg_3788;
wire   [63:0] newIndex23_fu_2823_p1;
reg   [63:0] newIndex23_reg_3793;
wire   [3:0] now1_V_5_fu_2932_p2;
wire    ap_CS_fsm_state38;
wire   [3:0] now2_V_1_fu_2941_p2;
wire   [5:0] p_11_cast1_fu_3001_p2;
reg   [5:0] p_11_cast1_reg_3825;
wire    ap_CS_fsm_state40;
wire   [1:0] p_11_cast_fu_3007_p2;
reg   [1:0] p_11_cast_reg_3830;
wire   [63:0] newIndex19_fu_3029_p1;
reg   [63:0] newIndex19_reg_3838;
wire    ap_CS_fsm_state41;
wire   [0:0] tmp_94_fu_3013_p2;
wire   [63:0] newIndex21_fu_3050_p1;
reg   [63:0] newIndex21_reg_3848;
wire   [2:0] now2_V_s_fu_3055_p2;
reg   [2:0] now2_V_s_reg_3858;
wire   [0:0] p_Repl2_7_fu_3061_p2;
reg   [0:0] p_Repl2_7_reg_3863;
wire   [0:0] p_Repl2_8_fu_3075_p2;
reg   [0:0] p_Repl2_8_reg_3868;
wire   [7:0] tmp_98_fu_3116_p1;
wire    ap_CS_fsm_state42;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    op_V_assign_log_2_64bit_fu_1185_ap_ready;
reg   [3:0] ap_phi_mux_p_s_phi_fu_828_p34;
reg   [3:0] p_s_reg_824;
wire   [0:0] tmp_6_fu_1333_p2;
wire   [15:0] r_V_22_fu_1343_p2;
reg   [15:0] ap_phi_mux_p_4_phi_fu_885_p34;
reg   [12:0] p_03321_8_in_reg_922;
wire   [0:0] tmp_64_fu_1612_p2;
reg   [3:0] p_03333_1_in_reg_931;
reg   [1:0] p_Val2_3_reg_940;
reg   [3:0] p_03329_2_in_reg_952;
reg   [12:0] p_03313_3_in_reg_961;
reg   [63:0] TMP_0_V_3_reg_970;
reg   [31:0] op2_assign_3_reg_980;
reg   [63:0] mask_V_load_phi_reg_992;
reg   [3:0] ap_phi_mux_p_03333_2_in_phi_fu_1008_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03337_1_in_phi_fu_1017_p4;
reg   [12:0] ap_phi_mux_p_03309_1_in_in_phi_fu_1026_p4;
reg   [63:0] ap_phi_mux_p_03281_4_phi_fu_1035_p4;
reg   [10:0] p_Val2_11_reg_1042;
reg   [3:0] p_03333_3_reg_1052;
reg   [1:0] p_Val2_2_reg_1064;
wire   [63:0] TMP_0_V_7_fu_2041_p1;
reg   [63:0] ap_phi_mux_rhs_V_4_phi_fu_1088_p4;
reg   [63:0] rhs_V_4_reg_1085;
reg   [63:0] storemerge_reg_1096;
reg   [63:0] buddy_tree_V_load_1_s_reg_1106;
reg   [2:0] ap_phi_mux_p_9_phi_fu_1119_p4;
reg   [2:0] p_9_reg_1115;
reg   [12:0] ap_phi_mux_p_1_phi_fu_1129_p4;
reg   [12:0] p_1_reg_1126;
reg   [63:0] ap_phi_mux_p_03281_1_phi_fu_1138_p4;
reg   [63:0] p_03281_1_reg_1135;
reg   [3:0] p_3_reg_1144;
reg   [3:0] p_8_reg_1154;
reg   [7:0] p_03321_5_in_reg_1164;
reg   [2:0] p_03329_1_reg_1174;
wire   [63:0] tmp_8_fu_1394_p1;
wire   [63:0] tmp_21_fu_1437_p1;
wire   [0:0] tmp_82_fu_1455_p1;
wire   [63:0] tmp_26_fu_1851_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_592_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_600_p3;
wire   [63:0] tmp_39_fu_2294_p1;
wire   [63:0] tmp_79_fu_2576_p1;
wire   [63:0] tmp_84_fu_2630_p1;
wire   [0:0] tmp_142_fu_2829_p1;
wire   [0:0] tmp_129_fu_2961_p1;
reg   [7:0] cmd_fu_280;
reg   [31:0] cnt_1_fu_284;
wire   [31:0] cnt_2_fu_2854_p2;
reg   [63:0] rhs_V_3_fu_288;
wire    ap_CS_fsm_state26;
reg   [12:0] loc2_V_fu_292;
wire   [12:0] loc2_V_2_cast_fu_2606_p1;
wire   [12:0] loc2_V_2_fu_2848_p2;
reg   [12:0] loc1_V_7_fu_296;
wire   [12:0] loc1_V_8_cast_fu_2588_p1;
wire   [12:0] loc1_V_9_fu_2913_p1;
wire   [31:0] output_addr_V_fu_2263_p1;
wire   [31:0] output_addr_V_1_fu_2559_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] r_V_16_fu_2134_p2;
reg   [63:0] p_Result_s_fu_2151_p4;
wire   [63:0] r_V_14_fu_2190_p2;
reg   [63:0] p_Result_2_fu_2208_p4;
wire   [63:0] tmp_72_fu_2280_p2;
wire   [63:0] r_V_21_fu_2841_p2;
reg   [63:0] p_Result_4_fu_2888_p4;
wire    ap_CS_fsm_state39;
reg   [63:0] tmp_146_fu_3095_p4;
wire   [63:0] r_V_15_fu_2197_p2;
reg   [63:0] p_Result_3_fu_2218_p4;
wire   [63:0] tmp_78_fu_2569_p2;
reg   [63:0] tmp_147_fu_3124_p4;
wire   [7:0] p_2_fu_2993_p2;
wire   [14:0] tmp_fu_1299_p1;
wire   [15:0] tmp_size_V_fu_1311_p2;
wire   [15:0] rhs_V_1_fu_1338_p2;
wire   [2:0] newIndex3_fu_1372_p4;
wire   [2:0] newIndex1_fu_1415_p4;
wire   [3:0] r_V_1_fu_1431_p2;
wire   [31:0] tmp_9_fu_1442_p1;
wire   [31:0] op2_assign_9_fu_1445_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_1458_p3;
wire   [63:0] tmp_24_fu_1483_p1;
wire   [63:0] r_V_2_fu_1487_p2;
wire   [2:0] newIndex9_fu_1526_p4;
wire   [0:0] tmp_110_fu_1542_p3;
wire   [0:0] tmp_111_fu_1550_p1;
wire   [0:0] tmp_36_fu_1554_p2;
wire   [31:0] tmp_38_fu_1560_p1;
wire   [31:0] tmp_40_fu_1564_p1;
wire   [31:0] op2_assign_1_fu_1567_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_1577_p3;
wire  signed [63:0] tmp_41_fu_1573_p1;
wire   [63:0] tmp_63_fu_1599_p1;
wire   [63:0] r_V_7_fu_1603_p2;
wire   [1:0] rec_bits_V_1_fu_1608_p1;
wire   [0:0] tmp_133_fu_1652_p3;
wire   [1:0] tmp_90_fu_1668_p4;
wire   [1:0] tmp_89_fu_1680_p4;
wire   [2:0] newIndex14_fu_1704_p4;
wire   [63:0] tmp_93_fu_1720_p1;
wire   [63:0] lhs_V_2_fu_1729_p3;
wire  signed [3:0] r_V_26_fu_1748_p2;
wire   [3:0] tmp_12_fu_1768_p2;
wire   [31:0] tmp_11_fu_1765_p1;
wire  signed [31:0] tmp_15_cast_fu_1774_p1;
wire  signed [15:0] tmp_13_cast_fu_1761_p1;
wire   [31:0] tmp_13_fu_1778_p2;
wire   [15:0] tmp_14_fu_1784_p2;
wire   [0:0] tmp_15_fu_1753_p3;
wire   [12:0] tmp_16_fu_1789_p1;
wire   [12:0] tmp_27_fu_1793_p1;
wire   [3:0] tmp_18_fu_1808_p2;
wire   [15:0] tmp_26_cast_fu_1805_p1;
wire   [15:0] tmp_31_cast_fu_1813_p1;
wire   [15:0] tmp_19_fu_1817_p2;
wire   [12:0] tmp_20_fu_1827_p2;
wire   [12:0] tmp_23_fu_1831_p1;
wire   [13:0] lhs_V_3_cast_fu_1841_p1;
wire   [13:0] r_V_3_fu_1845_p2;
wire   [6:0] newIndex5_fu_1856_p4;
wire   [7:0] group_tree_V_load_1_s_fu_1874_p3;
wire   [12:0] TMP_0_V_1_cast_fu_1891_p1;
wire   [12:0] r_V_4_fu_1903_p2;
wire   [0:0] tmp_88_fu_1923_p3;
wire   [0:0] tmp_29_fu_1931_p2;
wire   [11:0] p_03309_1_in_fu_1943_p4;
wire   [12:0] tmp_31_fu_1953_p1;
wire   [12:0] loc_tree_V_fu_1957_p2;
wire   [31:0] tmp_33_fu_1963_p1;
wire   [31:0] op2_assign_s_fu_1967_p2;
wire  signed [63:0] tmp_34_fu_1973_p1;
wire   [63:0] tmp_35_fu_1993_p1;
wire   [0:0] tmp_73_fu_2007_p2;
wire   [0:0] not_s_fu_2013_p2;
wire   [2:0] newIndex10_fu_2025_p4;
wire   [1:0] tmp_135_fu_2045_p1;
wire   [31:0] tmp_75_fu_2055_p1;
wire   [31:0] op2_assign_2_fu_2059_p2;
wire   [63:0] buddy_tree_V_load_5_s_fu_2073_p3;
wire  signed [63:0] tmp_76_fu_2065_p1;
wire   [12:0] p_Val2_15_cast_fu_2087_p1;
reg   [12:0] p_Result_10_fu_2091_p4;
wire   [63:0] tmp_80_fu_2101_p1;
wire   [63:0] r_V_13_fu_2105_p2;
wire   [9:0] tmp_124_fu_2120_p4;
wire   [31:0] i_assign_fu_2147_p1;
wire   [3:0] tmp_137_fu_2161_p4;
wire   [0:0] p_Repl2_6_fu_2171_p2;
wire   [31:0] i_assign_1_fu_2204_p1;
wire   [63:0] tmp_22_fu_2228_p2;
wire   [3:0] grp_fu_1259_p2;
wire   [15:0] tmp_42_cast_fu_2249_p1;
wire   [15:0] tmp_41_cast_fu_2245_p1;
wire   [15:0] tmp_47_fu_2253_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_2273_p3;
wire   [3:0] r_V_5_fu_2288_p2;
wire   [6:0] grp_fu_1265_p4;
wire   [7:0] tmp_113_fu_2318_p1;
wire   [7:0] group_tree_V_load_ph_fu_2310_p3;
wire   [7:0] TMP_1_V_fu_2322_p2;
wire   [7:0] p_5_fu_2328_p2;
wire   [7:0] tmp25_fu_2340_p2;
wire   [7:0] tmp_70_fu_2346_p2;
wire   [0:0] tmp_43_fu_2358_p2;
wire   [0:0] tmp_45_fu_2376_p2;
wire   [0:0] tmp_44_fu_2371_p2;
wire   [0:0] tmp_46_fu_2389_p2;
wire   [2:0] tmp_65_cast_cast_fu_2381_p3;
wire   [2:0] tmp_56_cast_fu_2363_p3;
wire   [0:0] tmp_50_fu_2408_p2;
wire   [0:0] tmp_49_fu_2403_p2;
wire   [0:0] tmp_52_fu_2421_p2;
wire   [2:0] tmp_51_fu_2413_p3;
wire   [2:0] tmp_48_fu_2395_p3;
wire   [0:0] tmp_55_fu_2440_p2;
wire   [0:0] tmp_54_fu_2435_p2;
wire   [0:0] tmp_57_fu_2453_p2;
wire   [2:0] tmp_56_fu_2445_p3;
wire   [2:0] tmp_53_fu_2427_p3;
wire   [3:0] tmp_59_fu_2475_p2;
wire   [15:0] tmp_84_cast_fu_2471_p1;
wire   [15:0] tmp_90_cast_fu_2481_p1;
wire   [15:0] tmp_60_fu_2485_p2;
wire   [12:0] r_V_8_fu_2491_p1;
wire   [12:0] loc_tree_V_2_fu_2467_p1;
wire   [12:0] tmp_62_fu_2499_p2;
wire   [12:0] tmp_61_fu_2495_p1;
wire  signed [3:0] tmp_115_fu_2511_p1;
wire  signed [3:0] tmp_65_fu_2519_p0;
wire  signed [3:0] tmp_67_fu_2526_p1;
wire   [3:0] tmp_67_fu_2526_p2;
wire   [12:0] tmp_99_cast_fu_2532_p1;
wire   [31:0] tmp_66_fu_2523_p1;
wire  signed [31:0] tmp_65_fu_2519_p1;
wire   [31:0] tmp_69_fu_2541_p2;
wire   [0:0] tmp_115_fu_2511_p3;
wire   [12:0] tmp_68_fu_2536_p2;
wire   [12:0] tmp_116_fu_2547_p1;
wire   [63:0] op2_assign_fu_2564_p2;
wire   [8:0] loc2_V_3_fu_2598_p3;
wire   [0:0] rev_fu_2649_p2;
wire   [0:0] tmp_141_fu_2681_p3;
wire   [1:0] tmp_95_fu_2697_p4;
wire   [1:0] tmp_96_fu_2709_p4;
wire   [1:0] tmp_140_fu_2667_p1;
wire   [0:0] sel_tmp_fu_2729_p2;
wire   [63:0] tmp_95_fu_2697_p5;
wire   [63:0] mask_V_load_114_phi_s_fu_2689_p3;
wire   [0:0] sel_tmp2_fu_2743_p2;
wire   [63:0] tmp_96_fu_2709_p5;
wire   [63:0] sel_tmp1_fu_2735_p3;
wire   [0:0] sel_tmp4_fu_2757_p2;
wire   [63:0] mask_V_load_113_phi_s_fu_2721_p3;
wire   [63:0] sel_tmp3_fu_2749_p3;
wire   [63:0] mask_V_load_1_phi_fu_2763_p3;
wire   [63:0] tmp_97_fu_2771_p1;
wire   [63:0] r_V_20_fu_2775_p2;
wire   [2:0] newIndex16_fu_2787_p4;
wire   [2:0] newIndex22_fu_2813_p4;
wire   [63:0] lhs_V_5_fu_2833_p3;
wire   [63:0] p_Val2_16_fu_2881_p3;
wire   [31:0] i_assign_3_fu_2877_p1;
wire   [11:0] loc1_V_6_fu_2903_p4;
wire   [0:0] op2_assign_7_fu_2922_p2;
wire   [3:0] tmp_100_fu_2928_p1;
wire   [3:0] tmp_101_fu_2938_p1;
wire   [1:0] tmp_128_fu_2951_p1;
wire   [7:0] group_tree_V_load_3_s_fu_2965_p3;
wire   [5:0] tmp_127_fu_2947_p1;
wire   [7:0] rhs_i_i_fu_2955_p2;
wire   [5:0] tmp_131_fu_2989_p1;
wire   [5:0] tmp_86_fu_2983_p2;
wire   [1:0] tmp_130_fu_2979_p1;
wire   [1:0] tmp_85_fu_2973_p2;
wire   [1:0] newIndex18_fu_3019_p4;
wire   [2:0] now2_V_fu_3034_p2;
wire   [1:0] newIndex20_fu_3040_p4;
wire   [3:0] tmp_144_fu_3066_p4;
wire   [6:0] loc1_V_s_fu_3081_p4;
wire   [31:0] i_assign_2_fu_3091_p1;
wire   [5:0] loc1_V_7_1_fu_3106_p4;
wire   [31:0] i_assign_2_1_fu_3120_p1;
reg   [40:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA128_theta_groubkb #(
    .DataWidth( 8 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA128_theta_groubkb #(
    .DataWidth( 8 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA128_theta_groudEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA128_theta_shifeOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA128_theta_buddfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA128_theta_buddg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA128_theta_addrhbi #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_s_reg_824),
    .q0(addr_layer_map_V_q0)
);

HTA128_theta_addribs #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(reg_1073),
    .q0(addr_tree_map_V_q0)
);

HTA128_theta_markjbC #(
    .DataWidth( 8 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit op_V_assign_log_2_64bit_fu_1185(
    .ap_ready(op_V_assign_log_2_64bit_fu_1185_ap_ready),
    .tmp_V(tmp_V_1_reg_3586),
    .ap_return(op_V_assign_log_2_64bit_fu_1185_ap_return)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_90_fu_1668_p4),
    .dout(tmp_90_fu_1668_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_89_fu_1680_p4),
    .dout(tmp_89_fu_1680_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_95_fu_2697_p4),
    .dout(tmp_95_fu_2697_p5)
);

HTA128_theta_mux_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA128_theta_mux_kbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_96_fu_2709_p4),
    .dout(tmp_96_fu_2709_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_3_reg_970 <= r_V_25_reg_3403;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_64_fu_1612_p2 == 1'd0) | (tmp_28_reg_3310 == 1'd1)))) begin
        TMP_0_V_3_reg_970 <= tmp_V_reg_3267;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_load_1_s_reg_1106 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_load_1_s_reg_1106 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_280 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_280 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_134_reg_3749 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1))) begin
        cnt_1_fu_284 <= cnt_2_fu_2854_p2;
    end else if (((grp_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        cnt_1_fu_284 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_99_reg_3784 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1))) begin
                loc1_V_7_fu_296[6 : 0] <= loc1_V_9_fu_2913_p1[6 : 0];
    end else if (((grp_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc1_V_7_fu_296[6 : 0] <= loc1_V_8_cast_fu_2588_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_134_reg_3749 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1))) begin
                loc2_V_fu_292[12 : 1] <= loc2_V_2_fu_2848_p2[12 : 1];
    end else if (((grp_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc2_V_fu_292[12 : 1] <= loc2_V_2_cast_fu_2606_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_126_fu_1630_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_132_fu_1638_p1 == 2'd3)) begin
            mask_V_load_phi_reg_992 <= mask_V_load27_phi_ca_fu_1692_p3;
        end else if ((tmp_132_fu_1638_p1 == 2'd2)) begin
            mask_V_load_phi_reg_992 <= mask_V_load26_phi_ca_fu_1660_p3;
        end else if ((tmp_132_fu_1638_p1 == 2'd1)) begin
            mask_V_load_phi_reg_992 <= tmp_90_fu_1668_p5;
        end else if ((tmp_132_fu_1638_p1 == 2'd0)) begin
            mask_V_load_phi_reg_992 <= tmp_89_fu_1680_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        op2_assign_3_reg_980 <= cnt_fu_1742_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_64_fu_1612_p2 == 1'd0) | (tmp_28_reg_3310 == 1'd1)))) begin
        op2_assign_3_reg_980 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_03281_1_reg_1135 <= TMP_0_V_fu_2268_p2;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_109_reg_3598 == 1'd1))) begin
        p_03281_1_reg_1135 <= p_4_cast_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        p_03281_4_reg_1032 <= TMP_0_V_4_reg_3494;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03281_4_reg_1032 <= TMP_0_V_1_fu_1888_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        p_03309_1_in_in_reg_1023 <= p_Result_9_reg_3500;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03309_1_in_in_reg_1023 <= p_Result_8_fu_1894_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03313_3_in_reg_961 <= p_Repl2_s_reg_3345;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_64_fu_1612_p2 == 1'd0) | (tmp_28_reg_3310 == 1'd1)))) begin
        p_03313_3_in_reg_961 <= loc1_V_10_reg_3235;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03321_5_in_reg_1164 <= reg_1073;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03321_5_in_reg_1164 <= tmp_98_fu_3116_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_reg_3310 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_64_fu_1612_p2 == 1'd1))) begin
        p_03321_8_in_reg_922 <= p_Result_7_fu_1590_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03321_8_in_reg_922 <= p_Result_6_fu_1474_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03329_1_reg_1174 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03329_1_reg_1174 <= now2_V_s_reg_3858;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03329_2_in_reg_952 <= p_Repl2_9_reg_3351;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_64_fu_1612_p2 == 1'd0) | (tmp_28_reg_3310 == 1'd1)))) begin
        p_03329_2_in_reg_952 <= ans_V_reg_3212;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_reg_3310 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_64_fu_1612_p2 == 1'd1))) begin
        p_03333_1_in_reg_931 <= now1_V_1_reg_3305;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03333_1_in_reg_931 <= ans_V_reg_3212;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        p_03333_2_in_reg_1005 <= now1_V_2_reg_3480;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03333_2_in_reg_1005 <= ans_V_reg_3212;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03333_3_reg_1052 <= now1_V_3_fu_2114_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03333_3_reg_1052 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        p_03337_1_in_reg_1014 <= r_V_6_fu_1996_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03337_1_in_reg_1014 <= r_V_11_cast_fu_1909_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_1_reg_1126 <= r_V_12_fu_2259_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_109_reg_3598 == 1'd1))) begin
        p_1_reg_1126 <= r_V_10_reg_3680;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1))) begin
        p_3_reg_1144 <= now1_V_5_fu_2932_p2;
    end else if (((grp_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_3_reg_1144 <= now1_V_6_fu_2582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1))) begin
        p_8_reg_1154 <= now2_V_1_fu_2941_p2;
    end else if (((grp_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_8_reg_1154 <= now2_V_3_fu_2592_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_9_reg_1115 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_109_reg_3598 == 1'd1))) begin
        p_9_reg_1115 <= tmp_58_reg_3669;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_1042[7 : 0] <= tmp_81_fu_2130_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_1042[7 : 0] <= loc1_V_9_cast_cast_reg_3241[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_1064 <= rec_bits_V_2_fu_2110_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_1064 <= rec_bits_V_3_reg_3485;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_reg_3310 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_64_fu_1612_p2 == 1'd1))) begin
        p_Val2_3_reg_940 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_940 <= rec_bits_V_fu_1492_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(r_V_22_fu_1343_p2 == 16'd32768) & ~(r_V_22_fu_1343_p2 == 16'd16384) & ~(r_V_22_fu_1343_p2 == 16'd8192) & ~(r_V_22_fu_1343_p2 == 16'd4096) & ~(r_V_22_fu_1343_p2 == 16'd2048) & ~(r_V_22_fu_1343_p2 == 16'd1024) & ~(r_V_22_fu_1343_p2 == 16'd512) & ~(r_V_22_fu_1343_p2 == 16'd256) & ~(r_V_22_fu_1343_p2 == 16'd128) & ~(r_V_22_fu_1343_p2 == 16'd64) & ~(r_V_22_fu_1343_p2 == 16'd32) & ~(r_V_22_fu_1343_p2 == 16'd16) & ~(r_V_22_fu_1343_p2 == 16'd8) & ~(r_V_22_fu_1343_p2 == 16'd4) & ~(r_V_22_fu_1343_p2 == 16'd2) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd8;
    end else if (((r_V_22_fu_1343_p2 == 16'd32768) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd7;
    end else if (((r_V_22_fu_1343_p2 == 16'd16384) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd6;
    end else if (((r_V_22_fu_1343_p2 == 16'd8192) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd5;
    end else if (((r_V_22_fu_1343_p2 == 16'd4096) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd4;
    end else if (((r_V_22_fu_1343_p2 == 16'd2048) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd3;
    end else if (((r_V_22_fu_1343_p2 == 16'd1024) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd2;
    end else if (((r_V_22_fu_1343_p2 == 16'd512) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd1;
    end else if (((r_V_22_fu_1343_p2 == 16'd256) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd0;
    end else if (((r_V_22_fu_1343_p2 == 16'd128) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd15;
    end else if (((r_V_22_fu_1343_p2 == 16'd64) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd14;
    end else if (((r_V_22_fu_1343_p2 == 16'd32) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd13;
    end else if (((r_V_22_fu_1343_p2 == 16'd16) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd12;
    end else if (((r_V_22_fu_1343_p2 == 16'd8) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd11;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1333_p2 == 1'd1) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd4) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)))) begin
        p_s_reg_824 <= 4'd10;
    end else if (((r_V_22_fu_1343_p2 == 16'd2) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        p_s_reg_824 <= 4'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_126_fu_1630_p3 == 1'd1))) begin
        reg_1073 <= 8'd0;
    end else if (((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1))) begin
        reg_1073 <= addr_tree_map_V_load_reg_3226;
    end else if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30))) begin
        reg_1073 <= op_V_assign_log_2_64bit_fu_1185_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_134_reg_3749 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1))) begin
        rhs_V_3_fu_288 <= rhs_V_6_reg_3762;
    end else if (((grp_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        rhs_V_3_fu_288 <= ap_phi_mux_p_03281_1_phi_fu_1138_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_126_fu_1630_p3 == 1'd1))) begin
        rhs_V_4_reg_1085 <= TMP_0_V_3_reg_970;
    end else if (((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1))) begin
        rhs_V_4_reg_1085 <= TMP_0_V_7_fu_2041_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        storemerge_reg_1096 <= r_V_17_fu_2141_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        storemerge_reg_1096 <= p_Result_1_fu_2177_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_fu_1937_p2 == 1'd1))) begin
        TMP_0_V_4_reg_3494 <= TMP_0_V_4_fu_1977_p2;
        p_Result_9_reg_3500 <= p_Result_9_fu_1983_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        TMP_1_V_1_reg_3652 <= TMP_1_V_1_fu_2334_p2;
        tmp_112_reg_3648 <= tmp_112_fu_2306_p1;
        tmp_71_reg_3663 <= tmp_71_fu_2352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3226 <= addr_tree_map_V_q0;
        ans_V_reg_3212 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3235[7 : 0] <= loc1_V_10_fu_1407_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3241[7 : 0] <= loc1_V_9_cast_cast_fu_1411_p1[7 : 0];
        tmp_4_reg_3222 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3147[15 : 1] <= free_target_V_fu_1303_p3[15 : 1];
        p_Result_5_reg_3154 <= p_Result_5_fu_1317_p4;
        size_V_reg_3142 <= size_V_fu_1295_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3295[11 : 0] <= loc1_V_11_fu_1506_p1[11 : 0];
        loc1_V_reg_3290 <= {{p_03321_8_in_reg_922[12:1]}};
        now1_V_1_reg_3305 <= now1_V_1_fu_1514_p2;
        tmp_108_reg_3300 <= tmp_108_fu_1510_p1;
        tmp_28_reg_3310 <= tmp_28_fu_1520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_5_reg_3429 <= loc_tree_V_5_fu_1835_p2;
        newIndex6_reg_3434[6 : 0] <= newIndex6_fu_1865_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_74_fu_2019_p2 == 1'd1) & (tmp_4_reg_3222 == 1'd1))) begin
        newIndex11_reg_3519[2 : 0] <= newIndex11_fu_2035_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (grp_fu_1251_p3 == 1'd1))) begin
        newIndex13_reg_3733[6 : 0] <= newIndex13_fu_2635_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_126_fu_1630_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3387[2 : 0] <= newIndex15_fu_1714_p1[2 : 0];
        tmp_139_reg_3382 <= tmp_139_fu_1700_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_134_fu_2641_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_87_fu_2661_p2 == 1'd1))) begin
        newIndex17_reg_3768[2 : 0] <= newIndex17_fu_2797_p1[2 : 0];
        rhs_V_6_reg_3762 <= rhs_V_6_fu_2781_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_94_fu_3013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        newIndex19_reg_3838[1 : 0] <= newIndex19_fu_3029_p1[1 : 0];
        newIndex21_reg_3848[1 : 0] <= newIndex21_fu_3050_p1[1 : 0];
        now2_V_s_reg_3858 <= now2_V_s_fu_3055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_99_fu_2803_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_87_fu_2661_p2 == 1'd1))) begin
        newIndex23_reg_3793[2 : 0] <= newIndex23_fu_2823_p1[2 : 0];
        tmp_149_reg_3788 <= tmp_149_fu_2809_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_1399_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex2_reg_3246[2 : 0] <= newIndex2_fu_1425_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        newIndex4_reg_3180[2 : 0] <= newIndex4_fu_1382_p1[2 : 0];
        p_4_cast_reg_3170[15 : 0] <= p_4_cast_fu_1364_p1[15 : 0];
        tmp_83_reg_3175 <= tmp_83_fu_1368_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        newIndex8_reg_3622[6 : 0] <= newIndex8_fu_2300_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_28_fu_1520_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3314[2 : 0] <= newIndex_fu_1536_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        new_loc1_V_reg_3674 <= new_loc1_V_fu_2505_p2;
        tmp_58_reg_3669 <= tmp_58_fu_2459_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3480 <= now1_V_2_fu_1913_p2;
        rec_bits_V_3_reg_3485 <= rec_bits_V_3_fu_1919_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        op2_assign_8_reg_3753 <= op2_assign_8_fu_2655_p2;
        tmp_134_reg_3749 <= p_3_reg_1144[32'd3];
        tmp_87_reg_3758 <= tmp_87_fu_2661_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_11_cast1_reg_3825 <= p_11_cast1_fu_3001_p2;
        p_11_cast_reg_3830 <= p_11_cast_fu_3007_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_6_reg_3459 <= p_6_fu_1882_p2;
        tmp_37_reg_3455 <= tmp_37_fu_1871_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1))) begin
        p_Repl2_5_reg_3535 <= p_Repl2_5_fu_2049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_94_fu_3013_p2 == 1'd1))) begin
        p_Repl2_7_reg_3863 <= p_Repl2_7_fu_3061_p2;
        p_Repl2_8_reg_3868 <= p_Repl2_8_fu_3075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_9_reg_3351 <= p_Repl2_9_fu_1624_p2;
        p_Repl2_s_reg_3345[12 : 1] <= p_Repl2_s_fu_1618_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        r_V_10_reg_3680 <= r_V_10_fu_2551_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_19_reg_3408 <= r_V_19_fu_1736_p2;
        r_V_25_reg_3403 <= r_V_25_fu_1723_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_reg_3424 <= r_V_fu_1823_p1;
        tmp_17_reg_3419 <= tmp_17_fu_1797_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1281 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd0))) begin
        tmp_109_reg_3598 <= p_s_reg_824[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_10_reg_3275 <= tmp_10_fu_1466_p2;
        tmp_V_reg_3267 <= tmp_V_fu_1451_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_118_reg_3540 <= tmp_118_fu_2069_p1;
        tmp_77_reg_3544 <= tmp_77_fu_2081_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_121_reg_3685 <= p_s_reg_824[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_25_reg_3594 <= tmp_25_fu_2240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_30_reg_3490 <= tmp_30_fu_1937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_42_reg_3330 <= tmp_42_fu_1584_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_7_reg_3198 <= tmp_7_fu_1388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_91_reg_3511 <= tmp_91_fu_2001_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (tmp_87_fu_2661_p2 == 1'd1))) begin
        tmp_99_reg_3784 <= tmp_99_fu_2803_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_V_1_reg_3586 <= tmp_V_1_fu_2234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_s_reg_3160 <= tmp_s_fu_1327_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_address0 = tmp_79_fu_2576_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_8_fu_1394_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_address0 = tmp_79_fu_2576_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_8_fu_1394_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        alloc_addr = output_addr_V_1_fu_2559_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        alloc_addr = output_addr_V_fu_2263_p1;
    end else if (((1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state31)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state35)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_30_fu_1937_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_109_reg_3598 == 1'd1))) begin
        ap_phi_mux_p_03281_1_phi_fu_1138_p4 = p_4_cast_reg_3170;
    end else begin
        ap_phi_mux_p_03281_1_phi_fu_1138_p4 = p_03281_1_reg_1135;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        ap_phi_mux_p_03281_4_phi_fu_1035_p4 = TMP_0_V_4_reg_3494;
    end else begin
        ap_phi_mux_p_03281_4_phi_fu_1035_p4 = p_03281_4_reg_1032;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        ap_phi_mux_p_03309_1_in_in_phi_fu_1026_p4 = p_Result_9_reg_3500;
    end else begin
        ap_phi_mux_p_03309_1_in_in_phi_fu_1026_p4 = p_03309_1_in_in_reg_1023;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        ap_phi_mux_p_03333_2_in_phi_fu_1008_p4 = now1_V_2_reg_3480;
    end else begin
        ap_phi_mux_p_03333_2_in_phi_fu_1008_p4 = p_03333_2_in_reg_1005;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_30_reg_3490 == 1'd1))) begin
        ap_phi_mux_p_03337_1_in_phi_fu_1017_p4 = r_V_6_fu_1996_p2;
    end else begin
        ap_phi_mux_p_03337_1_in_phi_fu_1017_p4 = p_03337_1_in_reg_1014;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_109_reg_3598 == 1'd1))) begin
        ap_phi_mux_p_1_phi_fu_1129_p4 = r_V_10_reg_3680;
    end else begin
        ap_phi_mux_p_1_phi_fu_1129_p4 = p_1_reg_1126;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1333_p2 == 1'd1) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_4_phi_fu_885_p34 = 16'd0;
    end else if (((~(r_V_22_fu_1343_p2 == 16'd32768) & ~(r_V_22_fu_1343_p2 == 16'd16384) & ~(r_V_22_fu_1343_p2 == 16'd8192) & ~(r_V_22_fu_1343_p2 == 16'd4096) & ~(r_V_22_fu_1343_p2 == 16'd2048) & ~(r_V_22_fu_1343_p2 == 16'd1024) & ~(r_V_22_fu_1343_p2 == 16'd512) & ~(r_V_22_fu_1343_p2 == 16'd256) & ~(r_V_22_fu_1343_p2 == 16'd128) & ~(r_V_22_fu_1343_p2 == 16'd64) & ~(r_V_22_fu_1343_p2 == 16'd32) & ~(r_V_22_fu_1343_p2 == 16'd16) & ~(r_V_22_fu_1343_p2 == 16'd8) & ~(r_V_22_fu_1343_p2 == 16'd4) & ~(r_V_22_fu_1343_p2 == 16'd2) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd32768) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd16384) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd8192) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd4096) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd2048) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd1024) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd512) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd256) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd128) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd64) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd32) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd16) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd8) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd4) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd2) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)))) begin
        ap_phi_mux_p_4_phi_fu_885_p34 = r_V_22_fu_1343_p2;
    end else begin
        ap_phi_mux_p_4_phi_fu_885_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_109_reg_3598 == 1'd1))) begin
        ap_phi_mux_p_9_phi_fu_1119_p4 = tmp_58_reg_3669;
    end else begin
        ap_phi_mux_p_9_phi_fu_1119_p4 = p_9_reg_1115;
    end
end

always @ (*) begin
    if ((~(r_V_22_fu_1343_p2 == 16'd32768) & ~(r_V_22_fu_1343_p2 == 16'd16384) & ~(r_V_22_fu_1343_p2 == 16'd8192) & ~(r_V_22_fu_1343_p2 == 16'd4096) & ~(r_V_22_fu_1343_p2 == 16'd2048) & ~(r_V_22_fu_1343_p2 == 16'd1024) & ~(r_V_22_fu_1343_p2 == 16'd512) & ~(r_V_22_fu_1343_p2 == 16'd256) & ~(r_V_22_fu_1343_p2 == 16'd128) & ~(r_V_22_fu_1343_p2 == 16'd64) & ~(r_V_22_fu_1343_p2 == 16'd32) & ~(r_V_22_fu_1343_p2 == 16'd16) & ~(r_V_22_fu_1343_p2 == 16'd8) & ~(r_V_22_fu_1343_p2 == 16'd4) & ~(r_V_22_fu_1343_p2 == 16'd2) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd8;
    end else if (((r_V_22_fu_1343_p2 == 16'd32768) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd7;
    end else if (((r_V_22_fu_1343_p2 == 16'd16384) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd6;
    end else if (((r_V_22_fu_1343_p2 == 16'd8192) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd5;
    end else if (((r_V_22_fu_1343_p2 == 16'd4096) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd4;
    end else if (((r_V_22_fu_1343_p2 == 16'd2048) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd3;
    end else if (((r_V_22_fu_1343_p2 == 16'd1024) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd2;
    end else if (((r_V_22_fu_1343_p2 == 16'd512) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd1;
    end else if (((r_V_22_fu_1343_p2 == 16'd256) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd0;
    end else if (((r_V_22_fu_1343_p2 == 16'd128) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd15;
    end else if (((r_V_22_fu_1343_p2 == 16'd64) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd14;
    end else if (((r_V_22_fu_1343_p2 == 16'd32) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd13;
    end else if (((r_V_22_fu_1343_p2 == 16'd16) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd12;
    end else if (((r_V_22_fu_1343_p2 == 16'd8) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd11;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1333_p2 == 1'd1) & (tmp_s_fu_1327_p2 == 1'd1)) | ((r_V_22_fu_1343_p2 == 16'd4) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1)))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd10;
    end else if (((r_V_22_fu_1343_p2 == 16'd2) & (tmp_6_fu_1333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 4'd9;
    end else begin
        ap_phi_mux_p_s_phi_fu_828_p34 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1))) begin
        ap_phi_mux_rhs_V_4_phi_fu_1088_p4 = TMP_0_V_7_fu_2041_p1;
    end else begin
        ap_phi_mux_rhs_V_4_phi_fu_1088_p4 = rhs_V_4_reg_1085;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3793;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address0 = newIndex17_fu_2797_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_address0 = buddy_tree_V_0_addr_6_gep_fu_592_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_address0 = newIndex4_reg_3180;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address0 = newIndex11_reg_3519;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1)) | ((tmp_4_reg_3222 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1)) | ((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1)))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_74_fu_2019_p2 == 1'd1) & (tmp_4_reg_3222 == 1'd1))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_2035_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3387;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1714_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3314;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1536_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3246;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1425_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_1382_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3838;
    end else if (((tmp_94_fu_3013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_3029_p1;
    end else if (((1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_94_fu_3013_p2 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3768;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address1 = newIndex23_fu_2823_p1;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_74_fu_2019_p2 == 1'd1) & (tmp_4_reg_3222 == 1'd1)) | ((tmp_4_reg_3222 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1)) | ((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_94_fu_3013_p2 == 1'd1)) | ((tmp_94_fu_3013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d0 = p_Result_4_fu_2888_p4;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_d0 = tmp_72_fu_2280_p2;
    end else if (((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1))) begin
        buddy_tree_V_0_d0 = p_Result_2_fu_2208_p4;
    end else if (((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1))) begin
        buddy_tree_V_0_d0 = r_V_14_fu_2190_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_d0 = p_Result_s_fu_2151_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d0 = r_V_16_fu_2134_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d0 = tmp_77_reg_3544;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_19_reg_3408;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_42_reg_3330;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_10_fu_1466_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d1 = tmp_146_fu_3095_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d1 = r_V_21_fu_2841_p2;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_149_reg_3788 == 1'd0) & (tmp_99_reg_3784 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1)) | ((tmp_118_reg_3540 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_139_reg_3382 == 1'd1)) | ((tmp_28_reg_3310 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_108_reg_3300 == 1'd1)) | ((tmp_82_fu_1455_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_83_reg_3175 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1)) | ((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_134_reg_3749 == 1'd0) & (tmp_142_fu_2829_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address0 = newIndex23_reg_3793;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2797_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        buddy_tree_V_1_address0 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_address0 = buddy_tree_V_1_addr_6_gep_fu_600_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_address0 = newIndex4_reg_3180;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address0 = newIndex11_reg_3519;
    end else if ((((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1)) | ((tmp_4_reg_3222 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_s_reg_3160 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_7_reg_3198 == 1'd1)) | ((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1)) | ((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1)))) begin
        buddy_tree_V_1_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_74_fu_2019_p2 == 1'd1) & (tmp_4_reg_3222 == 1'd1))) begin
        buddy_tree_V_1_address0 = newIndex11_fu_2035_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3387;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1714_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3314;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1536_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3246;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1425_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_1382_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3848;
    end else if (((tmp_94_fu_3013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_1_address1 = newIndex21_fu_3050_p1;
    end else if (((1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_94_fu_3013_p2 == 1'd1)))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address1 = newIndex17_reg_3768;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2823_p1;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_74_fu_2019_p2 == 1'd1) & (tmp_4_reg_3222 == 1'd1)) | ((tmp_4_reg_3222 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)) | ((tmp_s_reg_3160 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_7_reg_3198 == 1'd1)) | ((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1)) | ((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_94_fu_3013_p2 == 1'd1)) | ((tmp_94_fu_3013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d0 = p_Result_4_fu_2888_p4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d0 = tmp_78_fu_2569_p2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_d0 = tmp_72_fu_2280_p2;
    end else if (((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1))) begin
        buddy_tree_V_1_d0 = p_Result_3_fu_2218_p4;
    end else if (((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1))) begin
        buddy_tree_V_1_d0 = r_V_15_fu_2197_p2;
    end else if (((tmp_s_reg_3160 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_7_reg_3198 == 1'd1))) begin
        buddy_tree_V_1_d0 = storemerge_reg_1096;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d0 = tmp_77_reg_3544;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_19_reg_3408;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_42_reg_3330;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_10_fu_1466_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d1 = tmp_147_fu_3124_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d1 = r_V_21_fu_2841_p2;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_99_reg_3784 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_149_reg_3788 == 1'd1) & (tmp_87_reg_3758 == 1'd1)) | ((1'b1 == ap_CS_fsm_state36) & (tmp_109_reg_3598 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_118_reg_3540 == 1'd1)) | ((tmp_139_reg_3382 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_28_reg_3310 == 1'd0) & (tmp_108_reg_3300 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_82_fu_1455_p1 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31) & (tmp_83_reg_3175 == 1'd1)) | ((tmp_s_reg_3160 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_7_reg_3198 == 1'd1)) | ((tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_121_reg_3685 == 1'd1) & (tmp_s_reg_3160 == 1'd1)) | ((tmp_121_reg_3685 == 1'd0) & (tmp_25_reg_3594 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_s_reg_3160 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_134_reg_3749 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_87_reg_3758 == 1'd1) & (tmp_142_fu_2829_p1 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_address0 = newIndex13_reg_3733;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_0_address0 = newIndex13_fu_2635_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_address0 = newIndex8_reg_3622;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_V_0_address0 = newIndex8_fu_2300_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex6_reg_3434;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex6_fu_1865_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_d0 = p_2_fu_2993_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_d0 = tmp_71_reg_3663;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_91_fu_2001_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_129_fu_2961_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_37_reg_3455 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_112_reg_3648 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_address0 = newIndex13_reg_3733;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_1_address0 = newIndex13_fu_2635_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_address0 = newIndex8_reg_3622;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_V_1_address0 = newIndex8_fu_2300_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex6_reg_3434;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex6_fu_1865_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_d0 = p_2_fu_2993_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_d0 = tmp_71_reg_3663;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_91_fu_2001_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state40) & (tmp_129_fu_2961_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_37_reg_3455 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35) & (tmp_112_reg_3648 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mark_mask_V_address0 = tmp_84_fu_2630_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_26_fu_1851_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        shift_constant_V_address0 = tmp_39_fu_2294_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_21_fu_1437_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_83_fu_1368_p1 == 1'd1) & (tmp_s_fu_1327_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((tmp_83_fu_1368_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1327_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_7_fu_1388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_4_fu_1399_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_28_fu_1520_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_64_fu_1612_p2 == 1'd0) | (tmp_28_reg_3310 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_126_fu_1630_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_30_fu_1937_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_30_fu_1937_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_74_fu_2019_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_4_reg_3222 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((tmp_4_reg_3222 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (grp_fu_1251_p3 == 1'd1) & (tmp_25_fu_2240_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((grp_fu_1251_p3 == 1'd0) & (1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_25_fu_2240_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((grp_fu_1251_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (tmp_87_fu_2661_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_94_fu_3013_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_cast_fu_1891_p1 = p_6_reg_3459;

assign TMP_0_V_1_fu_1888_p1 = p_6_reg_3459;

assign TMP_0_V_4_fu_1977_p2 = (tmp_34_fu_1973_p1 | ap_phi_mux_p_03281_4_phi_fu_1035_p4);

assign TMP_0_V_7_fu_2041_p1 = tmp_91_reg_3511;

assign TMP_0_V_fu_2268_p2 = (tmp_V_1_reg_3586 ^ 64'd18446744073709551615);

assign TMP_1_V_1_fu_2334_p2 = (p_5_fu_2328_p2 & TMP_1_V_fu_2322_p2);

assign TMP_1_V_fu_2322_p2 = (tmp_113_fu_2318_p1 & group_tree_V_load_ph_fu_2310_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state30_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_25_fu_2240_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_592_p3 = newIndex4_reg_3180;

assign buddy_tree_V_1_addr_6_gep_fu_600_p3 = newIndex4_reg_3180;

assign buddy_tree_V_load_2_s_fu_1577_p3 = ((tmp_108_reg_3300[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_2273_p3 = ((tmp_83_reg_3175[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_5_s_fu_2073_p3 = ((tmp_118_fu_2069_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1458_p3 = ((tmp_82_fu_1455_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2854_p2 = (32'd1 + cnt_1_fu_284);

assign cnt_fu_1742_p2 = (op2_assign_3_reg_980 + 32'd1);

assign free_target_V_fu_1303_p3 = {{tmp_fu_1299_p1}, {1'd0}};

assign group_tree_V_load_1_s_fu_1874_p3 = ((tmp_37_fu_1871_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_3_s_fu_2965_p3 = ((tmp_129_fu_2961_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_V_load_ph_fu_2310_p3 = ((tmp_112_fu_2306_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_39_fu_2294_p1;

assign grp_fu_1251_p3 = p_s_reg_824[32'd3];

assign grp_fu_1259_p2 = ($signed(4'd8) - $signed(p_s_reg_824));

assign grp_fu_1265_p4 = {{reg_1073[7:1]}};

assign i_assign_1_fu_2204_p1 = reg_1073;

assign i_assign_2_1_fu_3120_p1 = loc1_V_7_1_fu_3106_p4;

assign i_assign_2_fu_3091_p1 = loc1_V_s_fu_3081_p4;

assign i_assign_3_fu_2877_p1 = loc1_V_7_fu_296;

assign i_assign_fu_2147_p1 = reg_1073;

assign lhs_V_2_fu_1729_p3 = ((tmp_139_reg_3382[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_3_cast_fu_1841_p1 = loc_tree_V_5_fu_1835_p2;

assign lhs_V_5_fu_2833_p3 = ((tmp_142_fu_2829_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign loc1_V_10_fu_1407_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1506_p1 = loc1_V_fu_1496_p4;

assign loc1_V_6_fu_2903_p4 = {{loc1_V_7_fu_296[12:1]}};

assign loc1_V_7_1_fu_3106_p4 = {{p_03321_5_in_reg_1164[7:2]}};

assign loc1_V_8_cast_fu_2588_p1 = grp_fu_1265_p4;

assign loc1_V_9_cast_cast_fu_1411_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_2913_p1 = loc1_V_6_fu_2903_p4;

assign loc1_V_fu_1496_p4 = {{p_03321_8_in_reg_922[12:1]}};

assign loc1_V_s_fu_3081_p4 = {{p_03321_5_in_reg_1164[7:1]}};

assign loc2_V_2_cast_fu_2606_p1 = loc2_V_3_fu_2598_p3;

assign loc2_V_2_fu_2848_p2 = loc2_V_fu_292 << 13'd1;

assign loc2_V_3_fu_2598_p3 = {{reg_1073}, {1'd0}};

assign loc_tree_V_2_fu_2467_p1 = tmp_58_fu_2459_p3;

assign loc_tree_V_5_fu_1835_p2 = (tmp_20_fu_1827_p2 + tmp_23_fu_1831_p1);

assign loc_tree_V_fu_1957_p2 = ($signed(tmp_31_fu_1953_p1) + $signed(13'd8191));

assign mask_V_load26_phi_ca_fu_1660_p3 = ((tmp_133_fu_1652_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load27_phi_ca_fu_1692_p3 = ((tmp_133_fu_1652_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_113_phi_s_fu_2721_p3 = ((tmp_141_fu_2681_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_114_phi_s_fu_2689_p3 = ((tmp_141_fu_2681_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2763_p3 = ((sel_tmp4_fu_2757_p2[0:0] === 1'b1) ? mask_V_load_113_phi_s_fu_2721_p3 : sel_tmp3_fu_2749_p3);

assign newIndex10_fu_2025_p4 = {{p_03333_3_reg_1052[3:1]}};

assign newIndex11_fu_2035_p1 = newIndex10_fu_2025_p4;

assign newIndex13_fu_2635_p1 = grp_fu_1265_p4;

assign newIndex14_fu_1704_p4 = {{p_Repl2_9_fu_1624_p2[3:1]}};

assign newIndex15_fu_1714_p1 = newIndex14_fu_1704_p4;

assign newIndex16_fu_2787_p4 = {{p_3_reg_1144[3:1]}};

assign newIndex17_fu_2797_p1 = newIndex16_fu_2787_p4;

assign newIndex18_fu_3019_p4 = {{p_03329_1_reg_1174[2:1]}};

assign newIndex19_fu_3029_p1 = newIndex18_fu_3019_p4;

assign newIndex1_fu_1415_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_3040_p4 = {{now2_V_fu_3034_p2[2:1]}};

assign newIndex21_fu_3050_p1 = newIndex20_fu_3040_p4;

assign newIndex22_fu_2813_p4 = {{p_8_reg_1154[3:1]}};

assign newIndex23_fu_2823_p1 = newIndex22_fu_2813_p4;

assign newIndex2_fu_1425_p1 = newIndex1_fu_1415_p4;

assign newIndex3_fu_1372_p4 = {{ap_phi_mux_p_s_phi_fu_828_p34[3:1]}};

assign newIndex4_fu_1382_p1 = newIndex3_fu_1372_p4;

assign newIndex5_fu_1856_p4 = {{addr_tree_map_V_load_reg_3226[7:1]}};

assign newIndex6_fu_1865_p1 = newIndex5_fu_1856_p4;

assign newIndex8_fu_2300_p1 = grp_fu_1265_p4;

assign newIndex9_fu_1526_p4 = {{now1_V_1_fu_1514_p2[3:1]}};

assign newIndex_fu_1536_p1 = newIndex9_fu_1526_p4;

assign new_loc1_V_fu_2505_p2 = (tmp_62_fu_2499_p2 - tmp_61_fu_2495_p1);

assign not_s_fu_2013_p2 = ((p_03333_3_reg_1052 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1514_p2 = ($signed(4'd15) + $signed(p_03333_1_in_reg_931));

assign now1_V_2_fu_1913_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03333_2_in_phi_fu_1008_p4));

assign now1_V_3_fu_2114_p2 = ($signed(4'd15) + $signed(p_03333_3_reg_1052));

assign now1_V_5_fu_2932_p2 = (tmp_100_fu_2928_p1 + p_3_reg_1144);

assign now1_V_6_fu_2582_p2 = (p_s_reg_824 + 4'd1);

assign now2_V_1_fu_2941_p2 = (p_8_reg_1154 - tmp_101_fu_2938_p1);

assign now2_V_3_fu_2592_p2 = ($signed(p_s_reg_824) + $signed(4'd15));

assign now2_V_fu_3034_p2 = ($signed(p_03329_1_reg_1174) + $signed(3'd7));

assign now2_V_s_fu_3055_p2 = ($signed(p_03329_1_reg_1174) + $signed(3'd6));

assign op2_assign_1_fu_1567_p2 = tmp_38_fu_1560_p1 << tmp_40_fu_1564_p1;

assign op2_assign_2_fu_2059_p2 = 32'd1 << tmp_75_fu_2055_p1;

assign op2_assign_7_fu_2922_p2 = ((p_3_reg_1144 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_2655_p2 = ((p_8_reg_1154 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_9_fu_1445_p2 = 32'd1 << tmp_9_fu_1442_p1;

assign op2_assign_fu_2564_p2 = (tmp_V_1_reg_3586 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_1967_p2 = 32'd1 << tmp_33_fu_1963_p1;

assign output_addr_V_1_fu_2559_p1 = r_V_10_fu_2551_p3;

assign output_addr_V_fu_2263_p1 = r_V_12_fu_2259_p1;

assign p_03309_1_in_fu_1943_p4 = {{ap_phi_mux_p_03309_1_in_in_phi_fu_1026_p4[12:1]}};

assign p_11_cast1_fu_3001_p2 = (tmp_86_fu_2983_p2 & tmp_131_fu_2989_p1);

assign p_11_cast_fu_3007_p2 = (tmp_85_fu_2973_p2 & tmp_130_fu_2979_p1);

assign p_2_fu_2993_p2 = (rhs_i_i_fu_2955_p2 & group_tree_V_load_3_s_fu_2965_p3);

assign p_4_cast_fu_1364_p1 = ap_phi_mux_p_4_phi_fu_885_p34;

assign p_5_fu_2328_p2 = (8'd0 - TMP_1_V_fu_2322_p2);

assign p_6_fu_1882_p2 = (mark_mask_V_q0 | group_tree_V_load_1_s_fu_1874_p3);

assign p_Repl2_5_fu_2049_p2 = ((tmp_135_fu_2045_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2171_p2 = ((tmp_137_fu_2161_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_3061_p2 = ((p_11_cast_reg_3830 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_3075_p2 = ((tmp_144_fu_3066_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_1624_p2 = (4'd1 + p_03329_2_in_reg_952);

assign p_Repl2_s_fu_1618_p2 = p_03313_3_in_reg_961 << 13'd1;

always @ (*) begin
    p_Result_10_fu_2091_p4 = p_Val2_15_cast_fu_2087_p1;
    p_Result_10_fu_2091_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_2177_p4 = buddy_tree_V_1_q0;
    p_Result_1_fu_2177_p4[i_assign_fu_2147_p1] = |(p_Repl2_6_fu_2171_p2);
end

always @ (*) begin
    p_Result_2_fu_2208_p4 = buddy_tree_V_0_q1;
    p_Result_2_fu_2208_p4[i_assign_1_fu_2204_p1] = |(p_Repl2_7_reg_3863);
end

always @ (*) begin
    p_Result_3_fu_2218_p4 = buddy_tree_V_1_q1;
    p_Result_3_fu_2218_p4[i_assign_1_fu_2204_p1] = |(p_Repl2_8_reg_3868);
end

always @ (*) begin
    p_Result_4_fu_2888_p4 = p_Val2_16_fu_2881_p3;
    p_Result_4_fu_2888_p4[i_assign_3_fu_2877_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1311_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_5_fu_1317_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_5_fu_1317_p4[ap_tvar_int_0] = tmp_size_V_fu_1311_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_6_fu_1474_p4 = loc1_V_10_reg_3235;
    p_Result_6_fu_1474_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_7_fu_1590_p4 = loc1_V_11_reg_3295;
    p_Result_7_fu_1590_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_8_fu_1894_p4 = loc_tree_V_5_reg_3429;
    p_Result_8_fu_1894_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_9_fu_1983_p4 = loc_tree_V_fu_1957_p2;
    p_Result_9_fu_1983_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_s_fu_2151_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2151_p4[i_assign_fu_2147_p1] = |(p_Repl2_5_reg_3535);
end

assign p_Val2_15_cast_fu_2087_p1 = p_Val2_11_reg_1042;

assign p_Val2_16_fu_2881_p3 = ((tmp_149_reg_3788[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign r_V_10_fu_2551_p3 = ((tmp_115_fu_2511_p3[0:0] === 1'b1) ? tmp_68_fu_2536_p2 : tmp_116_fu_2547_p1);

assign r_V_11_cast_fu_1909_p1 = r_V_4_fu_1903_p2;

assign r_V_12_fu_2259_p1 = tmp_47_fu_2253_p2[12:0];

assign r_V_13_fu_2105_p2 = tmp_77_reg_3544 >> tmp_80_fu_2101_p1;

assign r_V_14_fu_2190_p2 = (rhs_V_3_fu_288 & buddy_tree_V_0_q1);

assign r_V_15_fu_2197_p2 = (rhs_V_3_fu_288 & buddy_tree_V_1_q1);

assign r_V_16_fu_2134_p2 = (rhs_V_4_reg_1085 | buddy_tree_V_0_q0);

assign r_V_17_fu_2141_p2 = (rhs_V_4_reg_1085 | buddy_tree_V_1_q0);

assign r_V_19_fu_1736_p2 = (r_V_25_fu_1723_p2 | lhs_V_2_fu_1729_p3);

assign r_V_1_fu_1431_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_20_fu_2775_p2 = mask_V_load_1_phi_fu_2763_p3 << tmp_97_fu_2771_p1;

assign r_V_21_fu_2841_p2 = (rhs_V_6_reg_3762 & lhs_V_5_fu_2833_p3);

assign r_V_22_fu_1343_p2 = (rhs_V_1_fu_1338_p2 & p_Result_5_reg_3154);

assign r_V_25_fu_1723_p2 = mask_V_load_phi_reg_992 << tmp_93_fu_1720_p1;

assign r_V_26_fu_1748_p2 = ($signed(4'd9) - $signed(ans_V_reg_3212));

assign r_V_2_fu_1487_p2 = tmp_10_reg_3275 >> tmp_24_fu_1483_p1;

assign r_V_3_fu_1845_p2 = (14'd14 + lhs_V_3_cast_fu_1841_p1);

assign r_V_4_fu_1903_p2 = TMP_0_V_1_cast_fu_1891_p1 >> p_Result_8_fu_1894_p4;

assign r_V_5_fu_2288_p2 = (p_s_reg_824 ^ 4'd8);

assign r_V_6_fu_1996_p2 = TMP_0_V_4_reg_3494 >> tmp_35_fu_1993_p1;

assign r_V_7_fu_1603_p2 = tmp_42_reg_3330 >> tmp_63_fu_1599_p1;

assign r_V_8_fu_2491_p1 = tmp_60_fu_2485_p2[12:0];

assign r_V_fu_1823_p1 = tmp_19_fu_1817_p2[12:0];

assign rec_bits_V_1_fu_1608_p1 = r_V_7_fu_1603_p2[1:0];

assign rec_bits_V_2_fu_2110_p1 = r_V_13_fu_2105_p2[1:0];

assign rec_bits_V_3_fu_1919_p1 = ap_phi_mux_p_03337_1_in_phi_fu_1017_p4[1:0];

assign rec_bits_V_fu_1492_p1 = r_V_2_fu_1487_p2[1:0];

assign rev_fu_2649_p2 = (tmp_134_fu_2641_p3 ^ 1'd1);

assign rhs_V_1_fu_1338_p2 = (16'd0 - p_Result_5_reg_3154);

assign rhs_V_6_fu_2781_p2 = (r_V_20_fu_2775_p2 ^ 64'd18446744073709551615);

assign rhs_i_i_fu_2955_p2 = (mark_mask_V_q0 ^ 8'd255);

assign sel_tmp1_fu_2735_p3 = ((sel_tmp_fu_2729_p2[0:0] === 1'b1) ? tmp_95_fu_2697_p5 : mask_V_load_114_phi_s_fu_2689_p3);

assign sel_tmp2_fu_2743_p2 = ((tmp_140_fu_2667_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2749_p3 = ((sel_tmp2_fu_2743_p2[0:0] === 1'b1) ? tmp_96_fu_2709_p5 : sel_tmp1_fu_2735_p3);

assign sel_tmp4_fu_2757_p2 = ((tmp_140_fu_2667_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2729_p2 = ((tmp_140_fu_2667_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1295_p1 = alloc_size[15:0];

assign tmp25_fu_2340_p2 = (p_5_fu_2328_p2 & group_tree_V_load_ph_fu_2310_p3);

assign tmp_100_fu_2928_p1 = op2_assign_7_fu_2922_p2;

assign tmp_101_fu_2938_p1 = op2_assign_8_reg_3753;

assign tmp_108_fu_1510_p1 = p_03333_1_in_reg_931[0:0];

assign tmp_10_fu_1466_p2 = (tmp_V_fu_1451_p1 | buddy_tree_V_load_ph_fu_1458_p3);

assign tmp_110_fu_1542_p3 = p_Val2_3_reg_940[32'd1];

assign tmp_111_fu_1550_p1 = p_Val2_3_reg_940[0:0];

assign tmp_112_fu_2306_p1 = reg_1073[0:0];

assign tmp_113_fu_2318_p1 = group_tree_mask_V_q0[7:0];

assign tmp_115_fu_2511_p1 = grp_fu_1259_p2;

assign tmp_115_fu_2511_p3 = tmp_115_fu_2511_p1[32'd3];

assign tmp_116_fu_2547_p1 = tmp_69_fu_2541_p2[12:0];

assign tmp_118_fu_2069_p1 = p_03333_3_reg_1052[0:0];

assign tmp_11_fu_1765_p1 = free_target_V_reg_3147;

assign tmp_124_fu_2120_p4 = {{p_Val2_11_reg_1042[10:1]}};

assign tmp_126_fu_1630_p3 = p_Repl2_9_fu_1624_p2[32'd3];

assign tmp_127_fu_2947_p1 = mark_mask_V_q0[5:0];

assign tmp_128_fu_2951_p1 = mark_mask_V_q0[1:0];

assign tmp_129_fu_2961_p1 = reg_1073[0:0];

assign tmp_12_fu_1768_p2 = ($signed(4'd0) - $signed(r_V_26_fu_1748_p2));

assign tmp_130_fu_2979_p1 = group_tree_V_load_3_s_fu_2965_p3[1:0];

assign tmp_131_fu_2989_p1 = group_tree_V_load_3_s_fu_2965_p3[5:0];

assign tmp_132_fu_1638_p1 = op2_assign_3_reg_980[1:0];

assign tmp_133_fu_1652_p3 = op2_assign_3_reg_980[32'd2];

assign tmp_134_fu_2641_p3 = p_3_reg_1144[32'd3];

assign tmp_135_fu_2045_p1 = ap_phi_mux_rhs_V_4_phi_fu_1088_p4[1:0];

assign tmp_137_fu_2161_p4 = {{rhs_V_4_reg_1085[5:2]}};

assign tmp_139_fu_1700_p1 = p_03329_2_in_reg_952[0:0];

assign tmp_13_cast_fu_1761_p1 = r_V_26_fu_1748_p2;

assign tmp_13_fu_1778_p2 = tmp_11_fu_1765_p1 << tmp_15_cast_fu_1774_p1;

assign tmp_140_fu_2667_p1 = cnt_1_fu_284[1:0];

assign tmp_141_fu_2681_p3 = cnt_1_fu_284[32'd2];

assign tmp_142_fu_2829_p1 = p_3_reg_1144[0:0];

assign tmp_144_fu_3066_p4 = {{p_11_cast1_reg_3825[5:2]}};

always @ (*) begin
    tmp_146_fu_3095_p4 = buddy_tree_V_0_q1;
    tmp_146_fu_3095_p4[i_assign_2_fu_3091_p1] = |(1'd0);
end

always @ (*) begin
    tmp_147_fu_3124_p4 = buddy_tree_V_1_q1;
    tmp_147_fu_3124_p4[i_assign_2_1_fu_3120_p1] = |(1'd0);
end

assign tmp_149_fu_2809_p1 = p_8_reg_1154[0:0];

assign tmp_14_fu_1784_p2 = free_target_V_reg_3147 >> tmp_13_cast_fu_1761_p1;

assign tmp_15_cast_fu_1774_p1 = $signed(tmp_12_fu_1768_p2);

assign tmp_15_fu_1753_p3 = r_V_26_fu_1748_p2[32'd3];

assign tmp_16_fu_1789_p1 = tmp_13_fu_1778_p2[12:0];

assign tmp_17_fu_1797_p3 = ((tmp_15_fu_1753_p3[0:0] === 1'b1) ? tmp_16_fu_1789_p1 : tmp_27_fu_1793_p1);

assign tmp_18_fu_1808_p2 = ($signed(4'd9) + $signed(ans_V_reg_3212));

assign tmp_19_fu_1817_p2 = tmp_26_cast_fu_1805_p1 << tmp_31_cast_fu_1813_p1;

assign tmp_20_fu_1827_p2 = (tmp_17_reg_3419 - r_V_reg_3424);

assign tmp_21_fu_1437_p1 = r_V_1_fu_1431_p2;

assign tmp_22_fu_2228_p2 = (64'd0 - buddy_tree_V_load_1_s_reg_1106);

assign tmp_23_fu_1831_p1 = reg_1281;

assign tmp_24_fu_1483_p1 = p_Result_6_fu_1474_p4;

assign tmp_25_fu_2240_p2 = ((tmp_V_1_reg_3586 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_26_cast_fu_1805_p1 = addr_tree_map_V_load_reg_3226;

assign tmp_26_fu_1851_p1 = r_V_3_fu_1845_p2;

assign tmp_27_fu_1793_p1 = tmp_14_fu_1784_p2[12:0];

assign tmp_28_fu_1520_p2 = ((now1_V_1_fu_1514_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_29_fu_1931_p2 = ((rec_bits_V_3_fu_1919_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_30_fu_1937_p2 = (tmp_88_fu_1923_p3 & tmp_29_fu_1931_p2);

assign tmp_31_cast_fu_1813_p1 = tmp_18_fu_1808_p2;

assign tmp_31_fu_1953_p1 = p_03309_1_in_fu_1943_p4;

assign tmp_33_fu_1963_p1 = loc_tree_V_fu_1957_p2;

assign tmp_34_fu_1973_p1 = $signed(op2_assign_s_fu_1967_p2);

assign tmp_35_fu_1993_p1 = p_Result_9_reg_3500;

assign tmp_36_fu_1554_p2 = (tmp_111_fu_1550_p1 & tmp_110_fu_1542_p3);

assign tmp_37_fu_1871_p1 = addr_tree_map_V_load_reg_3226[0:0];

assign tmp_38_fu_1560_p1 = tmp_36_fu_1554_p2;

assign tmp_39_fu_2294_p1 = r_V_5_fu_2288_p2;

assign tmp_40_fu_1564_p1 = loc1_V_reg_3290;

assign tmp_41_cast_fu_2245_p1 = grp_fu_1259_p2;

assign tmp_41_fu_1573_p1 = $signed(op2_assign_1_fu_1567_p2);

assign tmp_42_cast_fu_2249_p1 = reg_1073;

assign tmp_42_fu_1584_p2 = (tmp_41_fu_1573_p1 | buddy_tree_V_load_2_s_fu_1577_p3);

assign tmp_43_fu_2358_p2 = ((TMP_1_V_1_reg_3652 == 8'd128) ? 1'b1 : 1'b0);

assign tmp_44_fu_2371_p2 = ((TMP_1_V_1_reg_3652 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_45_fu_2376_p2 = ((TMP_1_V_1_reg_3652 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_46_fu_2389_p2 = (tmp_45_fu_2376_p2 | tmp_44_fu_2371_p2);

assign tmp_47_fu_2253_p2 = tmp_42_cast_fu_2249_p1 << tmp_41_cast_fu_2245_p1;

assign tmp_48_fu_2395_p3 = ((tmp_46_fu_2389_p2[0:0] === 1'b1) ? tmp_65_cast_cast_fu_2381_p3 : tmp_56_cast_fu_2363_p3);

assign tmp_49_fu_2403_p2 = ((TMP_1_V_1_reg_3652 == 8'd8) ? 1'b1 : 1'b0);

assign tmp_4_fu_1399_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_50_fu_2408_p2 = ((TMP_1_V_1_reg_3652 == 8'd16) ? 1'b1 : 1'b0);

assign tmp_51_fu_2413_p3 = ((tmp_50_fu_2408_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign tmp_52_fu_2421_p2 = (tmp_50_fu_2408_p2 | tmp_49_fu_2403_p2);

assign tmp_53_fu_2427_p3 = ((tmp_52_fu_2421_p2[0:0] === 1'b1) ? tmp_51_fu_2413_p3 : tmp_48_fu_2395_p3);

assign tmp_54_fu_2435_p2 = ((TMP_1_V_1_reg_3652 == 8'd32) ? 1'b1 : 1'b0);

assign tmp_55_fu_2440_p2 = ((TMP_1_V_1_reg_3652 == 8'd64) ? 1'b1 : 1'b0);

assign tmp_56_cast_fu_2363_p3 = ((tmp_43_fu_2358_p2[0:0] === 1'b1) ? 3'd7 : 3'd0);

assign tmp_56_fu_2445_p3 = ((tmp_55_fu_2440_p2[0:0] === 1'b1) ? 3'd6 : 3'd5);

assign tmp_57_fu_2453_p2 = (tmp_55_fu_2440_p2 | tmp_54_fu_2435_p2);

assign tmp_58_fu_2459_p3 = ((tmp_57_fu_2453_p2[0:0] === 1'b1) ? tmp_56_fu_2445_p3 : tmp_53_fu_2427_p3);

assign tmp_59_fu_2475_p2 = ($signed(4'd9) + $signed(p_s_reg_824));

assign tmp_60_fu_2485_p2 = tmp_84_cast_fu_2471_p1 << tmp_90_cast_fu_2481_p1;

assign tmp_61_fu_2495_p1 = reg_1281;

assign tmp_62_fu_2499_p2 = (r_V_8_fu_2491_p1 + loc_tree_V_2_fu_2467_p1);

assign tmp_63_fu_1599_p1 = p_Result_7_fu_1590_p4;

assign tmp_64_fu_1612_p2 = ((rec_bits_V_1_fu_1608_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_65_cast_cast_fu_2381_p3 = ((tmp_45_fu_2376_p2[0:0] === 1'b1) ? 3'd2 : 3'd1);

assign tmp_65_fu_2519_p0 = grp_fu_1259_p2;

assign tmp_65_fu_2519_p1 = tmp_65_fu_2519_p0;

assign tmp_66_fu_2523_p1 = new_loc1_V_reg_3674;

assign tmp_67_fu_2526_p1 = grp_fu_1259_p2;

assign tmp_67_fu_2526_p2 = ($signed(4'd0) - $signed(tmp_67_fu_2526_p1));

assign tmp_68_fu_2536_p2 = new_loc1_V_reg_3674 >> tmp_99_cast_fu_2532_p1;

assign tmp_69_fu_2541_p2 = tmp_66_fu_2523_p1 << tmp_65_fu_2519_p1;

assign tmp_6_fu_1333_p2 = ((size_V_reg_3142 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_70_fu_2346_p2 = (tmp_113_fu_2318_p1 & tmp25_fu_2340_p2);

assign tmp_71_fu_2352_p2 = (tmp_70_fu_2346_p2 ^ group_tree_V_load_ph_fu_2310_p3);

assign tmp_72_fu_2280_p2 = (buddy_tree_V_load_3_s_fu_2273_p3 & TMP_0_V_fu_2268_p2);

assign tmp_73_fu_2007_p2 = ((p_Val2_2_reg_1064 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_74_fu_2019_p2 = (tmp_73_fu_2007_p2 & not_s_fu_2013_p2);

assign tmp_75_fu_2055_p1 = p_Val2_11_reg_1042;

assign tmp_76_fu_2065_p1 = $signed(op2_assign_2_fu_2059_p2);

assign tmp_77_fu_2081_p2 = (tmp_76_fu_2065_p1 | buddy_tree_V_load_5_s_fu_2073_p3);

assign tmp_78_fu_2569_p2 = (op2_assign_fu_2564_p2 & buddy_tree_V_1_q0);

assign tmp_79_fu_2576_p1 = ap_phi_mux_p_1_phi_fu_1129_p4;

assign tmp_7_fu_1388_p2 = ((cmd_fu_280 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_80_fu_2101_p1 = p_Result_10_fu_2091_p4;

assign tmp_81_fu_2130_p1 = tmp_124_fu_2120_p4;

assign tmp_82_fu_1455_p1 = ans_V_reg_3212[0:0];

assign tmp_83_fu_1368_p1 = ap_phi_mux_p_s_phi_fu_828_p34[0:0];

assign tmp_84_cast_fu_2471_p1 = reg_1073;

assign tmp_84_fu_2630_p1 = ap_phi_mux_p_9_phi_fu_1119_p4;

assign tmp_85_fu_2973_p2 = (tmp_128_fu_2951_p1 ^ 2'd3);

assign tmp_86_fu_2983_p2 = (tmp_127_fu_2947_p1 ^ 6'd60);

assign tmp_87_fu_2661_p2 = (rev_fu_2649_p2 | op2_assign_8_fu_2655_p2);

assign tmp_88_fu_1923_p3 = now1_V_2_fu_1913_p2[32'd3];

assign tmp_89_fu_1680_p4 = {{op2_assign_3_reg_980[3:2]}};

assign tmp_8_fu_1394_p1 = free_target_V_reg_3147;

assign tmp_90_cast_fu_2481_p1 = tmp_59_fu_2475_p2;

assign tmp_90_fu_1668_p4 = {{op2_assign_3_reg_980[3:2]}};

assign tmp_91_fu_2001_p1 = p_03281_4_reg_1032[7:0];

assign tmp_93_fu_1720_p1 = p_Repl2_s_reg_3345;

assign tmp_94_fu_3013_p2 = ((p_03329_1_reg_1174 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_95_fu_2697_p4 = {{cnt_1_fu_284[3:2]}};

assign tmp_96_fu_2709_p4 = {{cnt_1_fu_284[3:2]}};

assign tmp_97_fu_2771_p1 = loc2_V_fu_292;

assign tmp_98_fu_3116_p1 = loc1_V_7_1_fu_3106_p4;

assign tmp_99_cast_fu_2532_p1 = tmp_67_fu_2526_p2;

assign tmp_99_fu_2803_p2 = ((p_8_reg_1154 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_1442_p1 = addr_tree_map_V_load_reg_3226;

assign tmp_V_1_fu_2234_p2 = (tmp_22_fu_2228_p2 & buddy_tree_V_load_1_s_reg_1106);

assign tmp_V_fu_1451_p1 = $signed(op2_assign_9_fu_1445_p2);

assign tmp_fu_1299_p1 = alloc_free_target[14:0];

assign tmp_s_fu_1327_p2 = ((cmd_fu_280 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1311_p2 = ($signed(16'd65535) + $signed(size_V_fu_1295_p1));

always @ (posedge ap_clk) begin
    free_target_V_reg_3147[0] <= 1'b0;
    p_4_cast_reg_3170[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    newIndex4_reg_3180[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3235[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3241[10:8] <= 3'b000;
    newIndex2_reg_3246[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3295[12] <= 1'b0;
    newIndex_reg_3314[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3345[0] <= 1'b0;
    newIndex15_reg_3387[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3434[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3519[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3622[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex13_reg_3733[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3768[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3793[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3838[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3848[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_reg_1042[10:8] <= 3'b000;
    loc2_V_fu_292[0] <= 1'b0;
    loc1_V_7_fu_296[12:7] <= 6'b000000;
end

endmodule //HTA128_theta
