<module name="PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MII_G_RT_ICSS_G_CFG" acronym="MII_G_RT_ICSS_G_CFG" offset="0x0" width="32" description="ICSS_G Config">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SGMII_MODE" width="1" begin="16" end="16" resetval="0x1" description="SGMII MODE 0: Fiber MODE 1: SGMII MODE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_PRU_EN" width="1" begin="11" end="11" resetval="0x0" description="Enable TX_PRU to gain control of MII TXL2" range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_TX_SOF_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable the remaping of tx_sof to rx_sfd if auto fwd is enable" range="" rwaccess="RW"/>
    <bitfield id="RTU_PRU_PSI_SHARE_EN" width="1" begin="9" end="9" resetval="0x0" description="Enable the sharing of xfr2psi attached to PRU for PRU RTU AND HW FIFO" range="" rwaccess="RW"/>
    <bitfield id="IEP1_TX_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable IEP1 for TX Enable 0: Use IEP0 CMP3_4 1: Use IEP1 CMP3_4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MII1_MODE" width="2" begin="6" end="5" resetval="0x0" description="MII1 MODE 0: MII 1: RGMII 2: SGMII" range="" rwaccess="RW"/>
    <bitfield id="MII0_MODE" width="2" begin="4" end="3" resetval="0x0" description="MII0 MODE 0: MII 1: RGMII 2: SGMII" range="" rwaccess="RW"/>
    <bitfield id="RX_L2_G_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable new RX L2 mode of operation for non-EtherCAT Slave protocols. 0: Disabled 1: Enabled Disable for EtherCAT Slave protocols, enable for all other protocols." range="" rwaccess="RW"/>
    <bitfield id="TX_L2_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable the TX L2 Fifo 0: Disabled 1: Enabled" range="" rwaccess="RW"/>
    <bitfield id="TX_L1_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable the TX L1 Fifo 0: Disabled 1: Enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RGMII_CFG" acronym="MII_G_RT_RGMII_CFG" offset="0x4" width="32" description="RGMII">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_FULLDUPLEX_IN" width="1" begin="22" end="22" resetval="0x1" description="RGMII Fullduplex overide 0: half 1: full" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_GIG_IN" width="1" begin="21" end="21" resetval="0x1" description="RGMII GigBit Enable 0: 100 Mbs 1: 1000 Mbs" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_INBAND" width="1" begin="20" end="20" resetval="0x0" description="RGMII In BandEnable or Force 0: InBAND is Disabled 1: InBAND Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RGMII0_FULLDUPLEX_IN" width="1" begin="18" end="18" resetval="0x1" description="RGMII Fullduplex overide 0: half 1: full" range="" rwaccess="RW"/>
    <bitfield id="RGMII0_GIG_IN" width="1" begin="17" end="17" resetval="0x1" description="RGMII GigBit Enable 0: 100 Mbs 1: 1000 Mbs" range="" rwaccess="RW"/>
    <bitfield id="RGMII0_INBAND" width="1" begin="16" end="16" resetval="0x0" description="RGMII In BandEnable or Force 0: InBAND is Disabled 1: InBAND Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RGMII_EEE_PHY_ONLY" width="1" begin="9" end="9" resetval="0x0" description="RGMII Phy Only Low Power 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RGMII_EEE_EN" width="1" begin="8" end="8" resetval="0x0" description="RGMII Energy Efficient Enable 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_FULLDUPLEX" width="1" begin="7" end="7" resetval="0x0" description="RGMII Fullduplex 0: half duplex 1: full duplex" range="" rwaccess="R"/>
    <bitfield id="RGMII1_SPEED" width="2" begin="6" end="5" resetval="0x0" description="RGMII Speed 00: 10Mpbs 01: 100Mpbs 10: 1000 Mpbs" range="" rwaccess="R"/>
    <bitfield id="RGMII1_LINK" width="1" begin="4" end="4" resetval="0x0" description="RGMII Link Status 0: link is down 1: link is up" range="" rwaccess="R"/>
    <bitfield id="RGMII0_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="RGMII Fullduplex 0: half duplex 1: full duplex" range="" rwaccess="R"/>
    <bitfield id="RGMII0_SPEED" width="2" begin="2" end="1" resetval="0x0" description="RGMII Speed 00: 10Mpbs 01: 100Mpbs 10: 1000 Mpbs" range="" rwaccess="R"/>
    <bitfield id="RGMII0_LINK" width="1" begin="0" end="0" resetval="0x0" description="RGMII Link Status 0: link is down 1: link is up" range="" rwaccess="R"/>
  </register>
  <register id="MII_G_RT_MAC_PRU0_0" acronym="MII_G_RT_MAC_PRU0_0" offset="0x8" width="32" description="PRU0 MAC (DA3:DA0).">
    <bitfield id="MAC_PRU0_0" width="32" begin="31" end="0" resetval="0x0" description="MAC PRU0 DA3:DA0 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_MAC_PRU0_1" acronym="MII_G_RT_MAC_PRU0_1" offset="0xC" width="32" description="PRU0 MAC (DA5:DA4).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAC_PRU0_1" width="16" begin="15" end="0" resetval="0x0" description="MAC PRU0 DA5:DA4 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_MAC_PRU1_0" acronym="MII_G_RT_MAC_PRU1_0" offset="0x10" width="32" description="PRU1 MAC (DA3:DA0).">
    <bitfield id="MAC_PRU1_0" width="32" begin="31" end="0" resetval="0x0" description="MAC PRU1 DA3:DA0 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_MAC_PRU1_1" acronym="MII_G_RT_MAC_PRU1_1" offset="0x14" width="32" description="PRU1 MAC (DA5:DA4).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAC_PRU1_1" width="16" begin="15" end="0" resetval="0x0" description="MAC PRU1 DA5:DA4 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_MAC_INTERFACE_0" acronym="MII_G_RT_MAC_INTERFACE_0" offset="0x18" width="32" description="MAC Host Interface (DA3:DA0).">
    <bitfield id="MAC_INF_0" width="32" begin="31" end="0" resetval="0x0" description="MAC Host interface DA3:DA0 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_MAC_INTERFACE_1" acronym="MII_G_RT_MAC_INTERFACE_1" offset="0x1C" width="32" description="MAC Host Interface (DA5:DA4).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAC_INF_1" width="16" begin="15" end="0" resetval="0x0" description="MAC Host interface DA 5:DA4 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_PREEMPT_CFG" acronym="MII_G_RT_PREEMPT_CFG" offset="0x20" width="32" description="Preempt Configuration Register.">
    <bitfield id="SMD_R" width="8" begin="31" end="24" resetval="0x19" description="Response frame TAG" range="" rwaccess="RW"/>
    <bitfield id="SMD_V" width="8" begin="23" end="16" resetval="0x7" description="Verification frame TAG" range="" rwaccess="RW"/>
    <bitfield id="EXP_SMD" width="8" begin="15" end="8" resetval="0xD5" description="None preemptable frame start, or express frame" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_SMDT1S_CFG" acronym="MII_G_RT_SMDT1S_CFG" offset="0x24" width="32" description="SMD Type1S Preemptable Frame Start Configuration.">
    <bitfield id="SMDT1S_3" width="8" begin="31" end="24" resetval="0xB3" description="SMDT1S3 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1S_2" width="8" begin="23" end="16" resetval="0x7F" description="SMDT1S2 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1S_1" width="8" begin="15" end="8" resetval="0x4C" description="SMDT1S1 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1S_0" width="8" begin="7" end="0" resetval="0xE6" description="SMDT1S0 pattern" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_SMDT1C_CFG" acronym="MII_G_RT_SMDT1C_CFG" offset="0x28" width="32" description="SMD Type1C None Initial Frag Configuration.">
    <bitfield id="SMDT1C_3" width="8" begin="31" end="24" resetval="0x2A" description="SMDT1C3 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1C_2" width="8" begin="23" end="16" resetval="0x9E" description="SMDT1C2 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1C_1" width="8" begin="15" end="8" resetval="0x52" description="SMDT1C1 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1C_0" width="8" begin="7" end="0" resetval="0x61" description="SMDT1C0 pattern" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FRAG_CNT_CFG" acronym="MII_G_RT_FRAG_CNT_CFG" offset="0x34" width="32" description="Frag Count Configuration.">
    <bitfield id="FRAG_CNT_3" width="8" begin="31" end="24" resetval="0xB3" description="FRAG Cnt3 pattern" range="" rwaccess="RW"/>
    <bitfield id="FRAG_CNT_2" width="8" begin="23" end="16" resetval="0x7F" description="FRAG Cnt2 pattern" range="" rwaccess="RW"/>
    <bitfield id="FRAG_CNT_1" width="8" begin="15" end="8" resetval="0x4C" description="FRAG Cnt1 pattern" range="" rwaccess="RW"/>
    <bitfield id="FRAG_CNT_0" width="8" begin="7" end="0" resetval="0xE6" description="FRAG Cnt0 pattern" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_PA_STAT_PUSH0" acronym="MII_G_RT_PA_STAT_PUSH0" offset="0x40" width="32" description="Pa Stat Push0.">
    <bitfield id="PA_STAT_PUSH3_0" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_0" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_0" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_0" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_PA_STAT_PUSH1" acronym="MII_G_RT_PA_STAT_PUSH1" offset="0x44" width="32" description="Pa Stat Push1.">
    <bitfield id="PA_STAT_PUSH3_1" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_1" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_1" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_1" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_PA_STAT_PUSH2" acronym="MII_G_RT_PA_STAT_PUSH2" offset="0x48" width="32" description="Pa Stat Push2.">
    <bitfield id="PA_STAT_PUSH3_2" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_2" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_2" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_2" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_PA_STAT_PUSH3" acronym="MII_G_RT_PA_STAT_PUSH3" offset="0x4C" width="32" description="Pa Stat Push3.">
    <bitfield id="PA_STAT_PUSH3_3" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_3" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_3" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_3" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FDB_GEN_CFG1" acronym="MII_G_RT_FDB_GEN_CFG1" offset="0x60" width="32" description="FDB Configuration1.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMEM_VLAN_OFFSET" width="18" begin="25" end="8" resetval="0x0" description="SMEM VLAN FID table base address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_HASH_SIZE" width="4" begin="6" end="3" resetval="0x4" description="FDB hash size 0:64 1:128 2:256 3:512 4:1024 5:2048" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_BUCKET_SIZE" width="2" begin="1" end="0" resetval="0x2" description="FDB buket size 0:1 1:2 2:4 3:8" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FDB_GEN_CFG2" acronym="MII_G_RT_FDB_GEN_CFG2" offset="0x64" width="32" description="FDB Configuration2.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_GEN_MODE_BYTE_EN" width="4" begin="12" end="9" resetval="0x0" description="FDB General Mode Byte compare size 0 = 1 Byte, 15 = 16 Bytes" range="" rwaccess="RW"/>
    <bitfield id="FDB_GEN_MODE_EN_BK1" width="1" begin="8" end="8" resetval="0x0" description="FDB General Mode Enable Bank1 if set PRU0/PRU1/HOST will get disabled" range="" rwaccess="RW"/>
    <bitfield id="FDB_GEN_MODE_EN_BK0" width="1" begin="7" end="7" resetval="0x0" description="FDB General Mode Enable Bank0 if set PRU0/PRU1/HOST will get disabled" range="" rwaccess="RW"/>
    <bitfield id="FDB_VLAN_EN" width="1" begin="6" end="6" resetval="0x0" description="FDB Global VLAN Enable" range="" rwaccess="RW"/>
    <bitfield id="FDB_HSR_EN" width="1" begin="5" end="5" resetval="0x0" description="FDB Global HSR Enable note VLAN most be disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_HOST_EN" width="1" begin="2" end="2" resetval="0x0" description="FDB HOST Enable" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU1_EN" width="1" begin="1" end="1" resetval="0x0" description="FDB PRU1 Enable" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU0_EN" width="1" begin="0" end="0" resetval="0x0" description="FDB PRU0 Enable" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FDB_GEN_STATUS" acronym="MII_G_RT_FDB_GEN_STATUS" offset="0x68" width="0" description="FDB Status."/>
  <register id="MII_G_RT_FDB_DF_VLAN" acronym="MII_G_RT_FDB_DF_VLAN" offset="0x6C" width="32" description="FDB Default PRU VLAN.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU1_DF_VLAN" width="12" begin="27" end="16" resetval="0x1" description="FDB Default VLAN for PRU1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU0_DF_VLAN" width="12" begin="11" end="0" resetval="0x1" description="FDB Default VLAN for PRU0" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FDB_HOST_DA0" acronym="MII_G_RT_FDB_HOST_DA0" offset="0x70" width="32" description="FDB HOST DA3:0 Configuration.">
    <bitfield id="FDB_HOST_DA0" width="32" begin="31" end="0" resetval="0x0" description="FDB HOST DA3:0" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FDB_HOST_DA1" acronym="MII_G_RT_FDB_HOST_DA1" offset="0x74" width="32" description="FDB HOST DA5:4 Configuration.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_HOST_DA1" width="16" begin="15" end="0" resetval="0x0" description="FDB HOST DA 5:4" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FDB_HOST_SA0" acronym="MII_G_RT_FDB_HOST_SA0" offset="0x78" width="32" description="FDB HOST SA3:0 Configuration.">
    <bitfield id="FDB_HOST_SA0" width="32" begin="31" end="0" resetval="0x0" description="FDB HOST SA3:0" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FDB_HOST_VLAN_SA1" acronym="MII_G_RT_FDB_HOST_VLAN_SA1" offset="0x7C" width="32" description="FDB HOST VLAN SA5:4 Configuration.">
    <bitfield id="FDB_HOST_VLAN_HSR" width="16" begin="31" end="16" resetval="0x1" description="FDB HOST VLAN[11:0] OR HSR [15:0]" range="" rwaccess="RW"/>
    <bitfield id="FDB_HOST_SA1" width="16" begin="15" end="0" resetval="0x0" description="FDB HOST SA 5:4" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_START_LEN_PRU0" acronym="MII_G_RT_FT1_START_LEN_PRU0" offset="0x80" width="32" description="Filter1 Start and Length (PRU0).">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_LEN" width="4" begin="19" end="16" resetval="0x6" description="Defines the total number of Bytes Filter1 will check before Valid bit is set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_START" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Filter1. Any wrt will clear all Filter1 Status Bits" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_CFG_PRU0" acronym="MII_G_RT_FT1_CFG_PRU0" offset="0x84" width="32" description="Filter1 Configuration (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7CFG" width="2" begin="15" end="14" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_6CFG" width="2" begin="13" end="12" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_5CFG" width="2" begin="11" end="10" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_4CFG" width="2" begin="9" end="8" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_3CFG" width="2" begin="7" end="6" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_2CFG" width="2" begin="5" end="4" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_1CFG" width="2" begin="3" end="2" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA0_PRU0" acronym="MII_G_RT_FT1_k_DA0_PRU0" offset="0x88" width="32" description="Filter1&amp;lt;k&amp;gt; DA0 (Pru0). Offset = 88h + (k * 10h); where k = 0h to 7h">
    <bitfield id="FT1_k_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA1_PRU0" acronym="MII_G_RT_FT1_k_DA1_PRU0" offset="0x8C" width="32" description="Filter1&amp;lt;k&amp;gt; DA1 (PRU0). Offset = 8Ch + (k * 10h); where k = 0h to 7h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_k_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA_MASK0_PRU0" acronym="MII_G_RT_FT1_k_DA_MASK0_PRU0" offset="0x90" width="32" description="Filter1&amp;lt;k&amp;gt; DA0 Mask (PRU0). Offset = 90h + (k * 10h); where k = 0h to 7h">
    <bitfield id="FT1_k_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA_MASK1_PRU0" acronym="MII_G_RT_FT1_k_DA_MASK1_PRU0" offset="0x94" width="32" description="Filter1&amp;lt;k&amp;gt; DA1 Mask (PRU0). Offset = 94h + (k * 10h); where k = 0h to 7h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_k_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_START_PRU0" acronym="MII_G_RT_FT3_m_START_PRU0" offset="0x108" width="32" description="Filter3 Byte Count Start. Offset = 108h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_START_AUTO_PRU0" acronym="MII_G_RT_FT3_m_START_AUTO_PRU0" offset="0x10C" width="32" description="Filter3 Byte Count Start for Auto Skip mode. Offset = 10Ch + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="MII_G_RT_FT3_m_START_LEN_PRU0" acronym="MII_G_RT_FT3_m_START_LEN_PRU0" offset="0x110" width="32" description="Filter3 Start Offset for PRU0. Offset = 110h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_JMP_OFFSET_PRU0" acronym="MII_G_RT_FT3_m_JMP_OFFSET_PRU0" offset="0x114" width="32" description="Filter3 Jump Offset for PRU0. Offset = 114h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_LEN_PRU0" acronym="MII_G_RT_FT3_m_LEN_PRU0" offset="0x118" width="32" description="Filter3 Length Offset for PRU0. Offset = 118h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_CFG_PRU0" acronym="MII_G_RT_FT3_m_CFG_PRU0" offset="0x11C" width="32" description="Filter3 Configuration for PRU0. Offset = 11Ch + (m * 20h); where m = 0h to Fh">
    <bitfield id="FT3_m_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_mCFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_T_PRU0" acronym="MII_G_RT_FT3_m_T_PRU0" offset="0x120" width="32" description="Filter3 Type for PRU0. Offset = 120h + (m * 20h); where m = 0h to Fh">
    <bitfield id="FT3_m_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_T_MASK_PRU0" acronym="MII_G_RT_FT3_m_T_MASK_PRU0" offset="0x124" width="32" description="Filter3 Mask for PRU0. Offset = 124h + (m * 20h); where m = 0h to Fh">
    <bitfield id="FT3_m_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_P0_PRU0" acronym="MII_G_RT_FT3_m_P0_PRU0" offset="0x308" width="32" description="Filter3 PRU0 (P4:P1). Offset = 308h + (m * 10h); where m = 0h to Fh">
    <bitfield id="FT3_m_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_P1_PRU0" acronym="MII_G_RT_FT3_m_P1_PRU0" offset="0x30C" width="32" description="Filter3 PRU0 (P8:P5). Offset = 30Ch + (m * 10h); where m = 0h to Fh">
    <bitfield id="FT3_m_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_n_P_MASK0_PRU0" acronym="MII_G_RT_FT3_n_P_MASK0_PRU0" offset="0x310" width="32" description="Filter3 Mask0 (MP4:MP1). Offset = 310h + (n * 10h); where n = 0h to Fh">
    <bitfield id="FT3_n_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_n_P_MASK1_PRU0" acronym="MII_G_RT_FT3_n_P_MASK1_PRU0" offset="0x314" width="32" description="Filter3 Mask1 (MP8:MP5). Offset = 314h + (n * 10h); where n = 0h to Fh">
    <bitfield id="FT3_n_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT_RX_PTR_PRU0" acronym="MII_G_RT_FT_RX_PTR_PRU0" offset="0x408" width="32" description="RX Current Filter Byte Count (PRU0).">
    <bitfield id="FT_RX_PTR_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX current filter Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASSm_AND_EN_PRU0" acronym="MII_G_RT_RX_CLASSm_AND_EN_PRU0" offset="0x40C" width="32" description="RX Class&amp;lt;m&amp;gt; AND Enable Register. Offset = 40Ch + (m * 8h); where m = 0h to Fh">
    <bitfield id="RX_CLASSm_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASSm_OR_EN_PRU0" acronym="MII_G_RT_RX_CLASSm_OR_EN_PRU0" offset="0x410" width="32" description="RX Class&amp;lt;m&amp;gt; OR Enable Register. Offset = 410h + (m * 8h); where m = 0h to Fh">
    <bitfield id="RX_CLASSm_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASS_CFG1_PRU0" acronym="MII_G_RT_RX_CLASS_CFG1_PRU0" offset="0x48C" width="32" description="RX Class Configuration 1 Register.">
    <bitfield id="RX_CLASS15_SEL" width="2" begin="31" end="30" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS14_SEL" width="2" begin="29" end="28" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS13_SEL" width="2" begin="27" end="26" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS12_SEL" width="2" begin="25" end="24" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS11_SEL" width="2" begin="23" end="22" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS10_SEL" width="2" begin="21" end="20" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS9_SEL" width="2" begin="19" end="18" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS8_SEL" width="2" begin="17" end="16" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS7_SEL" width="2" begin="15" end="14" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS6_SEL" width="2" begin="13" end="12" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS5_SEL" width="2" begin="11" end="10" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS4_SEL" width="2" begin="9" end="8" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS3_SEL" width="2" begin="7" end="6" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS2_SEL" width="2" begin="5" end="4" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS1_SEL" width="2" begin="3" end="2" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS0_SEL" width="2" begin="1" end="0" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASS_CFG2_PRU0" acronym="MII_G_RT_RX_CLASS_CFG2_PRU0" offset="0x490" width="32" description="RX Class Configuration 2 Register.">
    <bitfield id="RX_CLASS_OR_NV" width="16" begin="31" end="16" resetval="0x0" description="RX class invert OR not invert enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_AND_NV" width="16" begin="15" end="0" resetval="0x0" description="RX class invert AND not invert enable" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASS_GATESm_PRU0" acronym="MII_G_RT_RX_CLASS_GATESm_PRU0" offset="0x494" width="32" description="RX Class Gate&amp;lt;m&amp;gt; Configuration PRU0 Register. Offset = 494h + (m * 4h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_ENm" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASKm" width="1" begin="6" end="6" resetval="0x1" description="allow mask 0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASKm" width="1" begin="5" end="5" resetval="0x1" description="class raw mask 0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASKm" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SELm" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_GREEN_PRU0" acronym="MII_G_RT_RX_GREEN_PRU0" offset="0x4D4" width="32" description="RX Green Status PRU0.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GREEN_VAL" width="1" begin="4" end="4" resetval="0x0" description="0 RED 1 GREEN status" range="" rwaccess="R"/>
    <bitfield id="RX_GREEN_CMP_SEL" width="4" begin="3" end="0" resetval="0x0" description="define which IEP CMP start green" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_SA_HASH_PRU0" acronym="MII_G_RT_SA_HASH_PRU0" offset="0x4D8" width="32" description="SA Hash Seed PRU0.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SA_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="SA Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_CONN_HASH_PRU0" acronym="MII_G_RT_CONN_HASH_PRU0" offset="0x4DC" width="32" description="Connection Hash Seed PRU0.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="Connection Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_CONN_HASH_START_PRU0" acronym="MII_G_RT_CONN_HASH_START_PRU0" offset="0x4E0" width="32" description="Connection Hash Start PRU0.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_START" width="15" begin="14" end="0" resetval="0x0" description="Connection Hash Start which 4 Bytes to hash" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_RATE_CFGn_PRU0" acronym="MII_G_RT_RX_RATE_CFGn_PRU0" offset="0x4E4" width="32" description="RX Rate Configuration&amp;lt;n&amp;gt; Register. Offset = 4E4h + (n * 4h); where n = 0h to 7h">
    <bitfield id="RX_RATE_CIR_IDLEn" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF. The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_RATE_SRC_SEL0_PRU0" acronym="MII_G_RT_RX_RATE_SRC_SEL0_PRU0" offset="0x504" width="32" description="RX Rate Source Select0.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL3" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL2" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL1" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL0" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_RATE_SRC_SEL1_PRU0" acronym="MII_G_RT_RX_RATE_SRC_SEL1_PRU0" offset="0x508" width="32" description="RX Rate Source Select1.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL7" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL6" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL5" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL4" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_RATE_CFG1_n_PRU0" acronym="MII_G_RT_TX_RATE_CFG1_n_PRU0" offset="0x50C" width="32" description="TX Rate Configuration1 Registe. Offset = 50Ch + (n * 8h); where n = 0h to 7h">
    <bitfield id="TX_RATE_CIR_IDLEn" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF. The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_RATE_CFG2_n_PRU0" acronym="MII_G_RT_TX_RATE_CFG2_n_PRU0" offset="0x510" width="32" description="TX Rate Configuration2 Register. Offset = 510h + (n * 8h); where n = 0h to 7h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOWn" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_ENn" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LENn" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_GOOD_PRU0" acronym="MII_G_RT_RX_STAT_GOOD_PRU0" offset="0x54C" width="32" description="RX Good Frame Count (PRU0).">
    <bitfield id="RX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="RX Good Frame Count Inc on none min err max err crc err odd err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BC_PRU0" acronym="MII_G_RT_RX_STAT_BC_PRU0" offset="0x550" width="32" description="RX BC Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX BC Frame Count Inc on BC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MC_PRU0" acronym="MII_G_RT_RX_STAT_MC_PRU0" offset="0x554" width="32" description="RX MC Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MC Frame Count Inc on MC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_CRC_ERR_PRU0" acronym="MII_G_RT_RX_STAT_CRC_ERR_PRU0" offset="0x558" width="32" description="RX CRC Error Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CRC_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX CRC Err Frame Count Inc on crc err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MII_ERR_PRU0" acronym="MII_G_RT_RX_STAT_MII_ERR_PRU0" offset="0x55C" width="32" description="RX MII Error Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MII_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MII Err Frame Count Inc on mii sgmii rgmii err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_ODD_ERR_PRU0" acronym="MII_G_RT_RX_STAT_ODD_ERR_PRU0" offset="0x560" width="32" description="RX Odd Nibble Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX Odd Nibble Frame Count Inc on odd nibble mii, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MAX_SIZE_PRU0" acronym="MII_G_RT_RX_STAT_MAX_SIZE_PRU0" offset="0x564" width="32" description="RX Max Size Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="RX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MAX_ERR_PRU0" acronym="MII_G_RT_RX_STAT_MAX_ERR_PRU0" offset="0x568" width="32" description="RX Max Size Error Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MAX Size Err Frame Count Inc if &amp;amp;gt; than Limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MIN_SIZE_PRU0" acronym="MII_G_RT_RX_STAT_MIN_SIZE_PRU0" offset="0x56C" width="32" description="RX Min Size Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="RX MIN Size Frame Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MIN_ERR_PRU0" acronym="MII_G_RT_RX_STAT_MIN_ERR_PRU0" offset="0x570" width="32" description="RX Min Size Error Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MIN Size Frame Count Inc if &amp;amp;lt; than limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_OVERRUN_ERR_PRU0" acronym="MII_G_RT_RX_STAT_OVERRUN_ERR_PRU0" offset="0x574" width="32" description="RX Overrun Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_OVERRUN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX L1 FIFO overflow Frame Count. Inc on overflow event, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_CLASSm_HIT_PRU0" acronym="MII_G_RT_RX_STAT_CLASSm_HIT_PRU0" offset="0x578" width="32" description="RX Class&amp;lt;m&amp;gt; Hit. Offset = 578h + (n * 4h); where m = 0h to Fh">
    <bitfield id="RX_STAT_CLASSm_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class&amp;amp;lt;m&amp;amp;gt; Hit Count (where m = 0 to 15). Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_SMD_FRAG_ERR_PRU0" acronym="MII_G_RT_RX_STAT_SMD_FRAG_ERR_PRU0" offset="0x5B8" width="32" description="RX SMD Frag Error Count PRU0.">
    <bitfield id="RX_STAT_SMD_ERR_PRU0" width="8" begin="31" end="24" resetval="0x0" description="RX SMDS Error Count, Inc when first none 0x55 does not match any valid SMD, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_FRAG_ERR_PRU0" width="8" begin="23" end="16" resetval="0x0" description="RX Frag_Cnt Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDC_ERR_PRU0" width="8" begin="15" end="8" resetval="0x0" description="RX SMDCx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDS_ERR_PRU0" width="8" begin="7" end="0" resetval="0x0" description="RX SMDSx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT1_SIZE_PRU0" acronym="MII_G_RT_RX_STAT_BKT1_SIZE_PRU0" offset="0x5BC" width="32" description="RX Bucket1 Size Configuration (PRU0).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="RX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT2_SIZE_PRU0" acronym="MII_G_RT_RX_STAT_BKT2_SIZE_PRU0" offset="0x5C0" width="32" description="RX Bucket2 Size Configuration (PRU0).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="RX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT3_SIZE_PRU0" acronym="MII_G_RT_RX_STAT_BKT3_SIZE_PRU0" offset="0x5C4" width="32" description="RX Bucket3 Size Configuration (PRU0).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="RX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT4_SIZE_PRU0" acronym="MII_G_RT_RX_STAT_BKT4_SIZE_PRU0" offset="0x5C8" width="32" description="RX Bucket4 Size Configuration (PRU0).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="RX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_64_PRU0" acronym="MII_G_RT_RX_STAT_64_PRU0" offset="0x5CC" width="32" description="RX 64B Sized Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX 64Byte Frame Count Inc if 64B size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT1_PRU0" acronym="MII_G_RT_RX_STAT_BKT1_PRU0" offset="0x5D0" width="32" description="RX Bucket1 Sized Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket1 Frame Count Inc if &amp;amp;lt;= than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT2_PRU0" acronym="MII_G_RT_RX_STAT_BKT2_PRU0" offset="0x5D4" width="32" description="RX Bucket2 Sized Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket2 Frame Count Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT3_PRU0" acronym="MII_G_RT_RX_STAT_BKT3_PRU0" offset="0x5D8" width="32" description="RX Bucket3 Sized Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket3 Frame Count Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT4_PRU0" acronym="MII_G_RT_RX_STAT_BKT4_PRU0" offset="0x5DC" width="32" description="RX Bucket4 Sized Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket4 Frame Count Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT5_PRU0" acronym="MII_G_RT_RX_STAT_BKT5_PRU0" offset="0x5E0" width="32" description="RX Bucket5 Sized Frame Count (PRU0).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket5 Frame Count Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_TOTAL_BYTES_PRU0" acronym="MII_G_RT_RX_STAT_TOTAL_BYTES_PRU0" offset="0x5E4" width="32" description="RX Total Byte Count (PRU0).">
    <bitfield id="RX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RXTX_STAT_TOTAL_BYTES_PRU0" acronym="MII_G_RT_RXTX_STAT_TOTAL_BYTES_PRU0" offset="0x5E8" width="32" description="RX TX Total Byte Count (PRU0).">
    <bitfield id="RXTX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX and TX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_GOOD_PORT0" acronym="MII_G_RT_TX_STAT_GOOD_PORT0" offset="0x5EC" width="32" description="TX Good Frame Count Port0.">
    <bitfield id="TX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="TX Good Frame Count Inc if no min size err max size err or mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BC_PORT0" acronym="MII_G_RT_TX_STAT_BC_PORT0" offset="0x5F0" width="32" description="TX BC Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX BC Frame Count Inc if BC" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MC_PORT0" acronym="MII_G_RT_TX_STAT_MC_PORT0" offset="0x5F4" width="32" description="TX MC Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MC Frame Count. Inc if MC" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_ODD_ERR_PORT0" acronym="MII_G_RT_TX_STAT_ODD_ERR_PORT0" offset="0x5F8" width="32" description="TX Odd Nibble Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX Odd Nibble Frame Count Inc if mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_UNDERFLOW_ERR_PORT0" acronym="MII_G_RT_TX_STAT_UNDERFLOW_ERR_PORT0" offset="0x5FC" width="32" description="TX Under Flow Error Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_UNDERFLOW_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Underflow Error Cnt" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MAX_SIZE_PORT0" acronym="MII_G_RT_TX_STAT_MAX_SIZE_PORT0" offset="0x600" width="32" description="TX Max Size Frame Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="TX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MAX_ERR_PORT0" acronym="MII_G_RT_TX_STAT_MAX_ERR_PORT0" offset="0x604" width="32" description="TX Max Size Error Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Size Err Frame Count Inc if &amp;amp;gt; max Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MIN_SIZE_PORT0" acronym="MII_G_RT_TX_STAT_MIN_SIZE_PORT0" offset="0x608" width="32" description="TX Min Size Frame Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="TX MIN Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MIN_ERR_PORT0" acronym="MII_G_RT_TX_STAT_MIN_ERR_PORT0" offset="0x60C" width="32" description="TX Min Size ErrorFrame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MIN Size Err Frame Count Inc if &amp;amp;lt; min Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT1_SIZE_PORT0" acronym="MII_G_RT_TX_STAT_BKT1_SIZE_PORT0" offset="0x610" width="32" description="TX Bucket1 Size Configuration Port0.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="TX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT2_SIZE_PORT0" acronym="MII_G_RT_TX_STAT_BKT2_SIZE_PORT0" offset="0x614" width="32" description="TX Bucket2 Size Configuration Port0.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="TX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT3_SIZE_PORT0" acronym="MII_G_RT_TX_STAT_BKT3_SIZE_PORT0" offset="0x618" width="32" description="TX Bucket3 Size Configuration Port0.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="TX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT4_SIZE_PORT0" acronym="MII_G_RT_TX_STAT_BKT4_SIZE_PORT0" offset="0x61C" width="32" description="TX Bucket4 Size Configuration Port0.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="TX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_64_PORT0" acronym="MII_G_RT_TX_STAT_64_PORT0" offset="0x620" width="32" description="TX 64B Sized Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX 64Byte Frame Count. Inc if 64B" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT1_PORT0" acronym="MII_G_RT_TX_STAT_BKT1_PORT0" offset="0x624" width="32" description="TX Bucket1 Sized Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket1 Inc if &amp;amp;lt;= than Bucket1" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT2_PORT0" acronym="MII_G_RT_TX_STAT_BKT2_PORT0" offset="0x628" width="32" description="TX Bucket2 Sized Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket2 Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT3_PORT0" acronym="MII_G_RT_TX_STAT_BKT3_PORT0" offset="0x62C" width="32" description="TX Bucket3 Sized Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket3 Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT4_PORT0" acronym="MII_G_RT_TX_STAT_BKT4_PORT0" offset="0x630" width="32" description="TX Bucket4 Sized Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket4 Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT5_PORT0" acronym="MII_G_RT_TX_STAT_BKT5_PORT0" offset="0x634" width="32" description="TX Bucket5 Sized Frame Count Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket5 Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_TOTAL_BYTES_PORT0" acronym="MII_G_RT_TX_STAT_TOTAL_BYTES_PORT0" offset="0x638" width="32" description="TX Total Byte Count Port0.">
    <bitfield id="TX_TOTAL_STAT_BYTES_PORT" width="32" begin="31" end="0" resetval="0x0" description="TX Total Byte Count of all Frames" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_HSR_TAG_PORT0" acronym="MII_G_RT_TX_HSR_TAG_PORT0" offset="0x63C" width="32" description="TX HSR TAG Port0.">
    <bitfield id="TX_HSR_TAG" width="32" begin="31" end="0" resetval="0x892F" description="HSR TAG" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_HSR_SEQ_PORT0" acronym="MII_G_RT_TX_HSR_SEQ_PORT0" offset="0x640" width="32" description="TX HSR Seq Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_HSR_SEQ" width="16" begin="15" end="0" resetval="0x0" description="HSR Seq count. It will incr for every HSR type" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_VLAN_TYPE_TAG_PORT0" acronym="MII_G_RT_TX_VLAN_TYPE_TAG_PORT0" offset="0x644" width="32" description="TX VLAN Type TAG Port0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_VLAN_TYPE_TAG" width="16" begin="15" end="0" resetval="0x81" description="TX VLAN Type Tag, match to enable VLAN removal" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_VLAN_INS_TAG_PORT0" acronym="MII_G_RT_TX_VLAN_INS_TAG_PORT0" offset="0x648" width="32" description="TX VLAN Insertion TAG Port0.">
    <bitfield id="TX_VLAN_INS_TAG" width="32" begin="31" end="0" resetval="0x1" description="TX VLAN Insertion" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_START_LEN_PRU1" acronym="MII_G_RT_FT1_START_LEN_PRU1" offset="0x64C" width="32" description="Filter1 Start and Length (PRU1).">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_LEN" width="4" begin="19" end="16" resetval="0x6" description="Defines the total number of Bytes Filter1 will check before Valid bit is set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_START" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Filter1. Any wrt will clear all Filter1 Status Bits" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_CFG_PRU1" acronym="MII_G_RT_FT1_CFG_PRU1" offset="0x650" width="32" description="Filter1 Configuration (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7CFG" width="2" begin="15" end="14" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_6CFG" width="2" begin="13" end="12" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_5CFG" width="2" begin="11" end="10" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_4CFG" width="2" begin="9" end="8" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_3CFG" width="2" begin="7" end="6" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_2CFG" width="2" begin="5" end="4" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_1CFG" width="2" begin="3" end="2" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
    <bitfield id="FT1_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0h = Disabled 1h = Equal 2h = Greater Than 3h = Less Than" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA0_PRU1" acronym="MII_G_RT_FT1_k_DA0_PRU1" offset="0x654" width="32" description="Filter1&amp;lt;k&amp;gt; DA0 (PRU1). Offset = 654h + (k * 10h); where k = 0h to 7h">
    <bitfield id="FT1_k_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA1_PRU1" acronym="MII_G_RT_FT1_k_DA1_PRU1" offset="0x658" width="32" description="Filter1&amp;lt;k&amp;gt; DA1 (PRU1). Offset = 658h + (k * 10h); where k = 0h to 7h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_k_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA_MASK0_PRU1" acronym="MII_G_RT_FT1_k_DA_MASK0_PRU1" offset="0x65C" width="32" description="Filter1&amp;lt;k&amp;gt; DA0 Mask (PRU1). Offset = 65Ch + (k * 10h); where k = 0h to 7h">
    <bitfield id="FT1_k_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT1_k_DA_MASK1_PRU1" acronym="MII_G_RT_FT1_k_DA_MASK1_PRU1" offset="0x660" width="32" description="Filter1&amp;lt;k&amp;gt; DA1 Mask (PRU1). Offset = 660h + (k * 10h); where k = 0h to 7h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_k_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_START_PRU1" acronym="MII_G_RT_FT3_m_START_PRU1" offset="0x6D4" width="32" description="Filter3&amp;lt;m&amp;gt; Start (PRU1). Offset = 6D4h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_START_AUTO_PRU1" acronym="MII_G_RT_FT3_m_START_AUTO_PRU1" offset="0x6D8" width="32" description="Filter3&amp;lt;m&amp;gt; Start Auto (PRU1). Offset = 6D8h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="MII_G_RT_FT3_m_START_LEN_PRU1" acronym="MII_G_RT_FT3_m_START_LEN_PRU1" offset="0x6DC" width="32" description="Filter3&amp;lt;m&amp;gt; Start offset (PRU1). Offset = 6DCh + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_JMP_OFFSET_PRU1" acronym="MII_G_RT_FT3_m_JMP_OFFSET_PRU1" offset="0x6E0" width="32" description="Filter3&amp;lt;m&amp;gt; Jmp offset (PRU1). Offset = 6E0h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_LEN_PRU1" acronym="MII_G_RT_FT3_m_LEN_PRU1" offset="0x6E4" width="32" description="Filter3 Length Offset for (PRU1). Offset = 6E4h + (m * 20h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_CFG_PRU1" acronym="MII_G_RT_FT3_m_CFG_PRU1" offset="0x6E8" width="32" description="Filter3&amp;lt;m&amp;gt; Configuration (PRU1). Offset = 6E8h + (m * 20h); where m = 0h to Fh">
    <bitfield id="FT3_m_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_m_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_mCFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_T_PRU1" acronym="MII_G_RT_FT3_m_T_PRU1" offset="0x6EC" width="32" description="Filter3&amp;lt;m&amp;gt; T (PRU1). Offset = 6ECh + (m * 20h); where m = 0h to Fh">
    <bitfield id="FT3_m_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_T_MASK_PRU1" acronym="MII_G_RT_FT3_m_T_MASK_PRU1" offset="0x6F0" width="32" description="Filter3&amp;lt;m&amp;gt; T Mask (PRU1). Offset = 6F0h + (m * 20h); where m = 0h to Fh">
    <bitfield id="FT3_m_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_P0_PRU1" acronym="MII_G_RT_FT3_m_P0_PRU1" offset="0x8D4" width="32" description="Filter3&amp;lt;m&amp;gt; P0 (PRU1). Offset = 8D4h + (m * 10h); where m = 0h to Fh">
    <bitfield id="FT3_m_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_P1_PRU1" acronym="MII_G_RT_FT3_m_P1_PRU1" offset="0x8D8" width="32" description="Filter3&amp;lt;m&amp;gt; P1 (PRU1). Offset = 8D8h + (m * 10h); where m = 0h to Fh">
    <bitfield id="FT3_m_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_P_MASK0_PRU1" acronym="MII_G_RT_FT3_m_P_MASK0_PRU1" offset="0x8DC" width="32" description="Filter3&amp;lt;m&amp;gt; P Mask0 (PRU1). Offset = 8DCh + (m * 10h); where m = 0h to Fh">
    <bitfield id="FT3_m_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT3_m_P_MASK1_PRU1" acronym="MII_G_RT_FT3_m_P_MASK1_PRU1" offset="0x8E0" width="32" description="Filter3&amp;lt;m&amp;gt; P Mask1 (PRU1). Offset = 8E0h + (m * 10h); where m = 0h to Fh">
    <bitfield id="FT3_m_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_FT_RX_PTR_PRU1" acronym="MII_G_RT_FT_RX_PTR_PRU1" offset="0x9D4" width="32" description="Filter Byte Count (PRU1).">
    <bitfield id="FT_RX_PTR_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX current filter Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASSm_AND_EN_PRU1" acronym="MII_G_RT_RX_CLASSm_AND_EN_PRU1" offset="0x9D8" width="32" description="RX Class&amp;lt;m&amp;gt; AND Enable (PRU1). Offset = 9D8h + (m * 8h); where m = 0h to Fh">
    <bitfield id="RX_CLASSm_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="RX class AND enabels." range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASSm_OR_EN_PRU1" acronym="MII_G_RT_RX_CLASSm_OR_EN_PRU1" offset="0x9DC" width="32" description="RX Class&amp;lt;m&amp;gt; OR Enable (PRU1). Offset = 9DCh + (m * 8h); where m = 0h to Fh">
    <bitfield id="RX_CLASSm_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="RX class OR enabels." range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASS_CFG1_PRU1" acronym="MII_G_RT_RX_CLASS_CFG1_PRU1" offset="0xA58" width="32" description="RX Class Configuration 1 Register.">
    <bitfield id="RX_CLASS15_SEL" width="2" begin="31" end="30" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS14_SEL" width="2" begin="29" end="28" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS13_SEL" width="2" begin="27" end="26" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS12_SEL" width="2" begin="25" end="24" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS11_SEL" width="2" begin="23" end="22" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS10_SEL" width="2" begin="21" end="20" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS9_SEL" width="2" begin="19" end="18" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS8_SEL" width="2" begin="17" end="16" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS7_SEL" width="2" begin="15" end="14" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS6_SEL" width="2" begin="13" end="12" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS5_SEL" width="2" begin="11" end="10" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS4_SEL" width="2" begin="9" end="8" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS3_SEL" width="2" begin="7" end="6" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS2_SEL" width="2" begin="5" end="4" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS1_SEL" width="2" begin="3" end="2" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS0_SEL" width="2" begin="1" end="0" resetval="0x0" description="rx class final term selection 00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASS_CFG2_PRU1" acronym="MII_G_RT_RX_CLASS_CFG2_PRU1" offset="0xA5C" width="32" description="RX Class Configuration 2 Register.">
    <bitfield id="RX_CLASS_OR_NV" width="16" begin="31" end="16" resetval="0x0" description="RX class or nv enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_AND_NV" width="16" begin="15" end="0" resetval="0x0" description="RX class and nv enable" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_CLASS_GATESm_PRU1" acronym="MII_G_RT_RX_CLASS_GATESm_PRU1" offset="0xA60" width="32" description="RX Class Gate Configuration PRU1 Register. Offset = A60h + (m * 4h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_ENm" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASKm" width="1" begin="6" end="6" resetval="0x1" description="allow mask 0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASKm" width="1" begin="5" end="5" resetval="0x1" description="class raw mask 0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASKm" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SELm" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_GREEN_PRU1" acronym="MII_G_RT_RX_GREEN_PRU1" offset="0xAA0" width="32" description="RX Green Status PRU1.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GREEN_VAL" width="1" begin="4" end="4" resetval="0x0" description="0 RED 1 GREEN status" range="" rwaccess="R"/>
    <bitfield id="RX_GREEN_CMP_SEL" width="4" begin="3" end="0" resetval="0x0" description="define which IEP CMP start green" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_SA_HASH_PRU1" acronym="MII_G_RT_SA_HASH_PRU1" offset="0xAA4" width="32" description="SA Hash Seed PRU1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SA_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="SA Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_CONN_HASH_PRU1" acronym="MII_G_RT_CONN_HASH_PRU1" offset="0xAA8" width="32" description="Connection Hash Seed PRU1.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="Connection Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_CONN_HASH_START_PRU1" acronym="MII_G_RT_CONN_HASH_START_PRU1" offset="0xAAC" width="32" description="Connection Hash Start PRU1.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_START" width="15" begin="14" end="0" resetval="0x0" description="Connection Hash Start which 4 Bytes to hash" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_RATE_CFGn_PRU1" acronym="MII_G_RT_RX_RATE_CFGn_PRU1" offset="0xAB0" width="32" description="RX Rate Configuration Register. Offset = AB0h + (n * 4h); where n = 0h to 7h">
    <bitfield id="RX_RATE_CIR_IDLEn" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF. The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_RATE_SRC_SEL0_PRU1" acronym="MII_G_RT_RX_RATE_SRC_SEL0_PRU1" offset="0xAD0" width="32" description="RX Rate Source Select0.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL3" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL2" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL1" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL0" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_RATE_SRC_SEL1_PRU1" acronym="MII_G_RT_RX_RATE_SRC_SEL1_PRU1" offset="0xAD4" width="32" description="RX Rate Source Select1.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL7" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL6" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL5" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL4" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_RATE_CFG1_n_PRU1" acronym="MII_G_RT_TX_RATE_CFG1_n_PRU1" offset="0xAD8" width="32" description="TX Rate Configuration 1 Register. Offset = AD8h + (n * 8h); where n = 0h to 7h">
    <bitfield id="TX_RATE_CIR_IDLEn" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF. The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_RATE_CFG2_n_PRU1" acronym="MII_G_RT_TX_RATE_CFG2_n_PRU1" offset="0xADC" width="32" description="TX Rate Configuration 2 Register. Offset = ADCh + (n * 8h); where n = 0h to 7h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOWn" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_ENn" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LENn" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_GOOD_PRU1" acronym="MII_G_RT_RX_STAT_GOOD_PRU1" offset="0xB18" width="32" description="RX Good Frame Count (PRU1).">
    <bitfield id="RX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="RX Good Frame Count. Inc on none min err max err crc err odd err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BC_PRU1" acronym="MII_G_RT_RX_STAT_BC_PRU1" offset="0xB1C" width="32" description="RX BC Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX BC Frame Count Inc on BC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MC_PRU1" acronym="MII_G_RT_RX_STAT_MC_PRU1" offset="0xB20" width="32" description="RX MC Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MC Frame Count Inc on MC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_CRC_ERR_PRU1" acronym="MII_G_RT_RX_STAT_CRC_ERR_PRU1" offset="0xB24" width="32" description="RX CRC Error Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CRC_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX CRC Err Frame Count Inc on crc err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MII_ERR_PRU1" acronym="MII_G_RT_RX_STAT_MII_ERR_PRU1" offset="0xB28" width="32" description="RX MII Error Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MII_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MII Err Frame Count Inc on mii sgmii rgmii err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_ODD_ERR_PRU1" acronym="MII_G_RT_RX_STAT_ODD_ERR_PRU1" offset="0xB2C" width="32" description="RX Odd Nibble Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX Odd Nibble Frame Count Inc on odd nibble mii, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MAX_SIZE_PRU1" acronym="MII_G_RT_RX_STAT_MAX_SIZE_PRU1" offset="0xB30" width="32" description="RX Max Size Frame (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="RX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MAX_ERR_PRU1" acronym="MII_G_RT_RX_STAT_MAX_ERR_PRU1" offset="0xB34" width="32" description="RX Max Size Error Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MAX Size Err Frame Count Inc if &amp;amp;gt; than Limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MIN_SIZE_PRU1" acronym="MII_G_RT_RX_STAT_MIN_SIZE_PRU1" offset="0xB38" width="32" description="RX Min Size Frame (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="RX MIN Size Frame Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_MIN_ERR_PRU1" acronym="MII_G_RT_RX_STAT_MIN_ERR_PRU1" offset="0xB3C" width="32" description="RX Min Size Error Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MIN Size Frame Count Inc if &amp;amp;lt; than limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_OVERRUN_ERR_PRU1" acronym="MII_G_RT_RX_STAT_OVERRUN_ERR_PRU1" offset="0xB40" width="32" description="RX Overrun Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_OVERRUN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX L1 FIFO overflow Frame Count Inc on overflow event, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_CLASSm_HIT_PRU1" acronym="MII_G_RT_RX_STAT_CLASSm_HIT_PRU1" offset="0xB44" width="32" description="RX Class&amp;lt;m&amp;gt;. Offset = B44h + (m * 4h); where m = 0h to Fh">
    <bitfield id="RX_STAT_CLASSm_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class&amp;amp;lt;m&amp;amp;gt; Hit Count (where m = 0 to 15). Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_SMD_FRAG_ERR_PRU1" acronym="MII_G_RT_RX_STAT_SMD_FRAG_ERR_PRU1" offset="0xB84" width="32" description="RX SMD Frag Error Count (PRU1).">
    <bitfield id="RX_STAT_SMD_ERR_PRU1" width="8" begin="31" end="24" resetval="0x0" description="RX SMDS Error Count, Inc when first none 0x55 does not match any valid SMD, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_FRAG_ERR_PRU1" width="8" begin="23" end="16" resetval="0x0" description="RX Frag_Cnt Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDC_ERR_PRU1" width="8" begin="15" end="8" resetval="0x0" description="RX SMDCx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDS_ERR_PRU1" width="8" begin="7" end="0" resetval="0x0" description="RX SMDSx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT1_SIZE_PRU1" acronym="MII_G_RT_RX_STAT_BKT1_SIZE_PRU1" offset="0xB88" width="32" description="RX Bucket1 Size Configuration (PRU1).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="RX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT2_SIZE_PRU1" acronym="MII_G_RT_RX_STAT_BKT2_SIZE_PRU1" offset="0xB8C" width="32" description="RX Bucket2 Size Configuration (PRU1).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="RX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT3_SIZE_PRU1" acronym="MII_G_RT_RX_STAT_BKT3_SIZE_PRU1" offset="0xB90" width="32" description="RX Bucket3 Size Configuration (PRU1).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="RX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT4_SIZE_PRU1" acronym="MII_G_RT_RX_STAT_BKT4_SIZE_PRU1" offset="0xB94" width="32" description="RX Bucket4 Size Configuration (PRU1).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="RX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_64_PRU1" acronym="MII_G_RT_RX_STAT_64_PRU1" offset="0xB98" width="32" description="RX 64B Sized Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX 64Byte Frame Count Inc if 64B size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT1_PRU1" acronym="MII_G_RT_RX_STAT_BKT1_PRU1" offset="0xB9C" width="32" description="RX Bucket1 Sized Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket1 Frame Count Inc if &amp;amp;lt;= than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT2_PRU1" acronym="MII_G_RT_RX_STAT_BKT2_PRU1" offset="0xBA0" width="32" description="RX Bucket2 Sized Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket2 Frame Count Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT3_PRU1" acronym="MII_G_RT_RX_STAT_BKT3_PRU1" offset="0xBA4" width="32" description="RX Bucket3 Sized Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket3 Frame Count Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT4_PRU1" acronym="MII_G_RT_RX_STAT_BKT4_PRU1" offset="0xBA8" width="32" description="RX Bucket4 Sized Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket4 Frame Count Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_BKT5_PRU1" acronym="MII_G_RT_RX_STAT_BKT5_PRU1" offset="0xBAC" width="32" description="RX Bucket5 Sized Frame Count (PRU1).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket5 Frame Count Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RX_STAT_TOTAL_BYTES_PRU1" acronym="MII_G_RT_RX_STAT_TOTAL_BYTES_PRU1" offset="0xBB0" width="32" description="RX Total Byte Count (PRU1).">
    <bitfield id="RX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_RXTX_STAT_TOTAL_BYTES_PRU1" acronym="MII_G_RT_RXTX_STAT_TOTAL_BYTES_PRU1" offset="0xBB4" width="32" description="RX TX Total Byte Count (PRU1).">
    <bitfield id="RXTX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX and TX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_GOOD_PORT1" acronym="MII_G_RT_TX_STAT_GOOD_PORT1" offset="0xBB8" width="32" description="TX Good Frame Count Port1.">
    <bitfield id="TX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="TX Good Frame Count Inc if no min size err max size err or mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BC_PORT1" acronym="MII_G_RT_TX_STAT_BC_PORT1" offset="0xBBC" width="32" description="TX BC Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX BC Frame Count Inc if BC" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MC_PORT1" acronym="MII_G_RT_TX_STAT_MC_PORT1" offset="0xBC0" width="32" description="TX MC Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MC Frame Count Inc if MC" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_ODD_ERR_PORT1" acronym="MII_G_RT_TX_STAT_ODD_ERR_PORT1" offset="0xBC4" width="32" description="TX Odd Nibble Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX Odd Nibble Frame Count Inc if mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_UNDERFLOW_ERR_PORT1" acronym="MII_G_RT_TX_STAT_UNDERFLOW_ERR_PORT1" offset="0xBC8" width="32" description="TX Under Flow Error Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_UNDERFLOW_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Underflow Error Cnt" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MAX_SIZE_PORT1" acronym="MII_G_RT_TX_STAT_MAX_SIZE_PORT1" offset="0xBCC" width="32" description="TX Max Size Frame Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="TX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MAX_ERR_PORT1" acronym="MII_G_RT_TX_STAT_MAX_ERR_PORT1" offset="0xBD0" width="32" description="TX Max Size Error Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Size Err Frame Count Inc if &amp;amp;gt; max Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MIN_SIZE_PORT1" acronym="MII_G_RT_TX_STAT_MIN_SIZE_PORT1" offset="0xBD4" width="32" description="TX Min Size Frame Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="TX MIN Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_MIN_ERR_PORT1" acronym="MII_G_RT_TX_STAT_MIN_ERR_PORT1" offset="0xBD8" width="32" description="TX Min Size Error Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MIN Size Err Frame Count Inc if &amp;amp;lt; min Limit" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT1_SIZE_PORT1" acronym="MII_G_RT_TX_STAT_BKT1_SIZE_PORT1" offset="0xBDC" width="32" description="TX Bucket1 Size Configuration Port1.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="TX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT2_SIZE_PORT1" acronym="MII_G_RT_TX_STAT_BKT2_SIZE_PORT1" offset="0xBE0" width="32" description="TX Bucket2 Size Configuration Port1.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="TX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT3_SIZE_PORT1" acronym="MII_G_RT_TX_STAT_BKT3_SIZE_PORT1" offset="0xBE4" width="32" description="TX Bucket3 Size Configuration Port1.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="TX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT4_SIZE_PORT1" acronym="MII_G_RT_TX_STAT_BKT4_SIZE_PORT1" offset="0xBE8" width="32" description="TX Bucket4 Size Configuration Port1.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="TX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_64_PORT1" acronym="MII_G_RT_TX_STAT_64_PORT1" offset="0xBEC" width="32" description="TX 64B Sized Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX 64Byte Frame Count Inc if 64B" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT1_PORT1" acronym="MII_G_RT_TX_STAT_BKT1_PORT1" offset="0xBF0" width="32" description="TX Bucket1 Sized Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket1 Inc if &amp;amp;lt;= than Bucket1" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT2_PORT1" acronym="MII_G_RT_TX_STAT_BKT2_PORT1" offset="0xBF4" width="32" description="TX Bucket2 Sized Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket2 Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT3_PORT1" acronym="MII_G_RT_TX_STAT_BKT3_PORT1" offset="0xBF8" width="32" description="TX Bucket3 Sized Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket3 Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT4_PORT1" acronym="MII_G_RT_TX_STAT_BKT4_PORT1" offset="0xBFC" width="32" description="TX Bucket4 Sized Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket4 Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_BKT5_PORT1" acronym="MII_G_RT_TX_STAT_BKT5_PORT1" offset="0xC00" width="32" description="TX Bucket5 Sized Frame Count Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket5 Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_STAT_TOTAL_BYTES_PORT1" acronym="MII_G_RT_TX_STAT_TOTAL_BYTES_PORT1" offset="0xC04" width="32" description="TX Total Byte Count Port1.">
    <bitfield id="TX_TOTAL_STAT_BYTES_PORT" width="32" begin="31" end="0" resetval="0x0" description="TX Total Byte Count of all Frames" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_HSR_TAG_PORT1" acronym="MII_G_RT_TX_HSR_TAG_PORT1" offset="0xC08" width="32" description="TX HSR TAG Port1.">
    <bitfield id="TX_HSR_TAG" width="32" begin="31" end="0" resetval="0x892F" description="HSR TAG" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_HSR_SEQ_PORT1" acronym="MII_G_RT_TX_HSR_SEQ_PORT1" offset="0xC0C" width="32" description="TX HSR Seq Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_HSR_SEQ" width="16" begin="15" end="0" resetval="0x0" description="HSR Seq count. It will incr for every HSR type" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_VLAN_TYPE_TAG_PORT1" acronym="MII_G_RT_TX_VLAN_TYPE_TAG_PORT1" offset="0xC10" width="32" description="TX VLAN Type TAG Port1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_VLAN_TYPE_TAG" width="16" begin="15" end="0" resetval="0x81" description="TX VLAN Type Tag, match to enable VLAN removal" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_TX_VLAN_INS_TAG_PORT1" acronym="MII_G_RT_TX_VLAN_INS_TAG_PORT1" offset="0xC14" width="32" description="TX VLAN Insertion TAG Port1.">
    <bitfield id="TX_VLAN_INS_TAG" width="32" begin="31" end="0" resetval="0x1" description="TX VLAN Insertion" range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_QUEUEk" acronym="MII_G_RT_QUEUEk" offset="0xD00" width="32" description="Queue&amp;lt;k&amp;gt;. Offset = D00h + (k * 4h); where k = 0h to 3Fh">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="QUEUE_H_PTRk" width="16" begin="15" end="0" resetval="0x0" description="Queue &amp;amp;lt;k&amp;amp;gt; (where k = 0 to 63)." range="" rwaccess="RW"/>
  </register>
  <register id="MII_G_RT_QUEUE_PEEKm" acronym="MII_G_RT_QUEUE_PEEKm" offset="0xE00" width="32" description="Queue Peek&amp;lt;m&amp;gt; Offset = E00h + (m * 4h); where m = 0h to Fh">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="QUEUE_H_PEEK_PTRm" width="16" begin="15" end="0" resetval="0x0" description="Queue &amp;amp;lt;m&amp;amp;gt; Peek portal (where m = 0 to 15)." range="" rwaccess="R"/>
  </register>
  <register id="MII_G_RT_QUEUE_CNTk" acronym="MII_G_RT_QUEUE_CNTk" offset="0xE40" width="32" description="Queue Count&amp;lt;k&amp;gt; Offset = E40h + (k * 4h); where k = 0h to 3Fh">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="QUEUE_CNT_ENTRIESk" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count&amp;amp;lt;k&amp;amp;gt; (where k = 0 to 63)." range="" rwaccess="R"/>
  </register>
  <register id="MII_G_RT_QUEUE_RESET" acronym="MII_G_RT_QUEUE_RESET" offset="0xF40" width="32" description="Queue Reset">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET_QUEUE_ID" width="6" begin="5" end="0" resetval="0x0" description="Reset Queue ID." range="" rwaccess="RW"/>
  </register>
</module>
