// Seed: 299792386
module module_0 ();
  wire id_2;
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[!1] = {1{1}};
  module_0 modCall_1 ();
  assign #1 id_3[1] = 1;
endmodule
module module_2 (
    input tri id_0,
    input wand id_1,
    output tri1 id_2,
    input wor id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9
);
  assign id_5 = 1'b0;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
