Analysis & Synthesis report for nios2_project_wrapper_de2
Thu Nov 15 18:35:01 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 15 18:35:01 2018          ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; nios2_project_wrapper_de2                  ;
; Top-level Entity Name              ; adap_traffic                               ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+----------------------------------------------------------------------------+--------------------+---------------------------+
; Option                                                                     ; Setting            ; Default Value             ;
+----------------------------------------------------------------------------+--------------------+---------------------------+
; Device                                                                     ; EP2C35F672C6       ;                           ;
; Top-level entity name                                                      ; adap_traffic       ; nios2_project_wrapper_de2 ;
; Family name                                                                ; Cyclone II         ; Stratix II                ;
; Use smart compilation                                                      ; Off                ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                        ;
; Enable compact report table                                                ; Off                ; Off                       ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                      ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                       ;
; Preserve fewer node names                                                  ; On                 ; On                        ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                       ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001              ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                 ;
; State Machine Processing                                                   ; Auto               ; Auto                      ;
; Safe State Machine                                                         ; Off                ; Off                       ;
; Extract Verilog State Machines                                             ; On                 ; On                        ;
; Extract VHDL State Machines                                                ; On                 ; On                        ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                       ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                      ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                        ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                        ;
; Parallel Synthesis                                                         ; Off                ; Off                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                      ;
; NOT Gate Push-Back                                                         ; On                 ; On                        ;
; Power-Up Don't Care                                                        ; On                 ; On                        ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                       ;
; Remove Duplicate Registers                                                 ; On                 ; On                        ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                       ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                       ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                       ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                       ;
; Ignore SOFT Buffers                                                        ; On                 ; On                        ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                       ;
; Optimization Technique                                                     ; Balanced           ; Balanced                  ;
; Carry Chain Length                                                         ; 70                 ; 70                        ;
; Auto Carry Chains                                                          ; On                 ; On                        ;
; Auto Open-Drain Pins                                                       ; On                 ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                       ;
; Auto ROM Replacement                                                       ; On                 ; On                        ;
; Auto RAM Replacement                                                       ; On                 ; On                        ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                      ;
; Auto Clock Enable Replacement                                              ; On                 ; On                        ;
; Strict RAM Replacement                                                     ; Off                ; Off                       ;
; Allow Synchronous Control Signals                                          ; On                 ; On                        ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                       ;
; Auto Resource Sharing                                                      ; Off                ; Off                       ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                       ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                       ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                        ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                       ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                       ;
; Report Parameter Settings                                                  ; On                 ; On                        ;
; Report Source Assignments                                                  ; On                 ; On                        ;
; Report Connectivity Checks                                                 ; On                 ; On                        ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                       ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                         ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation        ;
; HDL message level                                                          ; Level2             ; Level2                    ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                       ;
; Clock MUX Protection                                                       ; On                 ; On                        ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                       ;
; Block Design Naming                                                        ; Auto               ; Auto                      ;
; SDC constraint protection                                                  ; Off                ; Off                       ;
; Synthesis Effort                                                           ; Auto               ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                        ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                       ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                    ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                      ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                        ;
; Synthesis Seed                                                             ; 1                  ; 1                         ;
+----------------------------------------------------------------------------+--------------------+---------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                          ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------------------+
; Altera ; Qsys         ; 13.0    ; N/A          ; N/A          ; |adap_traffic|nios2_soc:u0 ; nios2_soc/synthesis/../../nios2_soc.qsys ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov 15 18:34:34 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_project_wrapper_de2 -c nios2_project_wrapper_de2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "nios2_soc.qsys"
Info (12250): 2018.11.15.18:34:37 Progress: Loading Nios2_Soc/nios2_soc.qsys
Info (12250): 2018.11.15.18:34:37 Progress: Reading input file
Info (12250): 2018.11.15.18:34:37 Progress: Adding clk_0 [clock_source 13.0]
Info (12250): 2018.11.15.18:34:37 Progress: Parameterizing module clk_0
Info (12250): 2018.11.15.18:34:37 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Info (12250): 2018.11.15.18:34:38 Progress: Parameterizing module onchip_mem
Info (12250): 2018.11.15.18:34:38 Progress: Adding cpu [altera_nios2_qsys 13.0]
Info (12250): 2018.11.15.18:34:38 Progress: Parameterizing module cpu
Info (12250): 2018.11.15.18:34:38 Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Info (12250): 2018.11.15.18:34:38 Progress: Parameterizing module jtag_uart
Info (12250): 2018.11.15.18:34:38 Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Info (12250): 2018.11.15.18:34:39 Progress: Parameterizing module sys_clk_timer
Info (12250): 2018.11.15.18:34:39 Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Info (12250): 2018.11.15.18:34:39 Progress: Parameterizing module sysid
Info (12250): 2018.11.15.18:34:39 Progress: Adding led_pio [altera_avalon_pio 13.0.1]
Info (12250): 2018.11.15.18:34:39 Progress: Parameterizing module led_pio
Info (12250): 2018.11.15.18:34:39 Progress: Adding traffic_light_0 [traffic_light 1.0]
Info (12250): 2018.11.15.18:34:39 Progress: Parameterizing module traffic_light_0
Info (12250): 2018.11.15.18:34:39 Progress: Building connections
Info (12250): 2018.11.15.18:34:39 Progress: Parameterizing connections
Info (12250): 2018.11.15.18:34:39 Progress: Validating
Info (12250): 2018.11.15.18:34:40 Progress: Done reading input file
Info (12250): Nios2_soc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nios2_soc.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Nios2_soc: Generating nios2_soc "nios2_soc" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 17 modules, 52 connections
Info (12250): Merlin_domain_transform: After transform: 34 modules, 141 connections
Info (12250): Merlin_router_transform: After transform: 43 modules, 168 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 44 modules, 172 connections
Info (12250): Merlin_burst_transform: After transform: 45 modules, 175 connections
Info (12250): Reset_adaptation_transform: After transform: 47 modules, 179 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 64 modules, 215 connections
Info (12250): Merlin_width_transform: After transform: 66 modules, 221 connections
Info (12250): Limiter_update_transform: After transform: 66 modules, 222 connections
Info (12250): Merlin_mm_transform: After transform: 66 modules, 222 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 67 modules, 225 connections
Info (12250): Onchip_mem: Starting RTL generation for module 'nios2_soc_onchip_mem'
Info (12250): Onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_soc_onchip_mem --dir=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0001_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0001_onchip_mem_gen//nios2_soc_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_mem: Done RTL generation for module 'nios2_soc_onchip_mem'
Info (12250): Onchip_mem: "nios2_soc" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info (12250): Cpu: Starting RTL generation for module 'nios2_soc_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_soc_cpu --dir=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0002_cpu_gen//nios2_soc_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Cpu: # 2018.11.15 18:34:46 (*) Starting Nios II generation
Info (12250): Cpu: # 2018.11.15 18:34:46 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2018.11.15 18:34:47 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info (12250): Cpu: # 2018.11.15 18:34:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.11.15 18:34:47 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.11.15 18:34:47 (*)   Plaintext license not found.
Info (12250): Cpu: # 2018.11.15 18:34:47 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2018.11.15 18:34:48 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info (12250): Cpu: # 2018.11.15 18:34:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2018.11.15 18:34:48 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2018.11.15 18:34:48 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2018.11.15 18:34:48 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2018.11.15 18:34:48 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2018.11.15 18:34:49 (*)     Pipeline frontend
Info (12250): Cpu: # 2018.11.15 18:34:51 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2018.11.15 18:34:54 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2018.11.15 18:34:55 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'nios2_soc_cpu'
Info (12250): Cpu: "nios2_soc" instantiated altera_nios2_qsys "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'nios2_soc_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_soc_jtag_uart --dir=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0003_jtag_uart_gen//nios2_soc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'nios2_soc_jtag_uart'
Info (12250): Jtag_uart: "nios2_soc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Sys_clk_timer: Starting RTL generation for module 'nios2_soc_sys_clk_timer'
Info (12250): Sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_soc_sys_clk_timer --dir=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0004_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0004_sys_clk_timer_gen//nios2_soc_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_clk_timer: Done RTL generation for module 'nios2_soc_sys_clk_timer'
Info (12250): Sys_clk_timer: "nios2_soc" instantiated altera_avalon_timer "sys_clk_timer"
Info (12250): Sysid: "nios2_soc" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Led_pio: Starting RTL generation for module 'nios2_soc_led_pio'
Info (12250): Led_pio:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_soc_led_pio --dir=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0006_led_pio_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7850_6521270304438535957.dir/0006_led_pio_gen//nios2_soc_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_pio: Done RTL generation for module 'nios2_soc_led_pio'
Info (12250): Led_pio: "nios2_soc" instantiated altera_avalon_pio "led_pio"
Info (12250): Traffic_light_0: "nios2_soc" instantiated traffic_light "traffic_light_0"
Info (12250): Cpu_instruction_master_translator: "nios2_soc" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info (12250): Cpu_jtag_debug_module_translator: "nios2_soc" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info (12250): Cpu_instruction_master_translator_avalon_universal_master_0_agent: "nios2_soc" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios2_soc" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios2_soc" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "nios2_soc" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "nios2_soc" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "nios2_soc" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "nios2_soc" instantiated altera_merlin_router "id_router_002"
Info (12250): Id_router_006: "nios2_soc" instantiated altera_merlin_router "id_router_006"
Info (12250): Limiter: "nios2_soc" instantiated altera_merlin_traffic_limiter "limiter"
Info (12250): Burst_adapter: "nios2_soc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Rst_controller: "nios2_soc" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "nios2_soc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "nios2_soc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "nios2_soc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "nios2_soc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_002: "nios2_soc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info (12250): Rsp_xbar_mux: "nios2_soc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/db/ip/nios2_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "nios2_soc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/db/ip/nios2_soc/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "nios2_soc" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/db/ip/nios2_soc/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/db/ip/nios2_soc/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Irq_mapper: "nios2_soc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Nios2_soc: Done nios2_soc" with 30 modules, 91 files, 1933180 bytes
Info (12249): Finished elaborating Qsys system entity "nios2_soc.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file adap_traffic.vhd
    Info (12022): Found design unit 1: adap_traffic-inst
    Info (12023): Found entity 1: adap_traffic
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc.vhd
    Info (12022): Found design unit 1: nios2_soc-rtl
    Info (12023): Found entity 1: nios2_soc
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: nios2_soc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_traffic_light_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: nios2_soc_traffic_light_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: nios2_soc_traffic_light_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: nios2_soc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_traffic_light_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: nios2_soc_traffic_light_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: nios2_soc_traffic_light_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_width_adapter.vhd
    Info (12022): Found design unit 1: nios2_soc_width_adapter-rtl
    Info (12023): Found entity 1: nios2_soc_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_width_adapter_001.vhd
    Info (12022): Found design unit 1: nios2_soc_width_adapter_001-rtl
    Info (12023): Found entity 1: nios2_soc_width_adapter_001
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: nios2_soc_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: nios2_soc_cpu_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_onchip_mem_s1_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_onchip_mem_s1_translator-rtl
    Info (12023): Found entity 1: nios2_soc_onchip_mem_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: nios2_soc_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_sys_clk_timer_s1_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_sys_clk_timer_s1_translator-rtl
    Info (12023): Found entity 1: nios2_soc_sys_clk_timer_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_sysid_control_slave_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_sysid_control_slave_translator-rtl
    Info (12023): Found entity 1: nios2_soc_sysid_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_led_pio_s1_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_led_pio_s1_translator-rtl
    Info (12023): Found entity 1: nios2_soc_led_pio_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/nios2_soc_traffic_light_0_avalon_slave_0_translator.vhd
    Info (12022): Found design unit 1: nios2_soc_traffic_light_0_avalon_slave_0_translator-rtl
    Info (12023): Found entity 1: nios2_soc_traffic_light_0_avalon_slave_0_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_irq_mapper.sv
    Info (12023): Found entity 1: nios2_soc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_rsp_xbar_mux.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_rsp_xbar_demux.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cmd_xbar_mux.sv
    Info (12023): Found entity 1: nios2_soc_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: nios2_soc_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cmd_xbar_demux.sv
    Info (12023): Found entity 1: nios2_soc_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_id_router_006.sv
    Info (12023): Found entity 1: nios2_soc_id_router_006_default_decode
    Info (12023): Found entity 2: nios2_soc_id_router_006
Info (12021): Found 2 design units, including 2 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_id_router_002.sv
    Info (12023): Found entity 1: nios2_soc_id_router_002_default_decode
    Info (12023): Found entity 2: nios2_soc_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_id_router.sv
    Info (12023): Found entity 1: nios2_soc_id_router_default_decode
    Info (12023): Found entity 2: nios2_soc_id_router
Info (12021): Found 2 design units, including 2 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_addr_router_001.sv
    Info (12023): Found entity 1: nios2_soc_addr_router_001_default_decode
    Info (12023): Found entity 2: nios2_soc_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_addr_router.sv
    Info (12023): Found entity 1: nios2_soc_addr_router_default_decode
    Info (12023): Found entity 2: nios2_soc_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/interface.vhd
    Info (12022): Found design unit 1: interface-archInterface
    Info (12023): Found entity 1: interface
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_led_pio.v
    Info (12023): Found entity 1: nios2_soc_led_pio
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_sysid.v
    Info (12023): Found entity 1: nios2_soc_sysid
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_sys_clk_timer.v
    Info (12023): Found entity 1: nios2_soc_sys_clk_timer
Info (12021): Found 5 design units, including 5 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_jtag_uart.v
    Info (12023): Found entity 1: nios2_soc_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: nios2_soc_jtag_uart_scfifo_w
    Info (12023): Found entity 3: nios2_soc_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: nios2_soc_jtag_uart_scfifo_r
    Info (12023): Found entity 5: nios2_soc_jtag_uart
Info (12021): Found 23 design units, including 23 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cpu.v
    Info (12023): Found entity 1: nios2_soc_cpu_ic_data_module
    Info (12023): Found entity 2: nios2_soc_cpu_ic_tag_module
    Info (12023): Found entity 3: nios2_soc_cpu_register_bank_a_module
    Info (12023): Found entity 4: nios2_soc_cpu_register_bank_b_module
    Info (12023): Found entity 5: nios2_soc_cpu_nios2_oci_debug
    Info (12023): Found entity 6: nios2_soc_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: nios2_soc_cpu_nios2_ocimem
    Info (12023): Found entity 8: nios2_soc_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: nios2_soc_cpu_nios2_oci_break
    Info (12023): Found entity 10: nios2_soc_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: nios2_soc_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: nios2_soc_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: nios2_soc_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: nios2_soc_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: nios2_soc_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: nios2_soc_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: nios2_soc_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: nios2_soc_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: nios2_soc_cpu_nios2_oci_pib
    Info (12023): Found entity 20: nios2_soc_cpu_nios2_oci_im
    Info (12023): Found entity 21: nios2_soc_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: nios2_soc_cpu_nios2_oci
    Info (12023): Found entity 23: nios2_soc_cpu
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: nios2_soc_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_cpu_test_bench.v
    Info (12023): Found entity 1: nios2_soc_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios2_soc/synthesis/submodules/nios2_soc_onchip_mem.v
    Info (12023): Found entity 1: nios2_soc_onchip_mem
Info (12021): Found 2 design units, including 1 entities, in source file interface.vhd
    Info (12022): Found design unit 1: interface-archInterface
    Info (12023): Found entity 1: interface
Info (12021): Found 2 design units, including 1 entities, in source file traffic_light_top.vhd
    Info (12022): Found design unit 1: traffic_light_top-archTop
    Info (12023): Found entity 1: traffic_light_top
Info (12021): Found 2 design units, including 1 entities, in source file register_n_bits.vhd
    Info (12022): Found design unit 1: register_n_bits-archRegister
    Info (12023): Found entity 1: register_n_bits
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_n_bits.vhd
    Info (12022): Found design unit 1: mux4x1_n_bits-archMux
    Info (12023): Found entity 1: mux4x1_n_bits
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_n_bits.vhd
    Info (12022): Found design unit 1: mux2x1_n_bits-archMux
    Info (12023): Found entity 1: mux2x1_n_bits
Info (12021): Found 2 design units, including 1 entities, in source file compareifequal_n_bits.vhd
    Info (12022): Found design unit 1: compareIfEqual_n_bits-archCompareIfEqual
    Info (12023): Found entity 1: compareIfEqual_n_bits
Info (12021): Found 2 design units, including 1 entities, in source file bo.vhd
    Info (12022): Found design unit 1: BO-archBO
    Info (12023): Found entity 1: BO
Info (12021): Found 2 design units, including 1 entities, in source file bc.vhd
    Info (12022): Found design unit 1: BC-archBC
    Info (12023): Found entity 1: BC
Info (12021): Found 2 design units, including 1 entities, in source file adder_n_bits.vhd
    Info (12022): Found design unit 1: adder_n_bits-archAdder
    Info (12023): Found entity 1: adder_n_bits
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/nios2_soc.v
    Info (12023): Found entity 1: nios2_soc
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/interface.vhd
    Info (12022): Found design unit 1: interface-archInterface
    Info (12023): Found entity 1: interface
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_addr_router.sv
    Info (12023): Found entity 1: nios2_soc_addr_router_default_decode
    Info (12023): Found entity 2: nios2_soc_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_addr_router_001.sv
    Info (12023): Found entity 1: nios2_soc_addr_router_001_default_decode
    Info (12023): Found entity 2: nios2_soc_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cmd_xbar_demux.sv
    Info (12023): Found entity 1: nios2_soc_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: nios2_soc_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cmd_xbar_mux.sv
    Info (12023): Found entity 1: nios2_soc_cmd_xbar_mux
Info (12021): Found 23 design units, including 23 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cpu.v
    Info (12023): Found entity 1: nios2_soc_cpu_ic_data_module
    Info (12023): Found entity 2: nios2_soc_cpu_ic_tag_module
    Info (12023): Found entity 3: nios2_soc_cpu_register_bank_a_module
    Info (12023): Found entity 4: nios2_soc_cpu_register_bank_b_module
    Info (12023): Found entity 5: nios2_soc_cpu_nios2_oci_debug
    Info (12023): Found entity 6: nios2_soc_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: nios2_soc_cpu_nios2_ocimem
    Info (12023): Found entity 8: nios2_soc_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: nios2_soc_cpu_nios2_oci_break
    Info (12023): Found entity 10: nios2_soc_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: nios2_soc_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: nios2_soc_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: nios2_soc_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: nios2_soc_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: nios2_soc_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: nios2_soc_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: nios2_soc_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: nios2_soc_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: nios2_soc_cpu_nios2_oci_pib
    Info (12023): Found entity 20: nios2_soc_cpu_nios2_oci_im
    Info (12023): Found entity 21: nios2_soc_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: nios2_soc_cpu_nios2_oci
    Info (12023): Found entity 23: nios2_soc_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios2_soc_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: nios2_soc_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_cpu_test_bench.v
    Info (12023): Found entity 1: nios2_soc_cpu_test_bench
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_id_router.sv
    Info (12023): Found entity 1: nios2_soc_id_router_default_decode
    Info (12023): Found entity 2: nios2_soc_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_id_router_002.sv
    Info (12023): Found entity 1: nios2_soc_id_router_002_default_decode
    Info (12023): Found entity 2: nios2_soc_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_id_router_006.sv
    Info (12023): Found entity 1: nios2_soc_id_router_006_default_decode
    Info (12023): Found entity 2: nios2_soc_id_router_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_irq_mapper.sv
    Info (12023): Found entity 1: nios2_soc_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_jtag_uart.v
    Info (12023): Found entity 1: nios2_soc_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: nios2_soc_jtag_uart_scfifo_w
    Info (12023): Found entity 3: nios2_soc_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: nios2_soc_jtag_uart_scfifo_r
    Info (12023): Found entity 5: nios2_soc_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_led_pio.v
    Info (12023): Found entity 1: nios2_soc_led_pio
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_onchip_mem.v
    Info (12023): Found entity 1: nios2_soc_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_rsp_xbar_demux.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_rsp_xbar_mux.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: nios2_soc_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_sys_clk_timer.v
    Info (12023): Found entity 1: nios2_soc_sys_clk_timer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2_soc/submodules/nios2_soc_sysid.v
    Info (12023): Found entity 1: nios2_soc_sysid
Info (12127): Elaborating entity "adap_traffic" for the top level hierarchy
Error (12179): Instance "nios2_soc:u0" is ambiguous File: C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/adap_traffic.vhd Line: 21
    Error (12180): Instance could be entity "nios2_soc" in file nios2_soc/synthesis/nios2_soc.vhd compiled in library nios2_soc File: C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/nios2_soc/synthesis/nios2_soc.vhd Line: 9
    Error (12180): Instance could be entity "nios2_soc" in file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/db/ip/nios2_soc/nios2_soc.v compiled in library altera_reserved_qsys_nios2_soc File: C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/db/ip/nios2_soc/nios2_soc.v Line: 6
Info (12128): Elaborating entity "nios2_soc" for hierarchy "nios2_soc:u0"
Error (12152): Can't elaborate user hierarchy "nios2_soc:u0" File: C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/adap_traffic.vhd Line: 21
Info (144001): Generated suppressed messages file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/output_files/nios2_project_wrapper_de2.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 4682 megabytes
    Error: Processing ended: Thu Nov 15 18:35:01 2018
    Error: Elapsed time: 00:00:27
    Error: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/tentativa1511/Nios2_Soc/output_files/nios2_project_wrapper_de2.map.smsg.


