[{"schematic":[["gates/nand2",[-16,-72,0]],["gates/nand2",[-16,-8,0]],["gates/inverter",[-16,32,0]],["port",[-16,-8,0],{"signal":"D"}],["port",[-16,32,0],{"signal":"G"}],["port",[80,-32,4],{"signal":"Q"}],["wire",[-16,8,0,-8,0],{"signal":"G"}],["wire",[-16,-56,0,-8,0],{"signal":"GN"}],["wire",[24,32,0,-8,0],{"signal":"GN"}],["gates/nand2",[-16,-40,0]],["gates/nand3",[32,-48,0]],["wire",[-16,-40,0,-24,0]],["wire",[80,-96,0,-120,0]],["wire",[-40,-40,0,0,-32]],["wire",[-40,-96,0,0,24]],["wire",[-16,-72,0,-24,0]],["wire",[-16,-24,0,0,16]],["wire",[80,-96,0,0,64]],["wire",[32,-64,0,0,16],{"signal":"mem"}],["wire",[32,-16,0,0,16]],["wire",[32,-64,0,8,0]],["analog/initial_voltage",[40,-64,0],{"IV":"1"}],["text",[-40,-110,0],{"text":"Set initial voltage of feedback loop to be consistent with nodes","font":"4pt sans-serif"}],["text",[-40,-104,0],{"text":"being initialized to 0V -- prevents convergence problems.","font":"4pt sans-serif"}]],"icon":[["terminal",[0,0,0],{"name":"D"}],["terminal",[0,16,0],{"name":"G"}],["terminal",[40,0,4],{"name":"Q"}],["text",[10,0,0],{"text":"D"}],["text",[10,16,0],{"text":"G"}],["text",[30,0,0],{"text":"Q","align":"center-right"}],["line",[8,-8,0,24,0]],["line",[32,-8,0,0,32]],["line",[32,24,0,-24,0]],["line",[8,24,0,0,-32]],["property",[20,-8,0],{"format":"{name}","align":"bottom-center"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs D G\n.group outputs Q\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n00 -\n\n\n.plot D G\n.plot Q\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]
