

================================================================
== Vivado HLS Report for 'Read_W_buf'
================================================================
* Date:           Sun Feb 28 11:05:40 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|      109| 0.190 us | 1.090 us |   19|  109|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Inner   |       11|      101|         3|          1|          1| 10 ~ 100 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      66|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     101|    -|
|Register         |        -|      -|     139|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     139|     167|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_125_p2                       |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln274_fu_120_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  66|          68|          38|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |W_ddr_blk_n_AR                   |   9|          2|    1|          2|
    |W_ddr_blk_n_R                    |   9|          2|    1|          2|
    |ap_NS_fsm                        |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_p_0_rec_phi_fu_97_p4  |   9|          2|   31|         62|
    |p_0_rec_reg_93                   |   9|          2|   31|         62|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 101|         22|   67|        142|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |W_ddr_addr_read_reg_157           |  32|   0|   32|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_reg_152                         |  31|   0|   31|          0|
    |icmp_ln274_reg_148                |   1|   0|    1|          0|
    |icmp_ln274_reg_148_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_0_rec_reg_93                    |  31|   0|   31|          0|
    |p_0_rec_reg_93_pp0_iter1_reg      |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 139|   0|  139|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  Read_W_buf  | return value |
|W_address0            | out |    9|  ap_memory |       W      |     array    |
|W_ce0                 | out |    1|  ap_memory |       W      |     array    |
|W_we0                 | out |    1|  ap_memory |       W      |     array    |
|W_d0                  | out |   32|  ap_memory |       W      |     array    |
|m_axi_W_ddr_AWVALID   | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWREADY   |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWADDR    | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWID      | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWLEN     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWSIZE    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWBURST   | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWLOCK    | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWCACHE   | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWPROT    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWQOS     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWREGION  | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWUSER    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WVALID    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WREADY    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WDATA     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WSTRB     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WLAST     | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WID       | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WUSER     | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARVALID   | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARREADY   |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARADDR    | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARID      | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARLEN     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARSIZE    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARBURST   | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARLOCK    | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARCACHE   | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARPROT    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARQOS     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARREGION  | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARUSER    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RVALID    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RREADY    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RDATA     |  in |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RLAST     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RID       |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RUSER     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RRESP     |  in |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BVALID    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BREADY    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BRESP     |  in |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BID       |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BUSER     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|W_ddr_offset          |  in |   30|   ap_none  | W_ddr_offset |    scalar    |
|length_r              |  in |   32|   ap_none  |   length_r   |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

