// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_PE_Pipeline_VITIS_LOOP_385_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_SA_A_0_0_dout,
        fifo_SA_A_0_0_num_data_valid,
        fifo_SA_A_0_0_fifo_cap,
        fifo_SA_A_0_0_empty_n,
        fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout,
        fifo_SA_W_0_0_num_data_valid,
        fifo_SA_W_0_0_fifo_cap,
        fifo_SA_W_0_0_empty_n,
        fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid,
        fifo_SA_O_0_0_3_fifo_cap,
        fifo_SA_O_0_0_3_full_n,
        fifo_SA_O_0_0_3_write,
        fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid,
        fifo_SA_O_0_0_0_fifo_cap,
        fifo_SA_O_0_0_0_full_n,
        fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid,
        fifo_SA_O_0_0_1_fifo_cap,
        fifo_SA_O_0_0_1_full_n,
        fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid,
        fifo_SA_O_0_0_2_fifo_cap,
        fifo_SA_O_0_0_2_full_n,
        fifo_SA_O_0_0_2_write,
        sub,
        sub267,
        mode,
        num,
        cmp47,
        num_a_sa,
        add304_3,
        add304_2,
        add304_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_SA_A_0_0_dout;
input  [2:0] fifo_SA_A_0_0_num_data_valid;
input  [2:0] fifo_SA_A_0_0_fifo_cap;
input   fifo_SA_A_0_0_empty_n;
output   fifo_SA_A_0_0_read;
input  [127:0] fifo_SA_W_0_0_dout;
input  [3:0] fifo_SA_W_0_0_num_data_valid;
input  [3:0] fifo_SA_W_0_0_fifo_cap;
input   fifo_SA_W_0_0_empty_n;
output   fifo_SA_W_0_0_read;
output  [31:0] fifo_SA_O_0_0_3_din;
input  [4:0] fifo_SA_O_0_0_3_num_data_valid;
input  [4:0] fifo_SA_O_0_0_3_fifo_cap;
input   fifo_SA_O_0_0_3_full_n;
output   fifo_SA_O_0_0_3_write;
output  [31:0] fifo_SA_O_0_0_0_din;
input  [4:0] fifo_SA_O_0_0_0_num_data_valid;
input  [4:0] fifo_SA_O_0_0_0_fifo_cap;
input   fifo_SA_O_0_0_0_full_n;
output   fifo_SA_O_0_0_0_write;
output  [31:0] fifo_SA_O_0_0_1_din;
input  [4:0] fifo_SA_O_0_0_1_num_data_valid;
input  [4:0] fifo_SA_O_0_0_1_fifo_cap;
input   fifo_SA_O_0_0_1_full_n;
output   fifo_SA_O_0_0_1_write;
output  [31:0] fifo_SA_O_0_0_2_din;
input  [4:0] fifo_SA_O_0_0_2_num_data_valid;
input  [4:0] fifo_SA_O_0_0_2_fifo_cap;
input   fifo_SA_O_0_0_2_full_n;
output   fifo_SA_O_0_0_2_write;
input  [31:0] sub;
input  [31:0] sub267;
input  [0:0] mode;
input  [31:0] num;
input  [0:0] cmp47;
input  [31:0] num_a_sa;
input  [31:0] add304_3;
input  [31:0] add304_2;
input  [31:0] add304_1;

reg ap_idle;
reg fifo_SA_A_0_0_read;
reg fifo_SA_W_0_0_read;
reg[31:0] fifo_SA_O_0_0_3_din;
reg fifo_SA_O_0_0_3_write;
reg[31:0] fifo_SA_O_0_0_0_din;
reg fifo_SA_O_0_0_0_write;
reg[31:0] fifo_SA_O_0_0_1_din;
reg fifo_SA_O_0_0_1_write;
reg[31:0] fifo_SA_O_0_0_2_din;
reg fifo_SA_O_0_0_2_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln385_reg_3857;
reg   [0:0] icmp_ln391_reg_3868;
reg    ap_predicate_op205_read_state3;
reg    ap_predicate_op207_read_state3;
reg   [0:0] icmp_ln398_reg_3872;
reg    ap_predicate_op211_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] and_ln532_reg_4182;
reg   [0:0] and_ln532_reg_4182_pp0_iter11_reg;
reg   [0:0] or_ln537_3_reg_4210;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter11_reg;
reg   [0:0] icmp_ln537_5_reg_4206;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter11_reg;
reg    ap_predicate_op690_write_state13;
reg   [0:0] or_ln523_2_reg_3953;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter11_reg;
reg    ap_predicate_op699_write_state13;
reg    ap_block_state13_pp0_stage0_iter12;
reg   [0:0] and_ln532_reg_4182_pp0_iter12_reg;
reg   [0:0] and_ln537_reg_4186;
reg   [0:0] and_ln537_reg_4186_pp0_iter12_reg;
reg    ap_predicate_op702_write_state14;
reg   [0:0] and_ln537_1_reg_4194;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter12_reg;
reg   [0:0] or_ln537_reg_4190;
reg   [0:0] or_ln537_reg_4190_pp0_iter12_reg;
reg    ap_predicate_op705_write_state14;
reg   [0:0] or_ln537_2_reg_4202;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter12_reg;
reg   [0:0] or_ln537_1_reg_4198;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter12_reg;
reg    ap_predicate_op708_write_state14;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter12_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter12_reg;
reg    ap_predicate_op711_write_state14;
reg   [0:0] or_ln523_reg_3945;
reg   [0:0] or_ln523_reg_3945_pp0_iter12_reg;
reg    ap_predicate_op713_write_state14;
reg   [0:0] or_ln523_1_reg_3949;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter12_reg;
reg    ap_predicate_op715_write_state14;
reg    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln385_fu_974_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_SA_W_0_0_blk_n;
wire    ap_block_pp0_stage0;
reg    fifo_SA_A_0_0_blk_n;
reg    fifo_SA_O_0_0_0_blk_n;
reg    fifo_SA_O_0_0_1_blk_n;
reg    fifo_SA_O_0_0_2_blk_n;
reg    fifo_SA_O_0_0_3_blk_n;
wire   [31:0] grp_fu_622_p2;
reg   [31:0] reg_686;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter2_reg;
reg   [31:0] reg_686_pp0_iter4_reg;
reg   [31:0] reg_686_pp0_iter5_reg;
reg   [31:0] reg_686_pp0_iter6_reg;
reg   [31:0] reg_686_pp0_iter7_reg;
reg   [31:0] reg_686_pp0_iter8_reg;
reg   [31:0] reg_686_pp0_iter9_reg;
wire   [31:0] grp_fu_504_p2;
reg   [31:0] reg_692;
reg   [31:0] reg_692_pp0_iter6_reg;
reg   [31:0] reg_692_pp0_iter7_reg;
reg   [31:0] reg_692_pp0_iter8_reg;
reg   [31:0] reg_692_pp0_iter9_reg;
reg   [31:0] reg_692_pp0_iter10_reg;
reg   [31:0] reg_692_pp0_iter11_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter4_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter3_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter5_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter6_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter7_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter8_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter9_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter10_reg;
reg   [0:0] icmp_ln385_reg_3857_pp0_iter11_reg;
wire   [1:0] trunc_ln385_fu_985_p1;
reg   [1:0] trunc_ln385_reg_3861;
wire   [0:0] icmp_ln391_fu_989_p2;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter2_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter3_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter4_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter5_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter6_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter7_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter8_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter9_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter10_reg;
reg   [0:0] icmp_ln391_reg_3868_pp0_iter11_reg;
wire   [0:0] icmp_ln398_fu_1009_p2;
wire   [0:0] ult90_fu_1015_p2;
reg   [0:0] ult90_reg_3876;
reg   [0:0] ult90_reg_3876_pp0_iter2_reg;
reg   [0:0] ult90_reg_3876_pp0_iter3_reg;
wire   [0:0] cmp268_fu_1020_p2;
reg   [0:0] cmp268_reg_3881;
reg   [0:0] cmp268_reg_3881_pp0_iter2_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter3_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter4_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter5_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter6_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter7_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter8_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter9_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter10_reg;
reg   [0:0] cmp268_reg_3881_pp0_iter11_reg;
wire   [0:0] icmp6_fu_1035_p2;
reg   [0:0] icmp6_reg_3892;
wire   [0:0] icmp_ln484_fu_1041_p2;
reg   [0:0] icmp_ln484_reg_3900;
reg   [0:0] icmp_ln484_reg_3900_pp0_iter2_reg;
reg   [0:0] icmp_ln484_reg_3900_pp0_iter3_reg;
wire   [0:0] icmp_ln484_1_fu_1047_p2;
reg   [0:0] icmp_ln484_1_reg_3905;
reg   [0:0] icmp_ln484_1_reg_3905_pp0_iter2_reg;
reg   [0:0] icmp_ln484_1_reg_3905_pp0_iter3_reg;
wire   [0:0] icmp_ln484_2_fu_1053_p2;
reg   [0:0] icmp_ln484_2_reg_3910;
reg   [0:0] icmp_ln484_2_reg_3910_pp0_iter2_reg;
reg   [0:0] icmp_ln484_2_reg_3910_pp0_iter3_reg;
wire   [0:0] icmp_ln484_3_fu_1059_p2;
reg   [0:0] icmp_ln484_3_reg_3915;
reg   [0:0] icmp_ln484_3_reg_3915_pp0_iter2_reg;
reg   [0:0] icmp_ln484_3_reg_3915_pp0_iter3_reg;
wire   [0:0] icmp_ln512_fu_1071_p2;
reg   [0:0] icmp_ln512_reg_3920;
wire   [0:0] icmp_ln484_4_fu_1084_p2;
reg   [0:0] icmp_ln484_4_reg_3925;
reg   [0:0] icmp_ln484_4_reg_3925_pp0_iter2_reg;
reg   [0:0] icmp_ln484_4_reg_3925_pp0_iter3_reg;
reg   [0:0] icmp_ln484_4_reg_3925_pp0_iter4_reg;
reg   [0:0] icmp_ln484_4_reg_3925_pp0_iter5_reg;
reg   [0:0] icmp_ln484_4_reg_3925_pp0_iter6_reg;
wire   [0:0] icmp_ln484_5_fu_1090_p2;
reg   [0:0] icmp_ln484_5_reg_3930;
reg   [0:0] icmp_ln484_5_reg_3930_pp0_iter2_reg;
reg   [0:0] icmp_ln484_5_reg_3930_pp0_iter3_reg;
reg   [0:0] icmp_ln484_5_reg_3930_pp0_iter4_reg;
reg   [0:0] icmp_ln484_5_reg_3930_pp0_iter5_reg;
reg   [0:0] icmp_ln484_5_reg_3930_pp0_iter6_reg;
reg   [0:0] icmp_ln484_5_reg_3930_pp0_iter7_reg;
reg   [0:0] icmp_ln484_5_reg_3930_pp0_iter8_reg;
wire   [0:0] icmp_ln484_6_fu_1096_p2;
reg   [0:0] icmp_ln484_6_reg_3935;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter2_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter3_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter4_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter5_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter6_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter7_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter8_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter9_reg;
reg   [0:0] icmp_ln484_6_reg_3935_pp0_iter10_reg;
wire   [0:0] icmp_ln532_fu_1102_p2;
reg   [0:0] icmp_ln532_reg_3940;
wire   [0:0] or_ln523_fu_1141_p2;
reg   [0:0] or_ln523_reg_3945_pp0_iter2_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter3_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter4_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter5_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter6_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter7_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter8_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter9_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter10_reg;
reg   [0:0] or_ln523_reg_3945_pp0_iter11_reg;
wire   [0:0] or_ln523_1_fu_1180_p2;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter2_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter3_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter4_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter5_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter6_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter7_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter8_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter9_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter10_reg;
reg   [0:0] or_ln523_1_reg_3949_pp0_iter11_reg;
wire   [0:0] or_ln523_2_fu_1209_p2;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter2_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter3_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter4_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter5_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter6_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter7_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter8_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter9_reg;
reg   [0:0] or_ln523_2_reg_3953_pp0_iter10_reg;
wire   [31:0] bitcast_ln422_fu_1368_p1;
wire   [31:0] bitcast_ln422_1_fu_1478_p1;
wire   [31:0] bitcast_ln422_2_fu_1483_p1;
wire   [31:0] bitcast_ln422_3_fu_1488_p1;
wire   [0:0] icmp_ln504_fu_1514_p2;
reg   [0:0] icmp_ln504_reg_4062;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter3_reg;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter4_reg;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter5_reg;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter6_reg;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter7_reg;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter8_reg;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter9_reg;
reg   [0:0] icmp_ln504_reg_4062_pp0_iter10_reg;
wire   [0:0] icmp_ln504_1_fu_1520_p2;
reg   [0:0] icmp_ln504_1_reg_4067;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter3_reg;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter4_reg;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter5_reg;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter6_reg;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter7_reg;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter8_reg;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter9_reg;
reg   [0:0] icmp_ln504_1_reg_4067_pp0_iter10_reg;
wire   [31:0] data_W_reg_43_fu_1596_p1;
wire   [0:0] icmp_ln504_2_fu_1601_p2;
reg   [0:0] icmp_ln504_2_reg_4077;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter3_reg;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter4_reg;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter5_reg;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter6_reg;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter7_reg;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter8_reg;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter9_reg;
reg   [0:0] icmp_ln504_2_reg_4077_pp0_iter10_reg;
wire   [0:0] icmp_ln504_3_fu_1607_p2;
reg   [0:0] icmp_ln504_3_reg_4082;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter3_reg;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter4_reg;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter5_reg;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter6_reg;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter7_reg;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter8_reg;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter9_reg;
reg   [0:0] icmp_ln504_3_reg_4082_pp0_iter10_reg;
wire   [31:0] data_W_reg_58_fu_1773_p3;
wire   [31:0] data_W_reg_59_fu_1805_p3;
wire   [31:0] data_W_reg_60_fu_1814_p3;
wire   [31:0] data_W_reg_61_fu_1823_p3;
wire   [31:0] data_W_reg_62_fu_1832_p3;
wire   [31:0] data_W_reg_63_fu_1841_p3;
wire   [31:0] data_W_reg_64_fu_1849_p3;
wire   [31:0] data_W_reg_65_fu_1857_p3;
wire   [31:0] data_W_reg_66_fu_1865_p3;
wire   [31:0] data_W_reg_67_fu_1873_p3;
wire   [31:0] data_W_reg_68_fu_1881_p3;
wire   [31:0] data_W_reg_69_fu_1889_p3;
wire   [31:0] data_W_reg_70_fu_1897_p3;
wire   [31:0] data_W_reg_71_fu_1905_p3;
wire   [31:0] data_W_reg_72_fu_1913_p3;
wire   [31:0] data_W_reg_73_fu_1921_p3;
wire   [0:0] icmp_ln504_4_fu_2003_p2;
reg   [0:0] icmp_ln504_4_reg_4167;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter3_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter4_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter5_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter6_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter7_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter8_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter9_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter10_reg;
reg   [0:0] icmp_ln504_4_reg_4167_pp0_iter11_reg;
wire   [0:0] icmp_ln504_5_fu_2009_p2;
reg   [0:0] icmp_ln504_5_reg_4172;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter3_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter4_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter5_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter6_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter7_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter8_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter9_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter10_reg;
reg   [0:0] icmp_ln504_5_reg_4172_pp0_iter11_reg;
wire   [0:0] icmp_ln504_6_fu_2015_p2;
reg   [0:0] icmp_ln504_6_reg_4177;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter3_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter4_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter5_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter6_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter7_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter8_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter9_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter10_reg;
reg   [0:0] icmp_ln504_6_reg_4177_pp0_iter11_reg;
wire   [0:0] and_ln532_fu_2032_p2;
reg   [0:0] and_ln532_reg_4182_pp0_iter3_reg;
reg   [0:0] and_ln532_reg_4182_pp0_iter4_reg;
reg   [0:0] and_ln532_reg_4182_pp0_iter5_reg;
reg   [0:0] and_ln532_reg_4182_pp0_iter6_reg;
reg   [0:0] and_ln532_reg_4182_pp0_iter7_reg;
reg   [0:0] and_ln532_reg_4182_pp0_iter8_reg;
reg   [0:0] and_ln532_reg_4182_pp0_iter9_reg;
reg   [0:0] and_ln532_reg_4182_pp0_iter10_reg;
wire   [0:0] and_ln537_fu_2111_p2;
reg   [0:0] and_ln537_reg_4186_pp0_iter3_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter4_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter5_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter6_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter7_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter8_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter9_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter10_reg;
reg   [0:0] and_ln537_reg_4186_pp0_iter11_reg;
wire   [0:0] or_ln537_fu_2123_p2;
reg   [0:0] or_ln537_reg_4190_pp0_iter3_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter4_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter5_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter6_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter7_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter8_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter9_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter10_reg;
reg   [0:0] or_ln537_reg_4190_pp0_iter11_reg;
wire   [0:0] and_ln537_1_fu_2145_p2;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter3_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter4_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter5_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter6_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter7_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter8_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter9_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter10_reg;
reg   [0:0] and_ln537_1_reg_4194_pp0_iter11_reg;
wire   [0:0] or_ln537_1_fu_2167_p2;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter3_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter4_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter5_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter6_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter7_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter8_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter9_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter10_reg;
reg   [0:0] or_ln537_1_reg_4198_pp0_iter11_reg;
wire   [0:0] or_ln537_2_fu_2185_p2;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter3_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter4_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter5_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter6_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter7_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter8_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter9_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter10_reg;
reg   [0:0] or_ln537_2_reg_4202_pp0_iter11_reg;
wire   [0:0] icmp_ln537_5_fu_2191_p2;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter3_reg;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter4_reg;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter5_reg;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter6_reg;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter7_reg;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter8_reg;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter9_reg;
reg   [0:0] icmp_ln537_5_reg_4206_pp0_iter10_reg;
wire   [0:0] or_ln537_3_fu_2211_p2;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter3_reg;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter4_reg;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter5_reg;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter6_reg;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter7_reg;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter8_reg;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter9_reg;
reg   [0:0] or_ln537_3_reg_4210_pp0_iter10_reg;
wire   [31:0] grp_fu_606_p2;
reg   [31:0] mul_reg_4214;
wire   [31:0] grp_fu_610_p2;
reg   [31:0] mul234_s_reg_4219;
reg   [31:0] mul234_s_reg_4219_pp0_iter4_reg;
reg   [31:0] mul234_s_reg_4219_pp0_iter5_reg;
wire   [31:0] grp_fu_614_p2;
reg   [31:0] mul234_4_reg_4224;
reg   [31:0] mul234_4_reg_4224_pp0_iter4_reg;
reg   [31:0] mul234_4_reg_4224_pp0_iter5_reg;
reg   [31:0] mul234_4_reg_4224_pp0_iter6_reg;
reg   [31:0] mul234_4_reg_4224_pp0_iter7_reg;
wire   [31:0] grp_fu_618_p2;
reg   [31:0] mul234_5_reg_4229;
reg   [31:0] mul234_5_reg_4229_pp0_iter4_reg;
reg   [31:0] mul234_5_reg_4229_pp0_iter5_reg;
reg   [31:0] mul234_5_reg_4229_pp0_iter6_reg;
reg   [31:0] mul234_5_reg_4229_pp0_iter7_reg;
reg   [31:0] mul234_5_reg_4229_pp0_iter8_reg;
reg   [31:0] mul234_5_reg_4229_pp0_iter9_reg;
wire   [31:0] grp_fu_626_p2;
reg   [31:0] mul1_reg_4234;
wire   [31:0] grp_fu_630_p2;
reg   [31:0] mul234_6_reg_4239;
reg   [31:0] mul234_6_reg_4239_pp0_iter4_reg;
reg   [31:0] mul234_6_reg_4239_pp0_iter5_reg;
wire   [31:0] grp_fu_634_p2;
reg   [31:0] mul234_7_reg_4244;
reg   [31:0] mul234_7_reg_4244_pp0_iter4_reg;
reg   [31:0] mul234_7_reg_4244_pp0_iter5_reg;
reg   [31:0] mul234_7_reg_4244_pp0_iter6_reg;
reg   [31:0] mul234_7_reg_4244_pp0_iter7_reg;
wire   [31:0] grp_fu_638_p2;
reg   [31:0] mul234_9_reg_4249;
wire   [31:0] grp_fu_642_p2;
reg   [31:0] mul234_1_1_reg_4254;
reg   [31:0] mul234_1_1_reg_4254_pp0_iter4_reg;
reg   [31:0] mul234_1_1_reg_4254_pp0_iter5_reg;
wire   [31:0] grp_fu_646_p2;
reg   [31:0] mul234_1_2_reg_4259;
reg   [31:0] mul234_1_2_reg_4259_pp0_iter4_reg;
reg   [31:0] mul234_1_2_reg_4259_pp0_iter5_reg;
reg   [31:0] mul234_1_2_reg_4259_pp0_iter6_reg;
reg   [31:0] mul234_1_2_reg_4259_pp0_iter7_reg;
reg   [31:0] mul234_1_2_reg_4259_pp0_iter8_reg;
wire   [31:0] grp_fu_650_p2;
reg   [31:0] mul234_1_3_reg_4265;
reg   [31:0] mul234_1_3_reg_4265_pp0_iter4_reg;
reg   [31:0] mul234_1_3_reg_4265_pp0_iter5_reg;
reg   [31:0] mul234_1_3_reg_4265_pp0_iter6_reg;
reg   [31:0] mul234_1_3_reg_4265_pp0_iter7_reg;
reg   [31:0] mul234_1_3_reg_4265_pp0_iter8_reg;
reg   [31:0] mul234_1_3_reg_4265_pp0_iter9_reg;
reg   [31:0] mul234_1_3_reg_4265_pp0_iter10_reg;
wire   [31:0] grp_fu_654_p2;
reg   [31:0] mul234_2_reg_4271;
wire   [31:0] grp_fu_658_p2;
reg   [31:0] mul234_2_1_reg_4277;
reg   [31:0] mul234_2_1_reg_4277_pp0_iter4_reg;
reg   [31:0] mul234_2_1_reg_4277_pp0_iter5_reg;
reg   [31:0] mul234_2_1_reg_4277_pp0_iter6_reg;
wire   [31:0] grp_fu_662_p2;
reg   [31:0] mul234_2_2_reg_4283;
reg   [31:0] mul234_2_2_reg_4283_pp0_iter4_reg;
reg   [31:0] mul234_2_2_reg_4283_pp0_iter5_reg;
reg   [31:0] mul234_2_2_reg_4283_pp0_iter6_reg;
reg   [31:0] mul234_2_2_reg_4283_pp0_iter7_reg;
reg   [31:0] mul234_2_2_reg_4283_pp0_iter8_reg;
wire   [31:0] grp_fu_666_p2;
reg   [31:0] mul234_2_3_reg_4289;
reg   [31:0] mul234_2_3_reg_4289_pp0_iter4_reg;
reg   [31:0] mul234_2_3_reg_4289_pp0_iter5_reg;
reg   [31:0] mul234_2_3_reg_4289_pp0_iter6_reg;
reg   [31:0] mul234_2_3_reg_4289_pp0_iter7_reg;
reg   [31:0] mul234_2_3_reg_4289_pp0_iter8_reg;
reg   [31:0] mul234_2_3_reg_4289_pp0_iter9_reg;
reg   [31:0] mul234_2_3_reg_4289_pp0_iter10_reg;
wire   [31:0] grp_fu_670_p2;
reg   [31:0] mul234_3_reg_4295;
wire   [31:0] grp_fu_674_p2;
reg   [31:0] mul234_3_1_reg_4301;
reg   [31:0] mul234_3_1_reg_4301_pp0_iter4_reg;
reg   [31:0] mul234_3_1_reg_4301_pp0_iter5_reg;
reg   [31:0] mul234_3_1_reg_4301_pp0_iter6_reg;
wire   [31:0] grp_fu_678_p2;
reg   [31:0] mul234_3_2_reg_4307;
reg   [31:0] mul234_3_2_reg_4307_pp0_iter4_reg;
reg   [31:0] mul234_3_2_reg_4307_pp0_iter5_reg;
reg   [31:0] mul234_3_2_reg_4307_pp0_iter6_reg;
reg   [31:0] mul234_3_2_reg_4307_pp0_iter7_reg;
reg   [31:0] mul234_3_2_reg_4307_pp0_iter8_reg;
wire   [31:0] grp_fu_682_p2;
reg   [31:0] mul234_3_3_reg_4313;
reg   [31:0] mul234_3_3_reg_4313_pp0_iter4_reg;
reg   [31:0] mul234_3_3_reg_4313_pp0_iter5_reg;
reg   [31:0] mul234_3_3_reg_4313_pp0_iter6_reg;
reg   [31:0] mul234_3_3_reg_4313_pp0_iter7_reg;
reg   [31:0] mul234_3_3_reg_4313_pp0_iter8_reg;
reg   [31:0] mul234_3_3_reg_4313_pp0_iter9_reg;
reg   [31:0] mul234_3_3_reg_4313_pp0_iter10_reg;
wire   [0:0] rev91_fu_2513_p2;
reg   [0:0] rev91_reg_4319;
reg   [0:0] rev91_reg_4319_pp0_iter5_reg;
reg   [0:0] rev91_reg_4319_pp0_iter6_reg;
reg   [0:0] rev91_reg_4319_pp0_iter7_reg;
reg   [0:0] rev91_reg_4319_pp0_iter8_reg;
reg   [0:0] rev91_reg_4319_pp0_iter9_reg;
reg   [0:0] rev91_reg_4319_pp0_iter10_reg;
wire   [0:0] and_ln484_1_fu_2532_p2;
reg   [0:0] and_ln484_1_reg_4331;
reg   [0:0] and_ln484_1_reg_4331_pp0_iter5_reg;
wire   [0:0] and_ln484_2_fu_2537_p2;
reg   [0:0] and_ln484_2_reg_4336;
reg   [0:0] and_ln484_2_reg_4336_pp0_iter5_reg;
reg   [0:0] and_ln484_2_reg_4336_pp0_iter6_reg;
reg   [0:0] and_ln484_2_reg_4336_pp0_iter7_reg;
wire   [0:0] and_ln484_3_fu_2542_p2;
reg   [0:0] and_ln484_3_reg_4342;
reg   [0:0] and_ln484_3_reg_4342_pp0_iter5_reg;
reg   [0:0] and_ln484_3_reg_4342_pp0_iter6_reg;
reg   [0:0] and_ln484_3_reg_4342_pp0_iter7_reg;
reg   [0:0] and_ln484_3_reg_4342_pp0_iter8_reg;
reg   [0:0] and_ln484_3_reg_4342_pp0_iter9_reg;
wire   [31:0] select_ln484_4_fu_2547_p3;
wire   [31:0] select_ln484_8_fu_2562_p3;
wire   [31:0] grp_fu_486_p2;
reg   [31:0] add_reg_4364;
reg   [31:0] add_reg_4364_pp0_iter6_reg;
reg   [31:0] add_reg_4364_pp0_iter7_reg;
reg   [31:0] add_reg_4364_pp0_iter8_reg;
reg   [31:0] add_reg_4364_pp0_iter9_reg;
reg   [31:0] add_reg_4364_pp0_iter10_reg;
wire   [31:0] grp_fu_494_p2;
reg   [31:0] add1_reg_4369;
wire   [31:0] grp_fu_499_p2;
reg   [31:0] add235_9_reg_4374;
wire   [31:0] select_ln498_29_fu_2597_p3;
reg   [31:0] select_ln498_29_reg_4379;
reg   [31:0] select_ln498_29_reg_4379_pp0_iter6_reg;
reg   [31:0] select_ln498_29_reg_4379_pp0_iter7_reg;
reg   [31:0] select_ln498_29_reg_4379_pp0_iter8_reg;
reg   [31:0] select_ln498_29_reg_4379_pp0_iter9_reg;
reg   [31:0] select_ln498_29_reg_4379_pp0_iter10_reg;
reg   [31:0] select_ln498_29_reg_4379_pp0_iter11_reg;
wire   [31:0] grp_fu_508_p2;
reg   [31:0] add235_3_reg_4384;
reg   [31:0] add235_3_reg_4384_pp0_iter6_reg;
reg   [31:0] add235_3_reg_4384_pp0_iter7_reg;
reg   [31:0] add235_3_reg_4384_pp0_iter8_reg;
reg   [31:0] add235_3_reg_4384_pp0_iter9_reg;
reg   [31:0] add235_3_reg_4384_pp0_iter10_reg;
reg   [31:0] add235_3_reg_4384_pp0_iter11_reg;
wire   [31:0] grp_fu_490_p2;
reg   [31:0] add235_10_reg_4389;
wire   [31:0] grp_fu_514_p2;
reg   [31:0] add235_s_reg_4405;
reg   [31:0] add235_s_reg_4405_pp0_iter8_reg;
reg   [31:0] add235_s_reg_4405_pp0_iter9_reg;
reg   [31:0] add235_s_reg_4405_pp0_iter10_reg;
wire   [31:0] grp_fu_518_p2;
reg   [31:0] add235_6_reg_4410;
wire   [31:0] grp_fu_522_p2;
reg   [31:0] add235_1_1_reg_4415;
reg   [31:0] add235_1_1_reg_4415_pp0_iter8_reg;
reg   [31:0] add235_1_1_reg_4415_pp0_iter9_reg;
reg   [31:0] add235_1_1_reg_4415_pp0_iter10_reg;
reg   [31:0] add235_1_1_reg_4415_pp0_iter11_reg;
wire   [0:0] and_ln484_4_fu_2725_p2;
reg   [0:0] and_ln484_4_reg_4421;
reg   [0:0] and_ln484_4_reg_4421_pp0_iter8_reg;
reg   [0:0] and_ln484_4_reg_4421_pp0_iter9_reg;
reg   [0:0] and_ln484_4_reg_4421_pp0_iter10_reg;
wire   [31:0] grp_fu_526_p2;
reg   [31:0] add235_2_1_reg_4437;
wire   [31:0] grp_fu_530_p2;
reg   [31:0] add235_3_1_reg_4442;
wire   [31:0] grp_fu_534_p2;
reg   [31:0] add235_2_s_reg_4452;
reg   [31:0] add235_2_s_reg_4452_pp0_iter9_reg;
reg   [31:0] add235_2_s_reg_4452_pp0_iter10_reg;
reg   [31:0] add235_2_s_reg_4452_pp0_iter11_reg;
wire   [31:0] grp_fu_538_p2;
reg   [31:0] add235_3_s_reg_4457;
reg   [31:0] add235_3_s_reg_4457_pp0_iter9_reg;
reg   [31:0] add235_3_s_reg_4457_pp0_iter10_reg;
reg   [31:0] add235_3_s_reg_4457_pp0_iter11_reg;
wire   [31:0] grp_fu_542_p2;
reg   [31:0] add235_4_reg_4462;
reg   [31:0] add235_4_reg_4462_pp0_iter10_reg;
wire   [31:0] grp_fu_546_p2;
reg   [31:0] add235_7_reg_4467;
wire   [0:0] and_ln484_5_fu_2839_p2;
reg   [0:0] and_ln484_5_reg_4482;
reg   [0:0] and_ln484_5_reg_4482_pp0_iter10_reg;
wire   [31:0] grp_fu_550_p2;
reg   [31:0] add235_1_2_reg_4492;
wire   [31:0] grp_fu_554_p2;
reg   [31:0] add235_2_2_reg_4497;
wire   [31:0] grp_fu_558_p2;
reg   [31:0] add235_3_2_reg_4502;
wire   [31:0] grp_fu_562_p2;
reg   [31:0] add235_1_s_reg_4512;
reg   [31:0] add235_1_s_reg_4512_pp0_iter11_reg;
wire   [31:0] grp_fu_566_p2;
reg   [31:0] add235_2_4_reg_4517;
reg   [31:0] add235_2_4_reg_4517_pp0_iter11_reg;
wire   [31:0] grp_fu_570_p2;
reg   [31:0] add235_3_4_reg_4522;
reg   [31:0] add235_3_4_reg_4522_pp0_iter11_reg;
wire   [0:0] or_ln504_1_fu_2940_p2;
reg   [0:0] or_ln504_1_reg_4527;
wire   [0:0] or_ln504_2_fu_2958_p2;
reg   [0:0] or_ln504_2_reg_4532;
wire   [0:0] or_ln504_3_fu_2969_p2;
reg   [0:0] or_ln504_3_reg_4538;
wire   [31:0] select_ln498_23_fu_2981_p3;
reg   [31:0] select_ln498_23_reg_4545;
wire   [31:0] select_ln498_28_fu_2988_p3;
reg   [31:0] select_ln498_28_reg_4550;
wire   [31:0] grp_fu_582_p2;
reg   [31:0] add235_1_3_reg_4570;
reg   [31:0] add235_1_3_reg_4570_pp0_iter12_reg;
wire   [31:0] grp_fu_586_p2;
reg   [31:0] add235_2_3_reg_4575;
reg   [31:0] add235_2_3_reg_4575_pp0_iter12_reg;
wire   [31:0] grp_fu_590_p2;
reg   [31:0] add235_3_3_reg_4580;
reg   [31:0] add235_3_3_reg_4580_pp0_iter12_reg;
wire   [31:0] select_ln504_5_fu_3102_p3;
reg   [31:0] select_ln504_5_reg_4585;
wire   [31:0] select_ln504_8_fu_3135_p3;
reg   [31:0] select_ln504_8_reg_4590;
wire   [31:0] select_ln504_11_fu_3168_p3;
reg   [31:0] select_ln504_11_reg_4595;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [127:0] ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8;
reg   [127:0] ap_phi_reg_pp0_iter2_p_0_0_077_2213_reg_446;
wire   [127:0] ap_phi_reg_pp0_iter0_p_0_0_077_2213_reg_446;
reg   [127:0] ap_phi_reg_pp0_iter1_p_0_0_077_2213_reg_446;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_1049_reg_464;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_1049_reg_464;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_1049_reg_464;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_1049_reg_464;
reg   [31:0] ap_phi_reg_pp0_iter4_empty_1049_reg_464;
reg   [31:0] ap_phi_reg_pp0_iter5_empty_1049_reg_464;
reg   [31:0] ap_phi_reg_pp0_iter6_empty_1049_reg_464;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_1048_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_1048_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_1048_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_1048_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter4_empty_1048_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter5_empty_1048_reg_475;
reg   [31:0] ap_phi_reg_pp0_iter6_empty_1048_reg_475;
reg   [31:0] rep_fu_120;
wire   [31:0] rep_3_fu_979_p2;
wire    ap_loop_init;
reg   [31:0] out_fu_124;
wire   [31:0] out_2_fu_2364_p3;
reg   [31:0] flag_fu_128;
wire   [31:0] flag_5_fu_1076_p3;
reg   [31:0] empty_fu_132;
wire   [31:0] select_ln498_24_fu_2590_p3;
reg   [31:0] ap_sig_allocacmp_p_load88;
reg   [31:0] empty_1003_fu_136;
reg   [31:0] empty_1004_fu_140;
wire   [31:0] select_ln498_26_fu_2712_p3;
reg   [31:0] ap_sig_allocacmp_p_load86;
reg   [31:0] empty_1005_fu_144;
reg   [31:0] empty_1006_fu_148;
wire   [31:0] select_ln498_27_fu_2807_p3;
reg   [31:0] ap_sig_allocacmp_p_load84;
reg   [31:0] empty_1007_fu_152;
reg   [31:0] empty_1008_fu_156;
reg   [31:0] ap_sig_allocacmp_p_load82;
reg   [31:0] empty_1009_fu_160;
reg   [31:0] empty_1010_fu_164;
reg   [31:0] ap_sig_allocacmp_p_load80;
reg   [31:0] empty_1011_fu_168;
reg   [31:0] ap_sig_allocacmp_p_load79;
reg   [31:0] empty_1012_fu_172;
reg   [31:0] ap_sig_allocacmp_p_load78;
reg   [31:0] empty_1013_fu_176;
wire   [31:0] grp_fu_594_p2;
reg   [31:0] ap_sig_allocacmp_p_load77;
reg   [31:0] empty_1014_fu_180;
reg   [31:0] ap_sig_allocacmp_p_load76;
reg   [31:0] empty_1015_fu_184;
reg   [31:0] ap_sig_allocacmp_p_load75;
reg   [31:0] empty_1016_fu_188;
reg   [31:0] ap_sig_allocacmp_p_load74;
reg   [31:0] empty_1017_fu_192;
wire   [31:0] grp_fu_598_p2;
reg   [31:0] ap_sig_allocacmp_p_load73;
reg   [31:0] empty_1018_fu_196;
reg   [31:0] ap_sig_allocacmp_p_load72;
reg   [31:0] empty_1019_fu_200;
reg   [31:0] ap_sig_allocacmp_p_load71;
reg   [31:0] empty_1020_fu_204;
reg   [31:0] ap_sig_allocacmp_p_load70;
reg   [31:0] empty_1021_fu_208;
wire   [31:0] grp_fu_602_p2;
reg   [31:0] ap_sig_allocacmp_p_load69;
reg   [31:0] empty_1022_fu_212;
reg   [127:0] p_0_0_077_2212219_fu_216;
wire   [127:0] select_ln451_2_fu_1507_p3;
reg   [127:0] p_0_0_077_2212221223_fu_220;
wire   [127:0] select_ln451_1_fu_1500_p3;
reg   [127:0] p_0_0_077_2212221225229_fu_224;
wire   [127:0] select_ln451_fu_1493_p3;
reg   [127:0] p_0_0_0_2218231_fu_228;
wire   [127:0] select_ln451_5_fu_1985_p3;
reg   [127:0] p_0_0_0_2218233234_fu_232;
wire   [127:0] select_ln451_4_fu_1978_p3;
reg   [127:0] p_0_0_0_2218233236239_fu_236;
wire   [127:0] select_ln451_3_fu_1971_p3;
reg   [31:0] empty_1023_fu_240;
wire   [31:0] data_W_reg_78_fu_1957_p3;
reg   [31:0] data_W_reg_4_fu_244;
wire   [31:0] data_W_reg_77_fu_1950_p3;
reg   [31:0] data_W_reg_5_fu_248;
wire   [31:0] data_W_reg_76_fu_1943_p3;
reg   [31:0] empty_1024_fu_252;
wire   [31:0] data_W_reg_75_fu_1936_p3;
reg   [31:0] empty_1025_fu_256;
wire   [31:0] data_W_reg_74_fu_1929_p3;
reg   [31:0] empty_1026_fu_260;
reg   [31:0] empty_1027_fu_264;
reg   [31:0] empty_1028_fu_268;
reg   [31:0] empty_1029_fu_272;
reg   [31:0] empty_1030_fu_276;
reg   [31:0] empty_1031_fu_280;
reg   [31:0] empty_1032_fu_284;
reg   [31:0] empty_1033_fu_288;
reg   [31:0] empty_1034_fu_292;
reg   [31:0] empty_1035_fu_296;
reg   [31:0] empty_1036_fu_300;
reg   [31:0] empty_1037_fu_304;
reg   [31:0] empty_1038_fu_308;
reg   [31:0] empty_1039_fu_312;
reg   [31:0] empty_1040_fu_316;
reg   [31:0] empty_1041_fu_320;
reg   [31:0] empty_1042_fu_324;
reg   [31:0] empty_1043_fu_328;
reg   [31:0] empty_1044_fu_332;
reg   [31:0] empty_1045_fu_336;
reg   [31:0] empty_1046_fu_340;
reg   [31:0] empty_1047_fu_344;
reg   [127:0] p_0_0_0_2217_fu_348;
wire   [127:0] select_ln498_25_fu_1964_p3;
reg   [127:0] ap_sig_allocacmp_p_0_0_0_2217_load;
wire   [31:0] bitcast_ln539_3_fu_3236_p1;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] bitcast_ln526_3_fu_3270_p1;
wire   [31:0] bitcast_ln539_fu_3274_p1;
wire   [31:0] bitcast_ln526_fu_3286_p1;
wire   [31:0] bitcast_ln539_1_fu_3278_p1;
wire   [31:0] bitcast_ln526_1_fu_3290_p1;
wire   [31:0] bitcast_ln539_2_fu_3282_p1;
wire   [31:0] bitcast_ln526_2_fu_3294_p1;
wire   [31:0] grp_fu_486_p0;
reg   [31:0] grp_fu_490_p0;
reg   [31:0] grp_fu_490_p1;
reg   [31:0] grp_fu_504_p0;
reg   [31:0] grp_fu_504_p1;
wire   [31:0] grp_fu_508_p0;
wire   [31:0] grp_fu_514_p0;
wire   [31:0] grp_fu_522_p0;
wire   [31:0] grp_fu_534_p0;
wire   [31:0] grp_fu_538_p0;
wire   [31:0] grp_fu_542_p0;
wire   [31:0] grp_fu_562_p0;
wire   [31:0] grp_fu_566_p0;
wire   [31:0] grp_fu_570_p0;
wire   [31:0] grp_fu_574_p0;
wire   [31:0] grp_fu_594_p0;
wire   [31:0] grp_fu_598_p0;
wire   [31:0] grp_fu_602_p0;
reg   [31:0] grp_fu_622_p0;
reg   [31:0] grp_fu_622_p1;
wire   [31:0] grp_fu_642_p1;
wire   [31:0] grp_fu_646_p1;
wire   [31:0] grp_fu_650_p1;
wire   [31:0] grp_fu_654_p1;
wire   [31:0] grp_fu_658_p1;
wire   [31:0] grp_fu_662_p1;
wire   [31:0] grp_fu_666_p1;
wire   [31:0] grp_fu_670_p0;
wire   [31:0] grp_fu_670_p1;
wire   [31:0] grp_fu_674_p0;
wire   [31:0] grp_fu_674_p1;
wire   [31:0] grp_fu_678_p0;
wire   [31:0] grp_fu_678_p1;
wire   [31:0] grp_fu_682_p0;
wire   [31:0] grp_fu_682_p1;
wire   [29:0] tmp_fu_999_p4;
wire   [29:0] tmp_6_fu_1025_p4;
wire   [31:0] flag_4_fu_1065_p2;
wire   [0:0] ult92_fu_1107_p2;
wire   [0:0] icmp_ln523_1_fu_1123_p2;
wire   [0:0] rev93_fu_1112_p2;
wire   [0:0] icmp_ln523_fu_1118_p2;
wire   [0:0] and_ln523_1_fu_1135_p2;
wire   [0:0] and_ln523_fu_1129_p2;
wire   [30:0] tmp_8_fu_1152_p4;
wire   [0:0] icmp_ln523_3_fu_1162_p2;
wire   [0:0] icmp_ln523_2_fu_1147_p2;
wire   [0:0] and_ln523_3_fu_1174_p2;
wire   [0:0] and_ln523_2_fu_1168_p2;
wire   [0:0] icmp_ln523_5_fu_1191_p2;
wire   [0:0] icmp_ln523_4_fu_1186_p2;
wire   [0:0] and_ln523_5_fu_1203_p2;
wire   [0:0] and_ln523_4_fu_1197_p2;
wire   [31:0] temp_a_3_fu_1364_p1;
wire   [95:0] lshr_ln_fu_1403_p4;
wire   [95:0] lshr_ln423_1_fu_1421_p4;
wire   [95:0] lshr_ln423_2_fu_1439_p4;
wire   [31:0] temp_a_1_fu_1383_p4;
wire   [31:0] temp_a_5_fu_1435_p1;
wire   [31:0] temp_a_fu_1373_p4;
wire   [31:0] temp_a_4_fu_1417_p1;
wire   [31:0] temp_a_2_fu_1393_p4;
wire   [31:0] temp_a_6_fu_1453_p1;
wire   [31:0] temp_a_9_fu_1471_p3;
wire   [31:0] temp_a_8_fu_1464_p3;
wire   [31:0] temp_a_7_fu_1457_p3;
wire   [127:0] zext_ln423_2_fu_1449_p1;
wire   [127:0] zext_ln423_1_fu_1431_p1;
wire   [127:0] zext_ln423_fu_1413_p1;
wire   [31:0] temp_w_fu_1526_p1;
wire   [95:0] lshr_ln3_fu_1534_p4;
wire   [31:0] temp_w_1_fu_1548_p1;
wire   [95:0] lshr_ln435_1_fu_1556_p4;
wire   [31:0] temp_w_2_fu_1570_p1;
wire   [95:0] lshr_ln435_2_fu_1578_p4;
wire   [31:0] temp_w_3_fu_1592_p1;
wire   [31:0] temp_w_4_fu_1613_p4;
wire   [31:0] temp_w_5_fu_1627_p4;
wire   [31:0] temp_w_6_fu_1641_p4;
wire   [0:0] icmp_ln446_fu_1655_p2;
wire   [0:0] and_ln446_fu_1660_p2;
wire   [31:0] data_W_reg_fu_1530_p1;
wire   [31:0] data_W_reg_44_fu_1623_p1;
wire   [31:0] data_W_reg_45_fu_1637_p1;
wire   [31:0] data_W_reg_46_fu_1651_p1;
wire   [0:0] icmp_ln446_1_fu_1697_p2;
wire   [0:0] and_ln446_1_fu_1702_p2;
wire   [0:0] icmp_ln446_2_fu_1739_p2;
wire   [0:0] and_ln446_2_fu_1744_p2;
wire   [0:0] sel_tmp39_fu_1782_p2;
wire   [0:0] or_ln446_fu_1793_p2;
wire   [0:0] or_ln446_1_fu_1787_p2;
wire   [0:0] or_ln446_2_fu_1799_p2;
wire   [31:0] data_W_reg_47_fu_1665_p3;
wire   [31:0] data_W_reg_48_fu_1673_p3;
wire   [31:0] data_W_reg_49_fu_1681_p3;
wire   [31:0] data_W_reg_50_fu_1689_p3;
wire   [31:0] data_W_reg_51_fu_1707_p3;
wire   [31:0] data_W_reg_6_fu_1552_p1;
wire   [31:0] data_W_reg_52_fu_1715_p3;
wire   [31:0] data_W_reg_53_fu_1723_p3;
wire   [31:0] data_W_reg_54_fu_1731_p3;
wire   [31:0] data_W_reg_55_fu_1749_p3;
wire   [31:0] data_W_reg_42_fu_1574_p1;
wire   [31:0] data_W_reg_56_fu_1757_p3;
wire   [31:0] data_W_reg_57_fu_1765_p3;
wire   [127:0] zext_ln435_fu_1544_p1;
wire   [127:0] zext_ln435_2_fu_1588_p1;
wire   [127:0] zext_ln435_1_fu_1566_p1;
wire   [31:0] out_1_fu_1992_p3;
wire   [0:0] xor_ln532_fu_2021_p2;
wire   [0:0] icmp_ln532_1_fu_2026_p2;
wire   [2:0] trunc_ln512_fu_1999_p1;
wire   [29:0] tmp_7_fu_2089_p4;
wire   [2:0] add335_cast_fu_2083_p2;
wire   [0:0] icmp16_fu_2099_p2;
wire   [0:0] icmp_ln537_fu_2105_p2;
wire   [0:0] icmp_ln537_1_fu_2117_p2;
wire   [1:0] tmp_9_fu_2129_p4;
wire   [0:0] icmp_ln537_2_fu_2139_p2;
wire   [30:0] tmp_10_fu_2151_p4;
wire   [0:0] icmp_ln537_3_fu_2161_p2;
wire   [0:0] icmp_ln537_4_fu_2173_p2;
wire   [0:0] xor_ln537_fu_2179_p2;
wire   [0:0] tmp_11_fu_2197_p3;
wire   [0:0] xor_ln537_1_fu_2205_p2;
wire   [0:0] icmp_ln544_fu_2352_p2;
wire   [31:0] add_ln546_fu_2358_p2;
wire   [0:0] and_ln484_fu_2518_p2;
wire   [31:0] select_ln484_5_fu_2688_p3;
wire   [0:0] or_ln504_fu_2931_p2;
wire   [0:0] and_ln498_fu_2935_p2;
wire   [31:0] select_ln498_fu_2944_p3;
wire   [31:0] select_ln504_fu_2951_p3;
wire   [31:0] grp_fu_574_p2;
wire   [31:0] select_ln504_1_fu_2962_p3;
wire   [31:0] select_ln504_2_fu_2973_p3;
wire   [31:0] grp_fu_578_p2;
wire   [0:0] and_ln484_6_fu_3020_p2;
wire   [0:0] and_ln498_1_fu_3061_p2;
wire   [31:0] select_ln498_1_fu_3065_p3;
wire   [31:0] select_ln504_3_fu_3086_p3;
wire   [0:0] or_ln504_4_fu_3098_p2;
wire   [31:0] select_ln504_4_fu_3092_p3;
wire   [0:0] and_ln498_2_fu_3072_p2;
wire   [31:0] select_ln498_2_fu_3110_p3;
wire   [31:0] select_ln504_6_fu_3118_p3;
wire   [0:0] or_ln504_5_fu_3131_p2;
wire   [31:0] select_ln504_7_fu_3124_p3;
wire   [0:0] and_ln498_3_fu_3076_p2;
wire   [31:0] select_ln498_3_fu_3143_p3;
wire   [31:0] select_ln504_9_fu_3150_p3;
wire   [0:0] or_ln504_6_fu_3164_p2;
wire   [31:0] select_ln504_10_fu_3157_p3;
reg    grp_fu_486_ce;
reg    grp_fu_490_ce;
reg    grp_fu_494_ce;
reg    grp_fu_499_ce;
reg    grp_fu_504_ce;
reg    grp_fu_508_ce;
reg    grp_fu_514_ce;
reg    grp_fu_518_ce;
reg    grp_fu_522_ce;
reg    grp_fu_526_ce;
reg    grp_fu_530_ce;
reg    grp_fu_534_ce;
reg    grp_fu_538_ce;
reg    grp_fu_542_ce;
reg    grp_fu_546_ce;
reg    grp_fu_550_ce;
reg    grp_fu_554_ce;
reg    grp_fu_558_ce;
reg    grp_fu_562_ce;
reg    grp_fu_566_ce;
reg    grp_fu_570_ce;
reg    grp_fu_574_ce;
reg    grp_fu_578_ce;
reg    grp_fu_582_ce;
reg    grp_fu_586_ce;
reg    grp_fu_590_ce;
reg    grp_fu_594_ce;
reg    grp_fu_598_ce;
reg    grp_fu_602_ce;
reg    grp_fu_606_ce;
reg    grp_fu_610_ce;
reg    grp_fu_614_ce;
reg    grp_fu_618_ce;
reg    grp_fu_622_ce;
reg    grp_fu_626_ce;
reg    grp_fu_630_ce;
reg    grp_fu_634_ce;
reg    grp_fu_638_ce;
reg    grp_fu_642_ce;
reg    grp_fu_646_ce;
reg    grp_fu_650_ce;
reg    grp_fu_654_ce;
reg    grp_fu_658_ce;
reg    grp_fu_662_ce;
reg    grp_fu_666_ce;
reg    grp_fu_670_ce;
reg    grp_fu_674_ce;
reg    grp_fu_678_ce;
reg    grp_fu_682_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1433;
reg    ap_condition_1472;
reg    ap_condition_1475;
reg    ap_condition_1455;
reg    ap_condition_1461;
reg    ap_condition_1537;
reg    ap_condition_1492;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 rep_fu_120 = 32'd0;
#0 out_fu_124 = 32'd0;
#0 flag_fu_128 = 32'd0;
#0 empty_fu_132 = 32'd0;
#0 empty_1003_fu_136 = 32'd0;
#0 empty_1004_fu_140 = 32'd0;
#0 empty_1005_fu_144 = 32'd0;
#0 empty_1006_fu_148 = 32'd0;
#0 empty_1007_fu_152 = 32'd0;
#0 empty_1008_fu_156 = 32'd0;
#0 empty_1009_fu_160 = 32'd0;
#0 empty_1010_fu_164 = 32'd0;
#0 empty_1011_fu_168 = 32'd0;
#0 empty_1012_fu_172 = 32'd0;
#0 empty_1013_fu_176 = 32'd0;
#0 empty_1014_fu_180 = 32'd0;
#0 empty_1015_fu_184 = 32'd0;
#0 empty_1016_fu_188 = 32'd0;
#0 empty_1017_fu_192 = 32'd0;
#0 empty_1018_fu_196 = 32'd0;
#0 empty_1019_fu_200 = 32'd0;
#0 empty_1020_fu_204 = 32'd0;
#0 empty_1021_fu_208 = 32'd0;
#0 empty_1022_fu_212 = 32'd0;
#0 p_0_0_077_2212219_fu_216 = 128'd0;
#0 p_0_0_077_2212221223_fu_220 = 128'd0;
#0 p_0_0_077_2212221225229_fu_224 = 128'd0;
#0 p_0_0_0_2218231_fu_228 = 128'd0;
#0 p_0_0_0_2218233234_fu_232 = 128'd0;
#0 p_0_0_0_2218233236239_fu_236 = 128'd0;
#0 empty_1023_fu_240 = 32'd0;
#0 data_W_reg_4_fu_244 = 32'd0;
#0 data_W_reg_5_fu_248 = 32'd0;
#0 empty_1024_fu_252 = 32'd0;
#0 empty_1025_fu_256 = 32'd0;
#0 empty_1026_fu_260 = 32'd0;
#0 empty_1027_fu_264 = 32'd0;
#0 empty_1028_fu_268 = 32'd0;
#0 empty_1029_fu_272 = 32'd0;
#0 empty_1030_fu_276 = 32'd0;
#0 empty_1031_fu_280 = 32'd0;
#0 empty_1032_fu_284 = 32'd0;
#0 empty_1033_fu_288 = 32'd0;
#0 empty_1034_fu_292 = 32'd0;
#0 empty_1035_fu_296 = 32'd0;
#0 empty_1036_fu_300 = 32'd0;
#0 empty_1037_fu_304 = 32'd0;
#0 empty_1038_fu_308 = 32'd0;
#0 empty_1039_fu_312 = 32'd0;
#0 empty_1040_fu_316 = 32'd0;
#0 empty_1041_fu_320 = 32'd0;
#0 empty_1042_fu_324 = 32'd0;
#0 empty_1043_fu_328 = 32'd0;
#0 empty_1044_fu_332 = 32'd0;
#0 empty_1045_fu_336 = 32'd0;
#0 empty_1046_fu_340 = 32'd0;
#0 empty_1047_fu_344 = 32'd0;
#0 p_0_0_0_2217_fu_348 = 128'd0;
#0 ap_done_reg = 1'b0;
end

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U948(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_486_p0),
    .din1(mul_reg_4214),
    .ce(grp_fu_486_ce),
    .dout(grp_fu_486_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U949(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .ce(grp_fu_490_ce),
    .dout(grp_fu_490_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U950(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul1_reg_4234),
    .din1(32'd0),
    .ce(grp_fu_494_ce),
    .dout(grp_fu_494_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U951(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul234_9_reg_4249),
    .din1(32'd0),
    .ce(grp_fu_499_ce),
    .dout(grp_fu_499_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U952(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_504_p0),
    .din1(grp_fu_504_p1),
    .ce(grp_fu_504_ce),
    .dout(grp_fu_504_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U953(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_508_p0),
    .din1(mul234_3_reg_4295),
    .ce(grp_fu_508_ce),
    .dout(grp_fu_508_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U954(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_514_p0),
    .din1(mul234_s_reg_4219_pp0_iter5_reg),
    .ce(grp_fu_514_ce),
    .dout(grp_fu_514_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U955(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add1_reg_4369),
    .din1(mul234_6_reg_4239_pp0_iter5_reg),
    .ce(grp_fu_518_ce),
    .dout(grp_fu_518_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U956(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p0),
    .din1(mul234_1_1_reg_4254_pp0_iter5_reg),
    .ce(grp_fu_522_ce),
    .dout(grp_fu_522_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U957(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_10_reg_4389),
    .din1(mul234_2_1_reg_4277_pp0_iter5_reg),
    .ce(grp_fu_526_ce),
    .dout(grp_fu_526_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U958(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_692),
    .din1(mul234_3_1_reg_4301_pp0_iter5_reg),
    .ce(grp_fu_530_ce),
    .dout(grp_fu_530_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U959(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_534_p0),
    .din1(mul234_2_1_reg_4277_pp0_iter6_reg),
    .ce(grp_fu_534_ce),
    .dout(grp_fu_534_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U960(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_538_p0),
    .din1(mul234_3_1_reg_4301_pp0_iter6_reg),
    .ce(grp_fu_538_ce),
    .dout(grp_fu_538_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U961(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_542_p0),
    .din1(mul234_4_reg_4224_pp0_iter7_reg),
    .ce(grp_fu_542_ce),
    .dout(grp_fu_542_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U962(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_6_reg_4410),
    .din1(mul234_7_reg_4244_pp0_iter7_reg),
    .ce(grp_fu_546_ce),
    .dout(grp_fu_546_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U963(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_1_1_reg_4415),
    .din1(mul234_1_2_reg_4259_pp0_iter7_reg),
    .ce(grp_fu_550_ce),
    .dout(grp_fu_550_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U964(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_2_1_reg_4437),
    .din1(mul234_2_2_reg_4283_pp0_iter7_reg),
    .ce(grp_fu_554_ce),
    .dout(grp_fu_554_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U965(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_3_1_reg_4442),
    .din1(mul234_3_2_reg_4307_pp0_iter7_reg),
    .ce(grp_fu_558_ce),
    .dout(grp_fu_558_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U966(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_562_p0),
    .din1(mul234_1_2_reg_4259_pp0_iter8_reg),
    .ce(grp_fu_562_ce),
    .dout(grp_fu_562_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U967(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_566_p0),
    .din1(mul234_2_2_reg_4283_pp0_iter8_reg),
    .ce(grp_fu_566_ce),
    .dout(grp_fu_566_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U968(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_570_p0),
    .din1(mul234_3_2_reg_4307_pp0_iter8_reg),
    .ce(grp_fu_570_ce),
    .dout(grp_fu_570_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U969(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_574_p0),
    .din1(mul234_5_reg_4229_pp0_iter9_reg),
    .ce(grp_fu_574_ce),
    .dout(grp_fu_574_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U970(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_7_reg_4467),
    .din1(reg_686_pp0_iter9_reg),
    .ce(grp_fu_578_ce),
    .dout(grp_fu_578_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U971(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_1_2_reg_4492),
    .din1(mul234_1_3_reg_4265_pp0_iter9_reg),
    .ce(grp_fu_582_ce),
    .dout(grp_fu_582_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U972(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_2_2_reg_4497),
    .din1(mul234_2_3_reg_4289_pp0_iter9_reg),
    .ce(grp_fu_586_ce),
    .dout(grp_fu_586_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U973(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add235_3_2_reg_4502),
    .din1(mul234_3_3_reg_4313_pp0_iter9_reg),
    .ce(grp_fu_590_ce),
    .dout(grp_fu_590_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U974(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_594_p0),
    .din1(mul234_1_3_reg_4265_pp0_iter10_reg),
    .ce(grp_fu_594_ce),
    .dout(grp_fu_594_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U975(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_598_p0),
    .din1(mul234_2_3_reg_4289_pp0_iter10_reg),
    .ce(grp_fu_598_ce),
    .dout(grp_fu_598_p2)
);

top_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U976(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_602_p0),
    .din1(mul234_3_3_reg_4313_pp0_iter10_reg),
    .ce(grp_fu_602_ce),
    .dout(grp_fu_602_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U977(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1003_fu_136),
    .din1(empty_1023_fu_240),
    .ce(grp_fu_606_ce),
    .dout(grp_fu_606_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U978(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1005_fu_144),
    .din1(data_W_reg_4_fu_244),
    .ce(grp_fu_610_ce),
    .dout(grp_fu_610_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U979(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1007_fu_152),
    .din1(data_W_reg_5_fu_248),
    .ce(grp_fu_614_ce),
    .dout(grp_fu_614_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U980(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1009_fu_160),
    .din1(data_W_reg_43_fu_1596_p1),
    .ce(grp_fu_618_ce),
    .dout(grp_fu_618_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U981(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_622_p0),
    .din1(grp_fu_622_p1),
    .ce(grp_fu_622_ce),
    .dout(grp_fu_622_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U982(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1003_fu_136),
    .din1(data_W_reg_62_fu_1832_p3),
    .ce(grp_fu_626_ce),
    .dout(grp_fu_626_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U983(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1005_fu_144),
    .din1(data_W_reg_61_fu_1823_p3),
    .ce(grp_fu_630_ce),
    .dout(grp_fu_630_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U984(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1007_fu_152),
    .din1(data_W_reg_60_fu_1814_p3),
    .ce(grp_fu_634_ce),
    .dout(grp_fu_634_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U985(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1040_fu_316),
    .din1(data_W_reg_58_fu_1773_p3),
    .ce(grp_fu_638_ce),
    .dout(grp_fu_638_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U986(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1041_fu_320),
    .din1(grp_fu_642_p1),
    .ce(grp_fu_642_ce),
    .dout(grp_fu_642_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U987(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1042_fu_324),
    .din1(grp_fu_646_p1),
    .ce(grp_fu_646_ce),
    .dout(grp_fu_646_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U988(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1043_fu_328),
    .din1(grp_fu_650_p1),
    .ce(grp_fu_650_ce),
    .dout(grp_fu_650_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U989(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1044_fu_332),
    .din1(grp_fu_654_p1),
    .ce(grp_fu_654_ce),
    .dout(grp_fu_654_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U990(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1045_fu_336),
    .din1(grp_fu_658_p1),
    .ce(grp_fu_658_ce),
    .dout(grp_fu_658_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U991(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1046_fu_340),
    .din1(grp_fu_662_p1),
    .ce(grp_fu_662_ce),
    .dout(grp_fu_662_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U992(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_1047_fu_344),
    .din1(grp_fu_666_p1),
    .ce(grp_fu_666_ce),
    .dout(grp_fu_666_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U993(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_670_p0),
    .din1(grp_fu_670_p1),
    .ce(grp_fu_670_ce),
    .dout(grp_fu_670_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U994(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_674_p0),
    .din1(grp_fu_674_p1),
    .ce(grp_fu_674_ce),
    .dout(grp_fu_674_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U995(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_678_p0),
    .din1(grp_fu_678_p1),
    .ce(grp_fu_678_ce),
    .dout(grp_fu_678_p2)
);

top_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U996(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_682_p0),
    .din1(grp_fu_682_p1),
    .ce(grp_fu_682_ce),
    .dout(grp_fu_682_p2)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1433)) begin
        if (((icmp_ln391_fu_989_p2 == 1'd0) & (icmp_ln385_fu_974_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_p_0_0_077_2213_reg_446 <= 128'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_077_2213_reg_446 <= ap_phi_reg_pp0_iter1_p_0_0_077_2213_reg_446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1475)) begin
            ap_phi_reg_pp0_iter6_empty_1048_reg_475 <= grp_fu_490_p2;
        end else if ((1'b1 == ap_condition_1472)) begin
            ap_phi_reg_pp0_iter6_empty_1048_reg_475 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_empty_1048_reg_475 <= ap_phi_reg_pp0_iter5_empty_1048_reg_475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter6_empty_1049_reg_464 <= grp_fu_504_p2;
        end else if ((1'b1 == ap_condition_1455)) begin
            ap_phi_reg_pp0_iter6_empty_1049_reg_464 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_empty_1049_reg_464 <= ap_phi_reg_pp0_iter5_empty_1049_reg_464;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_4_fu_244 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_W_reg_4_fu_244 <= data_W_reg_77_fu_1950_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_5_fu_248 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_W_reg_5_fu_248 <= data_W_reg_76_fu_1943_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1003_fu_136 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1003_fu_136 <= empty_1040_fu_316;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1004_fu_140 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            empty_1004_fu_140 <= select_ln498_26_fu_2712_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1005_fu_144 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1005_fu_144 <= empty_1041_fu_320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1006_fu_148 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            empty_1006_fu_148 <= select_ln498_27_fu_2807_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1007_fu_152 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1007_fu_152 <= empty_1042_fu_324;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1008_fu_156 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
            empty_1008_fu_156 <= select_ln498_28_fu_2988_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1009_fu_160 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1009_fu_160 <= empty_1043_fu_328;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((mode == 1'd1) & (or_ln523_1_reg_3949_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        empty_1010_fu_164 <= 32'd0;
    end else if ((((mode == 1'd1) & (or_ln523_1_reg_3949_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        empty_1010_fu_164 <= select_ln498_29_fu_2597_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1011_fu_168 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
            empty_1011_fu_168 <= grp_fu_522_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1012_fu_172 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1012_fu_172 <= grp_fu_550_p2;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd0)))))) begin
        empty_1012_fu_172 <= grp_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1013_fu_176 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1013_fu_176 <= grp_fu_582_p2;
    end else if ((((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd0) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)))))) begin
        empty_1013_fu_176 <= grp_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1014_fu_180 <= 32'd0;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        empty_1014_fu_180 <= grp_fu_504_p2;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1014_fu_180 <= ap_phi_reg_pp0_iter6_empty_1048_reg_475;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1015_fu_184 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1015_fu_184 <= grp_fu_526_p2;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd0)))))) begin
        empty_1015_fu_184 <= grp_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1016_fu_188 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1016_fu_188 <= grp_fu_554_p2;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd0)))))) begin
        empty_1016_fu_188 <= grp_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1017_fu_192 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1017_fu_192 <= grp_fu_586_p2;
    end else if ((((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd0) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)))))) begin
        empty_1017_fu_192 <= grp_fu_598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1018_fu_196 <= 32'd0;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        empty_1018_fu_196 <= grp_fu_508_p2;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1018_fu_196 <= ap_phi_reg_pp0_iter6_empty_1049_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1019_fu_200 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1019_fu_200 <= grp_fu_530_p2;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd0)))))) begin
        empty_1019_fu_200 <= grp_fu_538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1020_fu_204 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1020_fu_204 <= grp_fu_558_p2;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd0)))))) begin
        empty_1020_fu_204 <= grp_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1021_fu_208 <= 32'd0;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1021_fu_208 <= grp_fu_590_p2;
    end else if ((((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd0) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)))))) begin
        empty_1021_fu_208 <= grp_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1023_fu_240 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1023_fu_240 <= data_W_reg_78_fu_1957_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1024_fu_252 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1024_fu_252 <= data_W_reg_75_fu_1936_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1024_fu_252 <= data_W_reg_73_fu_1921_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1025_fu_256 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1025_fu_256 <= data_W_reg_74_fu_1929_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1026_fu_260 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1026_fu_260 <= data_W_reg_73_fu_1921_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1026_fu_260 <= data_W_reg_72_fu_1913_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1027_fu_264 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1027_fu_264 <= data_W_reg_72_fu_1913_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1027_fu_264 <= data_W_reg_71_fu_1905_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1028_fu_268 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1028_fu_268 <= data_W_reg_71_fu_1905_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1029_fu_272 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1029_fu_272 <= data_W_reg_70_fu_1897_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1029_fu_272 <= data_W_reg_69_fu_1889_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1030_fu_276 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1030_fu_276 <= data_W_reg_69_fu_1889_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1030_fu_276 <= data_W_reg_68_fu_1881_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1031_fu_280 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1031_fu_280 <= data_W_reg_68_fu_1881_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1031_fu_280 <= data_W_reg_67_fu_1873_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1032_fu_284 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1032_fu_284 <= data_W_reg_67_fu_1873_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1033_fu_288 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1033_fu_288 <= data_W_reg_66_fu_1865_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1033_fu_288 <= data_W_reg_65_fu_1857_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1034_fu_292 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1034_fu_292 <= data_W_reg_65_fu_1857_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1034_fu_292 <= data_W_reg_64_fu_1849_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_1035_fu_296 <= 32'd0;
    end else if (((mode == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1035_fu_296 <= data_W_reg_64_fu_1849_p3;
    end else if ((((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_fu_2211_p2 == 1'd1) & (icmp_ln537_5_fu_2191_p2 == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (icmp_ln537_5_fu_2191_p2 == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_fu_2032_p2) & (icmp_ln385_reg_3857 == 1'd0) & (or_ln537_3_fu_2211_p2 == 1'd0)))))) begin
        empty_1035_fu_296 <= data_W_reg_63_fu_1841_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1036_fu_300 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1036_fu_300 <= data_W_reg_63_fu_1841_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1040_fu_316 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1040_fu_316 <= empty_1044_fu_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1041_fu_320 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1041_fu_320 <= empty_1045_fu_336;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1042_fu_324 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1042_fu_324 <= empty_1046_fu_340;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1043_fu_328 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1043_fu_328 <= empty_1047_fu_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1044_fu_332 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1044_fu_332 <= bitcast_ln422_1_fu_1478_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1045_fu_336 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1045_fu_336 <= bitcast_ln422_3_fu_1488_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1046_fu_340 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1046_fu_340 <= bitcast_ln422_2_fu_1483_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_1047_fu_344 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_1047_fu_344 <= bitcast_ln422_fu_1368_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((mode == 1'd1) & (or_ln523_2_reg_3953_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        empty_fu_132 <= 32'd0;
    end else if ((((mode == 1'd1) & (or_ln523_2_reg_3953_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        empty_fu_132 <= select_ln498_24_fu_2590_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            flag_fu_128 <= 32'd0;
        end else if (((icmp_ln385_fu_974_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            flag_fu_128 <= flag_5_fu_1076_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            out_fu_124 <= 32'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            out_fu_124 <= out_2_fu_2364_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_077_2212219_fu_216 <= 128'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_077_2212219_fu_216 <= select_ln451_2_fu_1507_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_077_2212221223_fu_220 <= 128'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_077_2212221223_fu_220 <= select_ln451_1_fu_1500_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_077_2212221225229_fu_224 <= 128'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_077_2212221225229_fu_224 <= select_ln451_fu_1493_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)) | ((icmp_ln391_fu_989_p2 == 1'd0) & (icmp_ln385_fu_974_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_0_0_0_2217_fu_348 <= 128'd0;
    end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_2217_fu_348 <= select_ln498_25_fu_1964_p3;
    end else if ((((icmp_ln398_reg_3872 == 1'd1) & (mode == 1'd1) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_0_0_0_2217_fu_348 <= fifo_SA_W_0_0_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0_2218231_fu_228 <= 128'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0_2218231_fu_228 <= select_ln451_5_fu_1985_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0_2218233234_fu_232 <= 128'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0_2218233234_fu_232 <= select_ln451_4_fu_1978_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0_2218233236239_fu_236 <= 128'd0;
        end else if (((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0_2218233236239_fu_236 <= select_ln451_3_fu_1971_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rep_fu_120 <= 32'd0;
        end else if (((icmp_ln385_fu_974_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            rep_fu_120 <= rep_3_fu_979_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add1_reg_4369 <= grp_fu_494_p2;
        add235_1_1_reg_4415 <= grp_fu_522_p2;
        add235_1_1_reg_4415_pp0_iter10_reg <= add235_1_1_reg_4415_pp0_iter9_reg;
        add235_1_1_reg_4415_pp0_iter11_reg <= add235_1_1_reg_4415_pp0_iter10_reg;
        add235_1_1_reg_4415_pp0_iter8_reg <= add235_1_1_reg_4415;
        add235_1_1_reg_4415_pp0_iter9_reg <= add235_1_1_reg_4415_pp0_iter8_reg;
        add235_1_2_reg_4492 <= grp_fu_550_p2;
        add235_1_3_reg_4570 <= grp_fu_582_p2;
        add235_1_3_reg_4570_pp0_iter12_reg <= add235_1_3_reg_4570;
        add235_1_s_reg_4512 <= grp_fu_562_p2;
        add235_1_s_reg_4512_pp0_iter11_reg <= add235_1_s_reg_4512;
        add235_2_1_reg_4437 <= grp_fu_526_p2;
        add235_2_2_reg_4497 <= grp_fu_554_p2;
        add235_2_3_reg_4575 <= grp_fu_586_p2;
        add235_2_3_reg_4575_pp0_iter12_reg <= add235_2_3_reg_4575;
        add235_2_4_reg_4517 <= grp_fu_566_p2;
        add235_2_4_reg_4517_pp0_iter11_reg <= add235_2_4_reg_4517;
        add235_2_s_reg_4452 <= grp_fu_534_p2;
        add235_2_s_reg_4452_pp0_iter10_reg <= add235_2_s_reg_4452_pp0_iter9_reg;
        add235_2_s_reg_4452_pp0_iter11_reg <= add235_2_s_reg_4452_pp0_iter10_reg;
        add235_2_s_reg_4452_pp0_iter9_reg <= add235_2_s_reg_4452;
        add235_3_1_reg_4442 <= grp_fu_530_p2;
        add235_3_2_reg_4502 <= grp_fu_558_p2;
        add235_3_3_reg_4580 <= grp_fu_590_p2;
        add235_3_3_reg_4580_pp0_iter12_reg <= add235_3_3_reg_4580;
        add235_3_4_reg_4522 <= grp_fu_570_p2;
        add235_3_4_reg_4522_pp0_iter11_reg <= add235_3_4_reg_4522;
        add235_3_reg_4384 <= grp_fu_508_p2;
        add235_3_reg_4384_pp0_iter10_reg <= add235_3_reg_4384_pp0_iter9_reg;
        add235_3_reg_4384_pp0_iter11_reg <= add235_3_reg_4384_pp0_iter10_reg;
        add235_3_reg_4384_pp0_iter6_reg <= add235_3_reg_4384;
        add235_3_reg_4384_pp0_iter7_reg <= add235_3_reg_4384_pp0_iter6_reg;
        add235_3_reg_4384_pp0_iter8_reg <= add235_3_reg_4384_pp0_iter7_reg;
        add235_3_reg_4384_pp0_iter9_reg <= add235_3_reg_4384_pp0_iter8_reg;
        add235_3_s_reg_4457 <= grp_fu_538_p2;
        add235_3_s_reg_4457_pp0_iter10_reg <= add235_3_s_reg_4457_pp0_iter9_reg;
        add235_3_s_reg_4457_pp0_iter11_reg <= add235_3_s_reg_4457_pp0_iter10_reg;
        add235_3_s_reg_4457_pp0_iter9_reg <= add235_3_s_reg_4457;
        add235_4_reg_4462 <= grp_fu_542_p2;
        add235_4_reg_4462_pp0_iter10_reg <= add235_4_reg_4462;
        add235_6_reg_4410 <= grp_fu_518_p2;
        add235_7_reg_4467 <= grp_fu_546_p2;
        add235_9_reg_4374 <= grp_fu_499_p2;
        add235_s_reg_4405 <= grp_fu_514_p2;
        add235_s_reg_4405_pp0_iter10_reg <= add235_s_reg_4405_pp0_iter9_reg;
        add235_s_reg_4405_pp0_iter8_reg <= add235_s_reg_4405;
        add235_s_reg_4405_pp0_iter9_reg <= add235_s_reg_4405_pp0_iter8_reg;
        add_reg_4364 <= grp_fu_486_p2;
        add_reg_4364_pp0_iter10_reg <= add_reg_4364_pp0_iter9_reg;
        add_reg_4364_pp0_iter6_reg <= add_reg_4364;
        add_reg_4364_pp0_iter7_reg <= add_reg_4364_pp0_iter6_reg;
        add_reg_4364_pp0_iter8_reg <= add_reg_4364_pp0_iter7_reg;
        add_reg_4364_pp0_iter9_reg <= add_reg_4364_pp0_iter8_reg;
        and_ln484_1_reg_4331 <= and_ln484_1_fu_2532_p2;
        and_ln484_1_reg_4331_pp0_iter5_reg <= and_ln484_1_reg_4331;
        and_ln484_2_reg_4336 <= and_ln484_2_fu_2537_p2;
        and_ln484_2_reg_4336_pp0_iter5_reg <= and_ln484_2_reg_4336;
        and_ln484_2_reg_4336_pp0_iter6_reg <= and_ln484_2_reg_4336_pp0_iter5_reg;
        and_ln484_2_reg_4336_pp0_iter7_reg <= and_ln484_2_reg_4336_pp0_iter6_reg;
        and_ln484_3_reg_4342 <= and_ln484_3_fu_2542_p2;
        and_ln484_3_reg_4342_pp0_iter5_reg <= and_ln484_3_reg_4342;
        and_ln484_3_reg_4342_pp0_iter6_reg <= and_ln484_3_reg_4342_pp0_iter5_reg;
        and_ln484_3_reg_4342_pp0_iter7_reg <= and_ln484_3_reg_4342_pp0_iter6_reg;
        and_ln484_3_reg_4342_pp0_iter8_reg <= and_ln484_3_reg_4342_pp0_iter7_reg;
        and_ln484_3_reg_4342_pp0_iter9_reg <= and_ln484_3_reg_4342_pp0_iter8_reg;
        and_ln484_4_reg_4421 <= and_ln484_4_fu_2725_p2;
        and_ln484_4_reg_4421_pp0_iter10_reg <= and_ln484_4_reg_4421_pp0_iter9_reg;
        and_ln484_4_reg_4421_pp0_iter8_reg <= and_ln484_4_reg_4421;
        and_ln484_4_reg_4421_pp0_iter9_reg <= and_ln484_4_reg_4421_pp0_iter8_reg;
        and_ln484_5_reg_4482 <= and_ln484_5_fu_2839_p2;
        and_ln484_5_reg_4482_pp0_iter10_reg <= and_ln484_5_reg_4482;
        and_ln532_reg_4182 <= and_ln532_fu_2032_p2;
        and_ln532_reg_4182_pp0_iter10_reg <= and_ln532_reg_4182_pp0_iter9_reg;
        and_ln532_reg_4182_pp0_iter11_reg <= and_ln532_reg_4182_pp0_iter10_reg;
        and_ln532_reg_4182_pp0_iter12_reg <= and_ln532_reg_4182_pp0_iter11_reg;
        and_ln532_reg_4182_pp0_iter3_reg <= and_ln532_reg_4182;
        and_ln532_reg_4182_pp0_iter4_reg <= and_ln532_reg_4182_pp0_iter3_reg;
        and_ln532_reg_4182_pp0_iter5_reg <= and_ln532_reg_4182_pp0_iter4_reg;
        and_ln532_reg_4182_pp0_iter6_reg <= and_ln532_reg_4182_pp0_iter5_reg;
        and_ln532_reg_4182_pp0_iter7_reg <= and_ln532_reg_4182_pp0_iter6_reg;
        and_ln532_reg_4182_pp0_iter8_reg <= and_ln532_reg_4182_pp0_iter7_reg;
        and_ln532_reg_4182_pp0_iter9_reg <= and_ln532_reg_4182_pp0_iter8_reg;
        and_ln537_1_reg_4194 <= and_ln537_1_fu_2145_p2;
        and_ln537_1_reg_4194_pp0_iter10_reg <= and_ln537_1_reg_4194_pp0_iter9_reg;
        and_ln537_1_reg_4194_pp0_iter11_reg <= and_ln537_1_reg_4194_pp0_iter10_reg;
        and_ln537_1_reg_4194_pp0_iter12_reg <= and_ln537_1_reg_4194_pp0_iter11_reg;
        and_ln537_1_reg_4194_pp0_iter3_reg <= and_ln537_1_reg_4194;
        and_ln537_1_reg_4194_pp0_iter4_reg <= and_ln537_1_reg_4194_pp0_iter3_reg;
        and_ln537_1_reg_4194_pp0_iter5_reg <= and_ln537_1_reg_4194_pp0_iter4_reg;
        and_ln537_1_reg_4194_pp0_iter6_reg <= and_ln537_1_reg_4194_pp0_iter5_reg;
        and_ln537_1_reg_4194_pp0_iter7_reg <= and_ln537_1_reg_4194_pp0_iter6_reg;
        and_ln537_1_reg_4194_pp0_iter8_reg <= and_ln537_1_reg_4194_pp0_iter7_reg;
        and_ln537_1_reg_4194_pp0_iter9_reg <= and_ln537_1_reg_4194_pp0_iter8_reg;
        and_ln537_reg_4186 <= and_ln537_fu_2111_p2;
        and_ln537_reg_4186_pp0_iter10_reg <= and_ln537_reg_4186_pp0_iter9_reg;
        and_ln537_reg_4186_pp0_iter11_reg <= and_ln537_reg_4186_pp0_iter10_reg;
        and_ln537_reg_4186_pp0_iter12_reg <= and_ln537_reg_4186_pp0_iter11_reg;
        and_ln537_reg_4186_pp0_iter3_reg <= and_ln537_reg_4186;
        and_ln537_reg_4186_pp0_iter4_reg <= and_ln537_reg_4186_pp0_iter3_reg;
        and_ln537_reg_4186_pp0_iter5_reg <= and_ln537_reg_4186_pp0_iter4_reg;
        and_ln537_reg_4186_pp0_iter6_reg <= and_ln537_reg_4186_pp0_iter5_reg;
        and_ln537_reg_4186_pp0_iter7_reg <= and_ln537_reg_4186_pp0_iter6_reg;
        and_ln537_reg_4186_pp0_iter8_reg <= and_ln537_reg_4186_pp0_iter7_reg;
        and_ln537_reg_4186_pp0_iter9_reg <= and_ln537_reg_4186_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        cmp268_reg_3881_pp0_iter10_reg <= cmp268_reg_3881_pp0_iter9_reg;
        cmp268_reg_3881_pp0_iter11_reg <= cmp268_reg_3881_pp0_iter10_reg;
        cmp268_reg_3881_pp0_iter2_reg <= cmp268_reg_3881;
        cmp268_reg_3881_pp0_iter3_reg <= cmp268_reg_3881_pp0_iter2_reg;
        cmp268_reg_3881_pp0_iter4_reg <= cmp268_reg_3881_pp0_iter3_reg;
        cmp268_reg_3881_pp0_iter5_reg <= cmp268_reg_3881_pp0_iter4_reg;
        cmp268_reg_3881_pp0_iter6_reg <= cmp268_reg_3881_pp0_iter5_reg;
        cmp268_reg_3881_pp0_iter7_reg <= cmp268_reg_3881_pp0_iter6_reg;
        cmp268_reg_3881_pp0_iter8_reg <= cmp268_reg_3881_pp0_iter7_reg;
        cmp268_reg_3881_pp0_iter9_reg <= cmp268_reg_3881_pp0_iter8_reg;
        icmp_ln385_reg_3857_pp0_iter10_reg <= icmp_ln385_reg_3857_pp0_iter9_reg;
        icmp_ln385_reg_3857_pp0_iter11_reg <= icmp_ln385_reg_3857_pp0_iter10_reg;
        icmp_ln385_reg_3857_pp0_iter12_reg <= icmp_ln385_reg_3857_pp0_iter11_reg;
        icmp_ln385_reg_3857_pp0_iter2_reg <= icmp_ln385_reg_3857;
        icmp_ln385_reg_3857_pp0_iter3_reg <= icmp_ln385_reg_3857_pp0_iter2_reg;
        icmp_ln385_reg_3857_pp0_iter4_reg <= icmp_ln385_reg_3857_pp0_iter3_reg;
        icmp_ln385_reg_3857_pp0_iter5_reg <= icmp_ln385_reg_3857_pp0_iter4_reg;
        icmp_ln385_reg_3857_pp0_iter6_reg <= icmp_ln385_reg_3857_pp0_iter5_reg;
        icmp_ln385_reg_3857_pp0_iter7_reg <= icmp_ln385_reg_3857_pp0_iter6_reg;
        icmp_ln385_reg_3857_pp0_iter8_reg <= icmp_ln385_reg_3857_pp0_iter7_reg;
        icmp_ln385_reg_3857_pp0_iter9_reg <= icmp_ln385_reg_3857_pp0_iter8_reg;
        icmp_ln391_reg_3868_pp0_iter10_reg <= icmp_ln391_reg_3868_pp0_iter9_reg;
        icmp_ln391_reg_3868_pp0_iter11_reg <= icmp_ln391_reg_3868_pp0_iter10_reg;
        icmp_ln391_reg_3868_pp0_iter12_reg <= icmp_ln391_reg_3868_pp0_iter11_reg;
        icmp_ln391_reg_3868_pp0_iter2_reg <= icmp_ln391_reg_3868;
        icmp_ln391_reg_3868_pp0_iter3_reg <= icmp_ln391_reg_3868_pp0_iter2_reg;
        icmp_ln391_reg_3868_pp0_iter4_reg <= icmp_ln391_reg_3868_pp0_iter3_reg;
        icmp_ln391_reg_3868_pp0_iter5_reg <= icmp_ln391_reg_3868_pp0_iter4_reg;
        icmp_ln391_reg_3868_pp0_iter6_reg <= icmp_ln391_reg_3868_pp0_iter5_reg;
        icmp_ln391_reg_3868_pp0_iter7_reg <= icmp_ln391_reg_3868_pp0_iter6_reg;
        icmp_ln391_reg_3868_pp0_iter8_reg <= icmp_ln391_reg_3868_pp0_iter7_reg;
        icmp_ln391_reg_3868_pp0_iter9_reg <= icmp_ln391_reg_3868_pp0_iter8_reg;
        icmp_ln484_1_reg_3905_pp0_iter2_reg <= icmp_ln484_1_reg_3905;
        icmp_ln484_1_reg_3905_pp0_iter3_reg <= icmp_ln484_1_reg_3905_pp0_iter2_reg;
        icmp_ln484_2_reg_3910_pp0_iter2_reg <= icmp_ln484_2_reg_3910;
        icmp_ln484_2_reg_3910_pp0_iter3_reg <= icmp_ln484_2_reg_3910_pp0_iter2_reg;
        icmp_ln484_3_reg_3915_pp0_iter2_reg <= icmp_ln484_3_reg_3915;
        icmp_ln484_3_reg_3915_pp0_iter3_reg <= icmp_ln484_3_reg_3915_pp0_iter2_reg;
        icmp_ln484_4_reg_3925_pp0_iter2_reg <= icmp_ln484_4_reg_3925;
        icmp_ln484_4_reg_3925_pp0_iter3_reg <= icmp_ln484_4_reg_3925_pp0_iter2_reg;
        icmp_ln484_4_reg_3925_pp0_iter4_reg <= icmp_ln484_4_reg_3925_pp0_iter3_reg;
        icmp_ln484_4_reg_3925_pp0_iter5_reg <= icmp_ln484_4_reg_3925_pp0_iter4_reg;
        icmp_ln484_4_reg_3925_pp0_iter6_reg <= icmp_ln484_4_reg_3925_pp0_iter5_reg;
        icmp_ln484_5_reg_3930_pp0_iter2_reg <= icmp_ln484_5_reg_3930;
        icmp_ln484_5_reg_3930_pp0_iter3_reg <= icmp_ln484_5_reg_3930_pp0_iter2_reg;
        icmp_ln484_5_reg_3930_pp0_iter4_reg <= icmp_ln484_5_reg_3930_pp0_iter3_reg;
        icmp_ln484_5_reg_3930_pp0_iter5_reg <= icmp_ln484_5_reg_3930_pp0_iter4_reg;
        icmp_ln484_5_reg_3930_pp0_iter6_reg <= icmp_ln484_5_reg_3930_pp0_iter5_reg;
        icmp_ln484_5_reg_3930_pp0_iter7_reg <= icmp_ln484_5_reg_3930_pp0_iter6_reg;
        icmp_ln484_5_reg_3930_pp0_iter8_reg <= icmp_ln484_5_reg_3930_pp0_iter7_reg;
        icmp_ln484_6_reg_3935_pp0_iter10_reg <= icmp_ln484_6_reg_3935_pp0_iter9_reg;
        icmp_ln484_6_reg_3935_pp0_iter2_reg <= icmp_ln484_6_reg_3935;
        icmp_ln484_6_reg_3935_pp0_iter3_reg <= icmp_ln484_6_reg_3935_pp0_iter2_reg;
        icmp_ln484_6_reg_3935_pp0_iter4_reg <= icmp_ln484_6_reg_3935_pp0_iter3_reg;
        icmp_ln484_6_reg_3935_pp0_iter5_reg <= icmp_ln484_6_reg_3935_pp0_iter4_reg;
        icmp_ln484_6_reg_3935_pp0_iter6_reg <= icmp_ln484_6_reg_3935_pp0_iter5_reg;
        icmp_ln484_6_reg_3935_pp0_iter7_reg <= icmp_ln484_6_reg_3935_pp0_iter6_reg;
        icmp_ln484_6_reg_3935_pp0_iter8_reg <= icmp_ln484_6_reg_3935_pp0_iter7_reg;
        icmp_ln484_6_reg_3935_pp0_iter9_reg <= icmp_ln484_6_reg_3935_pp0_iter8_reg;
        icmp_ln484_reg_3900_pp0_iter2_reg <= icmp_ln484_reg_3900;
        icmp_ln484_reg_3900_pp0_iter3_reg <= icmp_ln484_reg_3900_pp0_iter2_reg;
        icmp_ln504_1_reg_4067 <= icmp_ln504_1_fu_1520_p2;
        icmp_ln504_1_reg_4067_pp0_iter10_reg <= icmp_ln504_1_reg_4067_pp0_iter9_reg;
        icmp_ln504_1_reg_4067_pp0_iter3_reg <= icmp_ln504_1_reg_4067;
        icmp_ln504_1_reg_4067_pp0_iter4_reg <= icmp_ln504_1_reg_4067_pp0_iter3_reg;
        icmp_ln504_1_reg_4067_pp0_iter5_reg <= icmp_ln504_1_reg_4067_pp0_iter4_reg;
        icmp_ln504_1_reg_4067_pp0_iter6_reg <= icmp_ln504_1_reg_4067_pp0_iter5_reg;
        icmp_ln504_1_reg_4067_pp0_iter7_reg <= icmp_ln504_1_reg_4067_pp0_iter6_reg;
        icmp_ln504_1_reg_4067_pp0_iter8_reg <= icmp_ln504_1_reg_4067_pp0_iter7_reg;
        icmp_ln504_1_reg_4067_pp0_iter9_reg <= icmp_ln504_1_reg_4067_pp0_iter8_reg;
        icmp_ln504_2_reg_4077 <= icmp_ln504_2_fu_1601_p2;
        icmp_ln504_2_reg_4077_pp0_iter10_reg <= icmp_ln504_2_reg_4077_pp0_iter9_reg;
        icmp_ln504_2_reg_4077_pp0_iter3_reg <= icmp_ln504_2_reg_4077;
        icmp_ln504_2_reg_4077_pp0_iter4_reg <= icmp_ln504_2_reg_4077_pp0_iter3_reg;
        icmp_ln504_2_reg_4077_pp0_iter5_reg <= icmp_ln504_2_reg_4077_pp0_iter4_reg;
        icmp_ln504_2_reg_4077_pp0_iter6_reg <= icmp_ln504_2_reg_4077_pp0_iter5_reg;
        icmp_ln504_2_reg_4077_pp0_iter7_reg <= icmp_ln504_2_reg_4077_pp0_iter6_reg;
        icmp_ln504_2_reg_4077_pp0_iter8_reg <= icmp_ln504_2_reg_4077_pp0_iter7_reg;
        icmp_ln504_2_reg_4077_pp0_iter9_reg <= icmp_ln504_2_reg_4077_pp0_iter8_reg;
        icmp_ln504_3_reg_4082 <= icmp_ln504_3_fu_1607_p2;
        icmp_ln504_3_reg_4082_pp0_iter10_reg <= icmp_ln504_3_reg_4082_pp0_iter9_reg;
        icmp_ln504_3_reg_4082_pp0_iter3_reg <= icmp_ln504_3_reg_4082;
        icmp_ln504_3_reg_4082_pp0_iter4_reg <= icmp_ln504_3_reg_4082_pp0_iter3_reg;
        icmp_ln504_3_reg_4082_pp0_iter5_reg <= icmp_ln504_3_reg_4082_pp0_iter4_reg;
        icmp_ln504_3_reg_4082_pp0_iter6_reg <= icmp_ln504_3_reg_4082_pp0_iter5_reg;
        icmp_ln504_3_reg_4082_pp0_iter7_reg <= icmp_ln504_3_reg_4082_pp0_iter6_reg;
        icmp_ln504_3_reg_4082_pp0_iter8_reg <= icmp_ln504_3_reg_4082_pp0_iter7_reg;
        icmp_ln504_3_reg_4082_pp0_iter9_reg <= icmp_ln504_3_reg_4082_pp0_iter8_reg;
        icmp_ln504_4_reg_4167 <= icmp_ln504_4_fu_2003_p2;
        icmp_ln504_4_reg_4167_pp0_iter10_reg <= icmp_ln504_4_reg_4167_pp0_iter9_reg;
        icmp_ln504_4_reg_4167_pp0_iter11_reg <= icmp_ln504_4_reg_4167_pp0_iter10_reg;
        icmp_ln504_4_reg_4167_pp0_iter3_reg <= icmp_ln504_4_reg_4167;
        icmp_ln504_4_reg_4167_pp0_iter4_reg <= icmp_ln504_4_reg_4167_pp0_iter3_reg;
        icmp_ln504_4_reg_4167_pp0_iter5_reg <= icmp_ln504_4_reg_4167_pp0_iter4_reg;
        icmp_ln504_4_reg_4167_pp0_iter6_reg <= icmp_ln504_4_reg_4167_pp0_iter5_reg;
        icmp_ln504_4_reg_4167_pp0_iter7_reg <= icmp_ln504_4_reg_4167_pp0_iter6_reg;
        icmp_ln504_4_reg_4167_pp0_iter8_reg <= icmp_ln504_4_reg_4167_pp0_iter7_reg;
        icmp_ln504_4_reg_4167_pp0_iter9_reg <= icmp_ln504_4_reg_4167_pp0_iter8_reg;
        icmp_ln504_5_reg_4172 <= icmp_ln504_5_fu_2009_p2;
        icmp_ln504_5_reg_4172_pp0_iter10_reg <= icmp_ln504_5_reg_4172_pp0_iter9_reg;
        icmp_ln504_5_reg_4172_pp0_iter11_reg <= icmp_ln504_5_reg_4172_pp0_iter10_reg;
        icmp_ln504_5_reg_4172_pp0_iter3_reg <= icmp_ln504_5_reg_4172;
        icmp_ln504_5_reg_4172_pp0_iter4_reg <= icmp_ln504_5_reg_4172_pp0_iter3_reg;
        icmp_ln504_5_reg_4172_pp0_iter5_reg <= icmp_ln504_5_reg_4172_pp0_iter4_reg;
        icmp_ln504_5_reg_4172_pp0_iter6_reg <= icmp_ln504_5_reg_4172_pp0_iter5_reg;
        icmp_ln504_5_reg_4172_pp0_iter7_reg <= icmp_ln504_5_reg_4172_pp0_iter6_reg;
        icmp_ln504_5_reg_4172_pp0_iter8_reg <= icmp_ln504_5_reg_4172_pp0_iter7_reg;
        icmp_ln504_5_reg_4172_pp0_iter9_reg <= icmp_ln504_5_reg_4172_pp0_iter8_reg;
        icmp_ln504_6_reg_4177 <= icmp_ln504_6_fu_2015_p2;
        icmp_ln504_6_reg_4177_pp0_iter10_reg <= icmp_ln504_6_reg_4177_pp0_iter9_reg;
        icmp_ln504_6_reg_4177_pp0_iter11_reg <= icmp_ln504_6_reg_4177_pp0_iter10_reg;
        icmp_ln504_6_reg_4177_pp0_iter3_reg <= icmp_ln504_6_reg_4177;
        icmp_ln504_6_reg_4177_pp0_iter4_reg <= icmp_ln504_6_reg_4177_pp0_iter3_reg;
        icmp_ln504_6_reg_4177_pp0_iter5_reg <= icmp_ln504_6_reg_4177_pp0_iter4_reg;
        icmp_ln504_6_reg_4177_pp0_iter6_reg <= icmp_ln504_6_reg_4177_pp0_iter5_reg;
        icmp_ln504_6_reg_4177_pp0_iter7_reg <= icmp_ln504_6_reg_4177_pp0_iter6_reg;
        icmp_ln504_6_reg_4177_pp0_iter8_reg <= icmp_ln504_6_reg_4177_pp0_iter7_reg;
        icmp_ln504_6_reg_4177_pp0_iter9_reg <= icmp_ln504_6_reg_4177_pp0_iter8_reg;
        icmp_ln504_reg_4062 <= icmp_ln504_fu_1514_p2;
        icmp_ln504_reg_4062_pp0_iter10_reg <= icmp_ln504_reg_4062_pp0_iter9_reg;
        icmp_ln504_reg_4062_pp0_iter3_reg <= icmp_ln504_reg_4062;
        icmp_ln504_reg_4062_pp0_iter4_reg <= icmp_ln504_reg_4062_pp0_iter3_reg;
        icmp_ln504_reg_4062_pp0_iter5_reg <= icmp_ln504_reg_4062_pp0_iter4_reg;
        icmp_ln504_reg_4062_pp0_iter6_reg <= icmp_ln504_reg_4062_pp0_iter5_reg;
        icmp_ln504_reg_4062_pp0_iter7_reg <= icmp_ln504_reg_4062_pp0_iter6_reg;
        icmp_ln504_reg_4062_pp0_iter8_reg <= icmp_ln504_reg_4062_pp0_iter7_reg;
        icmp_ln504_reg_4062_pp0_iter9_reg <= icmp_ln504_reg_4062_pp0_iter8_reg;
        icmp_ln537_5_reg_4206 <= icmp_ln537_5_fu_2191_p2;
        icmp_ln537_5_reg_4206_pp0_iter10_reg <= icmp_ln537_5_reg_4206_pp0_iter9_reg;
        icmp_ln537_5_reg_4206_pp0_iter11_reg <= icmp_ln537_5_reg_4206_pp0_iter10_reg;
        icmp_ln537_5_reg_4206_pp0_iter3_reg <= icmp_ln537_5_reg_4206;
        icmp_ln537_5_reg_4206_pp0_iter4_reg <= icmp_ln537_5_reg_4206_pp0_iter3_reg;
        icmp_ln537_5_reg_4206_pp0_iter5_reg <= icmp_ln537_5_reg_4206_pp0_iter4_reg;
        icmp_ln537_5_reg_4206_pp0_iter6_reg <= icmp_ln537_5_reg_4206_pp0_iter5_reg;
        icmp_ln537_5_reg_4206_pp0_iter7_reg <= icmp_ln537_5_reg_4206_pp0_iter6_reg;
        icmp_ln537_5_reg_4206_pp0_iter8_reg <= icmp_ln537_5_reg_4206_pp0_iter7_reg;
        icmp_ln537_5_reg_4206_pp0_iter9_reg <= icmp_ln537_5_reg_4206_pp0_iter8_reg;
        mul1_reg_4234 <= grp_fu_626_p2;
        mul234_1_1_reg_4254 <= grp_fu_642_p2;
        mul234_1_1_reg_4254_pp0_iter4_reg <= mul234_1_1_reg_4254;
        mul234_1_1_reg_4254_pp0_iter5_reg <= mul234_1_1_reg_4254_pp0_iter4_reg;
        mul234_1_2_reg_4259 <= grp_fu_646_p2;
        mul234_1_2_reg_4259_pp0_iter4_reg <= mul234_1_2_reg_4259;
        mul234_1_2_reg_4259_pp0_iter5_reg <= mul234_1_2_reg_4259_pp0_iter4_reg;
        mul234_1_2_reg_4259_pp0_iter6_reg <= mul234_1_2_reg_4259_pp0_iter5_reg;
        mul234_1_2_reg_4259_pp0_iter7_reg <= mul234_1_2_reg_4259_pp0_iter6_reg;
        mul234_1_2_reg_4259_pp0_iter8_reg <= mul234_1_2_reg_4259_pp0_iter7_reg;
        mul234_1_3_reg_4265 <= grp_fu_650_p2;
        mul234_1_3_reg_4265_pp0_iter10_reg <= mul234_1_3_reg_4265_pp0_iter9_reg;
        mul234_1_3_reg_4265_pp0_iter4_reg <= mul234_1_3_reg_4265;
        mul234_1_3_reg_4265_pp0_iter5_reg <= mul234_1_3_reg_4265_pp0_iter4_reg;
        mul234_1_3_reg_4265_pp0_iter6_reg <= mul234_1_3_reg_4265_pp0_iter5_reg;
        mul234_1_3_reg_4265_pp0_iter7_reg <= mul234_1_3_reg_4265_pp0_iter6_reg;
        mul234_1_3_reg_4265_pp0_iter8_reg <= mul234_1_3_reg_4265_pp0_iter7_reg;
        mul234_1_3_reg_4265_pp0_iter9_reg <= mul234_1_3_reg_4265_pp0_iter8_reg;
        mul234_2_1_reg_4277 <= grp_fu_658_p2;
        mul234_2_1_reg_4277_pp0_iter4_reg <= mul234_2_1_reg_4277;
        mul234_2_1_reg_4277_pp0_iter5_reg <= mul234_2_1_reg_4277_pp0_iter4_reg;
        mul234_2_1_reg_4277_pp0_iter6_reg <= mul234_2_1_reg_4277_pp0_iter5_reg;
        mul234_2_2_reg_4283 <= grp_fu_662_p2;
        mul234_2_2_reg_4283_pp0_iter4_reg <= mul234_2_2_reg_4283;
        mul234_2_2_reg_4283_pp0_iter5_reg <= mul234_2_2_reg_4283_pp0_iter4_reg;
        mul234_2_2_reg_4283_pp0_iter6_reg <= mul234_2_2_reg_4283_pp0_iter5_reg;
        mul234_2_2_reg_4283_pp0_iter7_reg <= mul234_2_2_reg_4283_pp0_iter6_reg;
        mul234_2_2_reg_4283_pp0_iter8_reg <= mul234_2_2_reg_4283_pp0_iter7_reg;
        mul234_2_3_reg_4289 <= grp_fu_666_p2;
        mul234_2_3_reg_4289_pp0_iter10_reg <= mul234_2_3_reg_4289_pp0_iter9_reg;
        mul234_2_3_reg_4289_pp0_iter4_reg <= mul234_2_3_reg_4289;
        mul234_2_3_reg_4289_pp0_iter5_reg <= mul234_2_3_reg_4289_pp0_iter4_reg;
        mul234_2_3_reg_4289_pp0_iter6_reg <= mul234_2_3_reg_4289_pp0_iter5_reg;
        mul234_2_3_reg_4289_pp0_iter7_reg <= mul234_2_3_reg_4289_pp0_iter6_reg;
        mul234_2_3_reg_4289_pp0_iter8_reg <= mul234_2_3_reg_4289_pp0_iter7_reg;
        mul234_2_3_reg_4289_pp0_iter9_reg <= mul234_2_3_reg_4289_pp0_iter8_reg;
        mul234_2_reg_4271 <= grp_fu_654_p2;
        mul234_3_1_reg_4301 <= grp_fu_674_p2;
        mul234_3_1_reg_4301_pp0_iter4_reg <= mul234_3_1_reg_4301;
        mul234_3_1_reg_4301_pp0_iter5_reg <= mul234_3_1_reg_4301_pp0_iter4_reg;
        mul234_3_1_reg_4301_pp0_iter6_reg <= mul234_3_1_reg_4301_pp0_iter5_reg;
        mul234_3_2_reg_4307 <= grp_fu_678_p2;
        mul234_3_2_reg_4307_pp0_iter4_reg <= mul234_3_2_reg_4307;
        mul234_3_2_reg_4307_pp0_iter5_reg <= mul234_3_2_reg_4307_pp0_iter4_reg;
        mul234_3_2_reg_4307_pp0_iter6_reg <= mul234_3_2_reg_4307_pp0_iter5_reg;
        mul234_3_2_reg_4307_pp0_iter7_reg <= mul234_3_2_reg_4307_pp0_iter6_reg;
        mul234_3_2_reg_4307_pp0_iter8_reg <= mul234_3_2_reg_4307_pp0_iter7_reg;
        mul234_3_3_reg_4313 <= grp_fu_682_p2;
        mul234_3_3_reg_4313_pp0_iter10_reg <= mul234_3_3_reg_4313_pp0_iter9_reg;
        mul234_3_3_reg_4313_pp0_iter4_reg <= mul234_3_3_reg_4313;
        mul234_3_3_reg_4313_pp0_iter5_reg <= mul234_3_3_reg_4313_pp0_iter4_reg;
        mul234_3_3_reg_4313_pp0_iter6_reg <= mul234_3_3_reg_4313_pp0_iter5_reg;
        mul234_3_3_reg_4313_pp0_iter7_reg <= mul234_3_3_reg_4313_pp0_iter6_reg;
        mul234_3_3_reg_4313_pp0_iter8_reg <= mul234_3_3_reg_4313_pp0_iter7_reg;
        mul234_3_3_reg_4313_pp0_iter9_reg <= mul234_3_3_reg_4313_pp0_iter8_reg;
        mul234_3_reg_4295 <= grp_fu_670_p2;
        mul234_4_reg_4224 <= grp_fu_614_p2;
        mul234_4_reg_4224_pp0_iter4_reg <= mul234_4_reg_4224;
        mul234_4_reg_4224_pp0_iter5_reg <= mul234_4_reg_4224_pp0_iter4_reg;
        mul234_4_reg_4224_pp0_iter6_reg <= mul234_4_reg_4224_pp0_iter5_reg;
        mul234_4_reg_4224_pp0_iter7_reg <= mul234_4_reg_4224_pp0_iter6_reg;
        mul234_5_reg_4229 <= grp_fu_618_p2;
        mul234_5_reg_4229_pp0_iter4_reg <= mul234_5_reg_4229;
        mul234_5_reg_4229_pp0_iter5_reg <= mul234_5_reg_4229_pp0_iter4_reg;
        mul234_5_reg_4229_pp0_iter6_reg <= mul234_5_reg_4229_pp0_iter5_reg;
        mul234_5_reg_4229_pp0_iter7_reg <= mul234_5_reg_4229_pp0_iter6_reg;
        mul234_5_reg_4229_pp0_iter8_reg <= mul234_5_reg_4229_pp0_iter7_reg;
        mul234_5_reg_4229_pp0_iter9_reg <= mul234_5_reg_4229_pp0_iter8_reg;
        mul234_6_reg_4239 <= grp_fu_630_p2;
        mul234_6_reg_4239_pp0_iter4_reg <= mul234_6_reg_4239;
        mul234_6_reg_4239_pp0_iter5_reg <= mul234_6_reg_4239_pp0_iter4_reg;
        mul234_7_reg_4244 <= grp_fu_634_p2;
        mul234_7_reg_4244_pp0_iter4_reg <= mul234_7_reg_4244;
        mul234_7_reg_4244_pp0_iter5_reg <= mul234_7_reg_4244_pp0_iter4_reg;
        mul234_7_reg_4244_pp0_iter6_reg <= mul234_7_reg_4244_pp0_iter5_reg;
        mul234_7_reg_4244_pp0_iter7_reg <= mul234_7_reg_4244_pp0_iter6_reg;
        mul234_9_reg_4249 <= grp_fu_638_p2;
        mul234_s_reg_4219 <= grp_fu_610_p2;
        mul234_s_reg_4219_pp0_iter4_reg <= mul234_s_reg_4219;
        mul234_s_reg_4219_pp0_iter5_reg <= mul234_s_reg_4219_pp0_iter4_reg;
        mul_reg_4214 <= grp_fu_606_p2;
        or_ln504_1_reg_4527 <= or_ln504_1_fu_2940_p2;
        or_ln504_2_reg_4532 <= or_ln504_2_fu_2958_p2;
        or_ln504_3_reg_4538 <= or_ln504_3_fu_2969_p2;
        or_ln523_1_reg_3949_pp0_iter10_reg <= or_ln523_1_reg_3949_pp0_iter9_reg;
        or_ln523_1_reg_3949_pp0_iter11_reg <= or_ln523_1_reg_3949_pp0_iter10_reg;
        or_ln523_1_reg_3949_pp0_iter12_reg <= or_ln523_1_reg_3949_pp0_iter11_reg;
        or_ln523_1_reg_3949_pp0_iter2_reg <= or_ln523_1_reg_3949;
        or_ln523_1_reg_3949_pp0_iter3_reg <= or_ln523_1_reg_3949_pp0_iter2_reg;
        or_ln523_1_reg_3949_pp0_iter4_reg <= or_ln523_1_reg_3949_pp0_iter3_reg;
        or_ln523_1_reg_3949_pp0_iter5_reg <= or_ln523_1_reg_3949_pp0_iter4_reg;
        or_ln523_1_reg_3949_pp0_iter6_reg <= or_ln523_1_reg_3949_pp0_iter5_reg;
        or_ln523_1_reg_3949_pp0_iter7_reg <= or_ln523_1_reg_3949_pp0_iter6_reg;
        or_ln523_1_reg_3949_pp0_iter8_reg <= or_ln523_1_reg_3949_pp0_iter7_reg;
        or_ln523_1_reg_3949_pp0_iter9_reg <= or_ln523_1_reg_3949_pp0_iter8_reg;
        or_ln523_2_reg_3953_pp0_iter10_reg <= or_ln523_2_reg_3953_pp0_iter9_reg;
        or_ln523_2_reg_3953_pp0_iter11_reg <= or_ln523_2_reg_3953_pp0_iter10_reg;
        or_ln523_2_reg_3953_pp0_iter2_reg <= or_ln523_2_reg_3953;
        or_ln523_2_reg_3953_pp0_iter3_reg <= or_ln523_2_reg_3953_pp0_iter2_reg;
        or_ln523_2_reg_3953_pp0_iter4_reg <= or_ln523_2_reg_3953_pp0_iter3_reg;
        or_ln523_2_reg_3953_pp0_iter5_reg <= or_ln523_2_reg_3953_pp0_iter4_reg;
        or_ln523_2_reg_3953_pp0_iter6_reg <= or_ln523_2_reg_3953_pp0_iter5_reg;
        or_ln523_2_reg_3953_pp0_iter7_reg <= or_ln523_2_reg_3953_pp0_iter6_reg;
        or_ln523_2_reg_3953_pp0_iter8_reg <= or_ln523_2_reg_3953_pp0_iter7_reg;
        or_ln523_2_reg_3953_pp0_iter9_reg <= or_ln523_2_reg_3953_pp0_iter8_reg;
        or_ln523_reg_3945_pp0_iter10_reg <= or_ln523_reg_3945_pp0_iter9_reg;
        or_ln523_reg_3945_pp0_iter11_reg <= or_ln523_reg_3945_pp0_iter10_reg;
        or_ln523_reg_3945_pp0_iter12_reg <= or_ln523_reg_3945_pp0_iter11_reg;
        or_ln523_reg_3945_pp0_iter2_reg <= or_ln523_reg_3945;
        or_ln523_reg_3945_pp0_iter3_reg <= or_ln523_reg_3945_pp0_iter2_reg;
        or_ln523_reg_3945_pp0_iter4_reg <= or_ln523_reg_3945_pp0_iter3_reg;
        or_ln523_reg_3945_pp0_iter5_reg <= or_ln523_reg_3945_pp0_iter4_reg;
        or_ln523_reg_3945_pp0_iter6_reg <= or_ln523_reg_3945_pp0_iter5_reg;
        or_ln523_reg_3945_pp0_iter7_reg <= or_ln523_reg_3945_pp0_iter6_reg;
        or_ln523_reg_3945_pp0_iter8_reg <= or_ln523_reg_3945_pp0_iter7_reg;
        or_ln523_reg_3945_pp0_iter9_reg <= or_ln523_reg_3945_pp0_iter8_reg;
        or_ln537_1_reg_4198 <= or_ln537_1_fu_2167_p2;
        or_ln537_1_reg_4198_pp0_iter10_reg <= or_ln537_1_reg_4198_pp0_iter9_reg;
        or_ln537_1_reg_4198_pp0_iter11_reg <= or_ln537_1_reg_4198_pp0_iter10_reg;
        or_ln537_1_reg_4198_pp0_iter12_reg <= or_ln537_1_reg_4198_pp0_iter11_reg;
        or_ln537_1_reg_4198_pp0_iter3_reg <= or_ln537_1_reg_4198;
        or_ln537_1_reg_4198_pp0_iter4_reg <= or_ln537_1_reg_4198_pp0_iter3_reg;
        or_ln537_1_reg_4198_pp0_iter5_reg <= or_ln537_1_reg_4198_pp0_iter4_reg;
        or_ln537_1_reg_4198_pp0_iter6_reg <= or_ln537_1_reg_4198_pp0_iter5_reg;
        or_ln537_1_reg_4198_pp0_iter7_reg <= or_ln537_1_reg_4198_pp0_iter6_reg;
        or_ln537_1_reg_4198_pp0_iter8_reg <= or_ln537_1_reg_4198_pp0_iter7_reg;
        or_ln537_1_reg_4198_pp0_iter9_reg <= or_ln537_1_reg_4198_pp0_iter8_reg;
        or_ln537_2_reg_4202 <= or_ln537_2_fu_2185_p2;
        or_ln537_2_reg_4202_pp0_iter10_reg <= or_ln537_2_reg_4202_pp0_iter9_reg;
        or_ln537_2_reg_4202_pp0_iter11_reg <= or_ln537_2_reg_4202_pp0_iter10_reg;
        or_ln537_2_reg_4202_pp0_iter12_reg <= or_ln537_2_reg_4202_pp0_iter11_reg;
        or_ln537_2_reg_4202_pp0_iter3_reg <= or_ln537_2_reg_4202;
        or_ln537_2_reg_4202_pp0_iter4_reg <= or_ln537_2_reg_4202_pp0_iter3_reg;
        or_ln537_2_reg_4202_pp0_iter5_reg <= or_ln537_2_reg_4202_pp0_iter4_reg;
        or_ln537_2_reg_4202_pp0_iter6_reg <= or_ln537_2_reg_4202_pp0_iter5_reg;
        or_ln537_2_reg_4202_pp0_iter7_reg <= or_ln537_2_reg_4202_pp0_iter6_reg;
        or_ln537_2_reg_4202_pp0_iter8_reg <= or_ln537_2_reg_4202_pp0_iter7_reg;
        or_ln537_2_reg_4202_pp0_iter9_reg <= or_ln537_2_reg_4202_pp0_iter8_reg;
        or_ln537_3_reg_4210 <= or_ln537_3_fu_2211_p2;
        or_ln537_3_reg_4210_pp0_iter10_reg <= or_ln537_3_reg_4210_pp0_iter9_reg;
        or_ln537_3_reg_4210_pp0_iter11_reg <= or_ln537_3_reg_4210_pp0_iter10_reg;
        or_ln537_3_reg_4210_pp0_iter3_reg <= or_ln537_3_reg_4210;
        or_ln537_3_reg_4210_pp0_iter4_reg <= or_ln537_3_reg_4210_pp0_iter3_reg;
        or_ln537_3_reg_4210_pp0_iter5_reg <= or_ln537_3_reg_4210_pp0_iter4_reg;
        or_ln537_3_reg_4210_pp0_iter6_reg <= or_ln537_3_reg_4210_pp0_iter5_reg;
        or_ln537_3_reg_4210_pp0_iter7_reg <= or_ln537_3_reg_4210_pp0_iter6_reg;
        or_ln537_3_reg_4210_pp0_iter8_reg <= or_ln537_3_reg_4210_pp0_iter7_reg;
        or_ln537_3_reg_4210_pp0_iter9_reg <= or_ln537_3_reg_4210_pp0_iter8_reg;
        or_ln537_reg_4190 <= or_ln537_fu_2123_p2;
        or_ln537_reg_4190_pp0_iter10_reg <= or_ln537_reg_4190_pp0_iter9_reg;
        or_ln537_reg_4190_pp0_iter11_reg <= or_ln537_reg_4190_pp0_iter10_reg;
        or_ln537_reg_4190_pp0_iter12_reg <= or_ln537_reg_4190_pp0_iter11_reg;
        or_ln537_reg_4190_pp0_iter3_reg <= or_ln537_reg_4190;
        or_ln537_reg_4190_pp0_iter4_reg <= or_ln537_reg_4190_pp0_iter3_reg;
        or_ln537_reg_4190_pp0_iter5_reg <= or_ln537_reg_4190_pp0_iter4_reg;
        or_ln537_reg_4190_pp0_iter6_reg <= or_ln537_reg_4190_pp0_iter5_reg;
        or_ln537_reg_4190_pp0_iter7_reg <= or_ln537_reg_4190_pp0_iter6_reg;
        or_ln537_reg_4190_pp0_iter8_reg <= or_ln537_reg_4190_pp0_iter7_reg;
        or_ln537_reg_4190_pp0_iter9_reg <= or_ln537_reg_4190_pp0_iter8_reg;
        reg_686_pp0_iter4_reg <= reg_686;
        reg_686_pp0_iter5_reg <= reg_686_pp0_iter4_reg;
        reg_686_pp0_iter6_reg <= reg_686_pp0_iter5_reg;
        reg_686_pp0_iter7_reg <= reg_686_pp0_iter6_reg;
        reg_686_pp0_iter8_reg <= reg_686_pp0_iter7_reg;
        reg_686_pp0_iter9_reg <= reg_686_pp0_iter8_reg;
        reg_692_pp0_iter10_reg <= reg_692_pp0_iter9_reg;
        reg_692_pp0_iter11_reg <= reg_692_pp0_iter10_reg;
        reg_692_pp0_iter6_reg <= reg_692;
        reg_692_pp0_iter7_reg <= reg_692_pp0_iter6_reg;
        reg_692_pp0_iter8_reg <= reg_692_pp0_iter7_reg;
        reg_692_pp0_iter9_reg <= reg_692_pp0_iter8_reg;
        rev91_reg_4319 <= rev91_fu_2513_p2;
        rev91_reg_4319_pp0_iter10_reg <= rev91_reg_4319_pp0_iter9_reg;
        rev91_reg_4319_pp0_iter5_reg <= rev91_reg_4319;
        rev91_reg_4319_pp0_iter6_reg <= rev91_reg_4319_pp0_iter5_reg;
        rev91_reg_4319_pp0_iter7_reg <= rev91_reg_4319_pp0_iter6_reg;
        rev91_reg_4319_pp0_iter8_reg <= rev91_reg_4319_pp0_iter7_reg;
        rev91_reg_4319_pp0_iter9_reg <= rev91_reg_4319_pp0_iter8_reg;
        select_ln498_23_reg_4545 <= select_ln498_23_fu_2981_p3;
        select_ln498_28_reg_4550 <= select_ln498_28_fu_2988_p3;
        select_ln498_29_reg_4379 <= select_ln498_29_fu_2597_p3;
        select_ln498_29_reg_4379_pp0_iter10_reg <= select_ln498_29_reg_4379_pp0_iter9_reg;
        select_ln498_29_reg_4379_pp0_iter11_reg <= select_ln498_29_reg_4379_pp0_iter10_reg;
        select_ln498_29_reg_4379_pp0_iter6_reg <= select_ln498_29_reg_4379;
        select_ln498_29_reg_4379_pp0_iter7_reg <= select_ln498_29_reg_4379_pp0_iter6_reg;
        select_ln498_29_reg_4379_pp0_iter8_reg <= select_ln498_29_reg_4379_pp0_iter7_reg;
        select_ln498_29_reg_4379_pp0_iter9_reg <= select_ln498_29_reg_4379_pp0_iter8_reg;
        select_ln504_11_reg_4595 <= select_ln504_11_fu_3168_p3;
        select_ln504_5_reg_4585 <= select_ln504_5_fu_3102_p3;
        select_ln504_8_reg_4590 <= select_ln504_8_fu_3135_p3;
        ult90_reg_3876_pp0_iter2_reg <= ult90_reg_3876;
        ult90_reg_3876_pp0_iter3_reg <= ult90_reg_3876_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add235_10_reg_4389 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        cmp268_reg_3881 <= cmp268_fu_1020_p2;
        icmp6_reg_3892 <= icmp6_fu_1035_p2;
        icmp_ln385_reg_3857 <= icmp_ln385_fu_974_p2;
        icmp_ln391_reg_3868 <= icmp_ln391_fu_989_p2;
        icmp_ln398_reg_3872 <= icmp_ln398_fu_1009_p2;
        icmp_ln484_1_reg_3905 <= icmp_ln484_1_fu_1047_p2;
        icmp_ln484_2_reg_3910 <= icmp_ln484_2_fu_1053_p2;
        icmp_ln484_3_reg_3915 <= icmp_ln484_3_fu_1059_p2;
        icmp_ln484_4_reg_3925 <= icmp_ln484_4_fu_1084_p2;
        icmp_ln484_5_reg_3930 <= icmp_ln484_5_fu_1090_p2;
        icmp_ln484_6_reg_3935 <= icmp_ln484_6_fu_1096_p2;
        icmp_ln484_reg_3900 <= icmp_ln484_fu_1041_p2;
        icmp_ln512_reg_3920 <= icmp_ln512_fu_1071_p2;
        icmp_ln532_reg_3940 <= icmp_ln532_fu_1102_p2;
        or_ln523_1_reg_3949 <= or_ln523_1_fu_1180_p2;
        or_ln523_2_reg_3953 <= or_ln523_2_fu_1209_p2;
        or_ln523_reg_3945 <= or_ln523_fu_1141_p2;
        trunc_ln385_reg_3861 <= trunc_ln385_fu_985_p1;
        ult90_reg_3876 <= ult90_fu_1015_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_1048_reg_475 <= ap_phi_reg_pp0_iter0_empty_1048_reg_475;
        ap_phi_reg_pp0_iter1_empty_1049_reg_464 <= ap_phi_reg_pp0_iter0_empty_1049_reg_464;
        ap_phi_reg_pp0_iter1_p_0_0_077_2213_reg_446 <= ap_phi_reg_pp0_iter0_p_0_0_077_2213_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_1048_reg_475 <= ap_phi_reg_pp0_iter1_empty_1048_reg_475;
        ap_phi_reg_pp0_iter2_empty_1049_reg_464 <= ap_phi_reg_pp0_iter1_empty_1049_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_empty_1048_reg_475 <= ap_phi_reg_pp0_iter2_empty_1048_reg_475;
        ap_phi_reg_pp0_iter3_empty_1049_reg_464 <= ap_phi_reg_pp0_iter2_empty_1049_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_empty_1048_reg_475 <= ap_phi_reg_pp0_iter3_empty_1048_reg_475;
        ap_phi_reg_pp0_iter4_empty_1049_reg_464 <= ap_phi_reg_pp0_iter3_empty_1049_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_empty_1048_reg_475 <= ap_phi_reg_pp0_iter4_empty_1048_reg_475;
        ap_phi_reg_pp0_iter5_empty_1049_reg_464 <= ap_phi_reg_pp0_iter4_empty_1049_reg_464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_1022_fu_212 <= select_ln498_23_fu_2981_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd0) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)))))) begin
        empty_1037_fu_304 <= select_ln504_11_fu_3168_p3;
        empty_1038_fu_308 <= select_ln504_8_fu_3135_p3;
        empty_1039_fu_312 <= select_ln504_5_fu_3102_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((mode == 1'd1) & (icmp_ln385_reg_3857_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (icmp_ln385_reg_3857_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_686 <= grp_fu_622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((mode == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln385_reg_3857_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((mode == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_692 <= grp_fu_504_p2;
    end
end

always @ (*) begin
    if (((icmp_ln385_fu_974_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln385_reg_3857 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln398_reg_3872 == 1'd1) & (mode == 1'd1) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0)) | ((mode == 1'd0) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0)) | ((icmp_ln398_reg_3872 == 1'd0) & (mode == 1'd1) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0)))) begin
        ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8 = fifo_SA_A_0_0_dout;
    end else begin
        ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8 = ap_phi_reg_pp0_iter2_p_0_0_077_2213_reg_446;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln398_reg_3872 == 1'd1) & (mode == 1'd1) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((mode == 1'd0) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_sig_allocacmp_p_0_0_0_2217_load = fifo_SA_W_0_0_dout;
    end else begin
        ap_sig_allocacmp_p_0_0_0_2217_load = p_0_0_0_2217_fu_348;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd0) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load69 = grp_fu_602_p2;
    end else begin
        ap_sig_allocacmp_p_load69 = empty_1021_fu_208;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load70 = grp_fu_570_p2;
    end else begin
        ap_sig_allocacmp_p_load70 = empty_1020_fu_204;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load71 = grp_fu_538_p2;
    end else begin
        ap_sig_allocacmp_p_load71 = empty_1019_fu_200;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load72 = grp_fu_508_p2;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load72 = ap_phi_reg_pp0_iter6_empty_1049_reg_464;
    end else begin
        ap_sig_allocacmp_p_load72 = empty_1018_fu_196;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd0) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load73 = grp_fu_598_p2;
    end else begin
        ap_sig_allocacmp_p_load73 = empty_1017_fu_192;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load74 = grp_fu_566_p2;
    end else begin
        ap_sig_allocacmp_p_load74 = empty_1016_fu_188;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter7_reg) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (icmp_ln537_5_reg_4206_pp0_iter7_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter7_reg) & (or_ln537_3_reg_4210_pp0_iter7_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load75 = grp_fu_534_p2;
    end else begin
        ap_sig_allocacmp_p_load75 = empty_1015_fu_184;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load76 = grp_fu_504_p2;
    end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load76 = ap_phi_reg_pp0_iter6_empty_1048_reg_475;
    end else begin
        ap_sig_allocacmp_p_load76 = empty_1014_fu_180;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd0) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load77 = grp_fu_594_p2;
    end else begin
        ap_sig_allocacmp_p_load77 = empty_1013_fu_176;
    end
end

always @ (*) begin
    if ((((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (icmp_ln537_5_reg_4206_pp0_iter9_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter9_reg) & (or_ln537_3_reg_4210_pp0_iter9_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load78 = grp_fu_562_p2;
    end else begin
        ap_sig_allocacmp_p_load78 = empty_1012_fu_172;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load79 = grp_fu_522_p2;
    end else begin
        ap_sig_allocacmp_p_load79 = empty_1011_fu_168;
    end
end

always @ (*) begin
    if ((((mode == 1'd1) & (or_ln523_1_reg_3949_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load80 = select_ln498_29_fu_2597_p3;
    end else begin
        ap_sig_allocacmp_p_load80 = empty_1010_fu_164;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load82 = select_ln498_28_fu_2988_p3;
    end else begin
        ap_sig_allocacmp_p_load82 = empty_1008_fu_156;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load84 = select_ln498_27_fu_2807_p3;
    end else begin
        ap_sig_allocacmp_p_load84 = empty_1006_fu_148;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load86 = select_ln498_26_fu_2712_p3;
    end else begin
        ap_sig_allocacmp_p_load86 = empty_1004_fu_140;
    end
end

always @ (*) begin
    if ((((mode == 1'd1) & (or_ln523_2_reg_3953_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd1) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd0)) | ((mode == 1'd0) & (1'd0 == and_ln532_reg_4182_pp0_iter4_reg) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (icmp_ln537_5_reg_4206_pp0_iter4_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter4_reg) & (or_ln537_3_reg_4210_pp0_iter4_reg == 1'd0)))))) begin
        ap_sig_allocacmp_p_load88 = select_ln498_24_fu_2590_p3;
    end else begin
        ap_sig_allocacmp_p_load88 = empty_fu_132;
    end
end

always @ (*) begin
    if (((ap_predicate_op205_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_0_0_blk_n = fifo_SA_A_0_0_empty_n;
    end else begin
        fifo_SA_A_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op205_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_0_0_read = 1'b1;
    end else begin
        fifo_SA_A_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op711_write_state14 == 1'b1)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op702_write_state14 == 1'b1)))) begin
        fifo_SA_O_0_0_0_blk_n = fifo_SA_O_0_0_0_full_n;
    end else begin
        fifo_SA_O_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op711_write_state14 == 1'b1)) begin
            fifo_SA_O_0_0_0_din = bitcast_ln526_fu_3286_p1;
        end else if ((ap_predicate_op702_write_state14 == 1'b1)) begin
            fifo_SA_O_0_0_0_din = bitcast_ln539_fu_3274_p1;
        end else begin
            fifo_SA_O_0_0_0_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_0_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op711_write_state14 == 1'b1)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op702_write_state14 == 1'b1)))) begin
        fifo_SA_O_0_0_0_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op713_write_state14 == 1'b1)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op705_write_state14 == 1'b1)))) begin
        fifo_SA_O_0_0_1_blk_n = fifo_SA_O_0_0_1_full_n;
    end else begin
        fifo_SA_O_0_0_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op713_write_state14 == 1'b1)) begin
            fifo_SA_O_0_0_1_din = bitcast_ln526_1_fu_3290_p1;
        end else if ((ap_predicate_op705_write_state14 == 1'b1)) begin
            fifo_SA_O_0_0_1_din = bitcast_ln539_1_fu_3278_p1;
        end else begin
            fifo_SA_O_0_0_1_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op713_write_state14 == 1'b1)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op705_write_state14 == 1'b1)))) begin
        fifo_SA_O_0_0_1_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op715_write_state14 == 1'b1)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op708_write_state14 == 1'b1)))) begin
        fifo_SA_O_0_0_2_blk_n = fifo_SA_O_0_0_2_full_n;
    end else begin
        fifo_SA_O_0_0_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op715_write_state14 == 1'b1)) begin
            fifo_SA_O_0_0_2_din = bitcast_ln526_2_fu_3294_p1;
        end else if ((ap_predicate_op708_write_state14 == 1'b1)) begin
            fifo_SA_O_0_0_2_din = bitcast_ln539_2_fu_3282_p1;
        end else begin
            fifo_SA_O_0_0_2_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op715_write_state14 == 1'b1)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op708_write_state14 == 1'b1)))) begin
        fifo_SA_O_0_0_2_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op699_write_state13 == 1'b1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op690_write_state13 == 1'b1)))) begin
        fifo_SA_O_0_0_3_blk_n = fifo_SA_O_0_0_3_full_n;
    end else begin
        fifo_SA_O_0_0_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op699_write_state13 == 1'b1)) begin
            fifo_SA_O_0_0_3_din = bitcast_ln526_3_fu_3270_p1;
        end else if ((ap_predicate_op690_write_state13 == 1'b1)) begin
            fifo_SA_O_0_0_3_din = bitcast_ln539_3_fu_3236_p1;
        end else begin
            fifo_SA_O_0_0_3_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op699_write_state13 == 1'b1)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op690_write_state13 == 1'b1)))) begin
        fifo_SA_O_0_0_3_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op207_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op211_read_state3 == 1'b1)))) begin
        fifo_SA_W_0_0_blk_n = fifo_SA_W_0_0_empty_n;
    end else begin
        fifo_SA_W_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op207_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op211_read_state3 == 1'b1)))) begin
        fifo_SA_W_0_0_read = 1'b1;
    end else begin
        fifo_SA_W_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_486_ce = 1'b1;
    end else begin
        grp_fu_486_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_490_ce = 1'b1;
    end else begin
        grp_fu_490_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1537)) begin
        if ((mode == 1'd1)) begin
            grp_fu_490_p0 = mul234_2_reg_4271;
        end else if ((mode == 1'd0)) begin
            grp_fu_490_p0 = select_ln484_4_fu_2547_p3;
        end else begin
            grp_fu_490_p0 = 'bx;
        end
    end else begin
        grp_fu_490_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1537)) begin
        if ((mode == 1'd1)) begin
            grp_fu_490_p1 = 32'd0;
        end else if ((mode == 1'd0)) begin
            grp_fu_490_p1 = reg_686;
        end else begin
            grp_fu_490_p1 = 'bx;
        end
    end else begin
        grp_fu_490_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_494_ce = 1'b1;
    end else begin
        grp_fu_494_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_499_ce = 1'b1;
    end else begin
        grp_fu_499_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_504_ce = 1'b1;
    end else begin
        grp_fu_504_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((mode == 1'd1) & (icmp_ln385_reg_3857_pp0_iter3_reg == 1'd0))) begin
            grp_fu_504_p0 = mul234_3_reg_4295;
        end else if ((mode == 1'd0)) begin
            grp_fu_504_p0 = select_ln484_8_fu_2562_p3;
        end else begin
            grp_fu_504_p0 = 'bx;
        end
    end else begin
        grp_fu_504_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((mode == 1'd1) & (icmp_ln385_reg_3857_pp0_iter3_reg == 1'd0))) begin
            grp_fu_504_p1 = 32'd0;
        end else if ((mode == 1'd0)) begin
            grp_fu_504_p1 = mul234_2_reg_4271;
        end else begin
            grp_fu_504_p1 = 'bx;
        end
    end else begin
        grp_fu_504_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_508_ce = 1'b1;
    end else begin
        grp_fu_508_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_514_ce = 1'b1;
    end else begin
        grp_fu_514_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_518_ce = 1'b1;
    end else begin
        grp_fu_518_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_522_ce = 1'b1;
    end else begin
        grp_fu_522_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_526_ce = 1'b1;
    end else begin
        grp_fu_526_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_ce = 1'b1;
    end else begin
        grp_fu_530_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_ce = 1'b1;
    end else begin
        grp_fu_534_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_538_ce = 1'b1;
    end else begin
        grp_fu_538_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_ce = 1'b1;
    end else begin
        grp_fu_542_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_546_ce = 1'b1;
    end else begin
        grp_fu_546_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_550_ce = 1'b1;
    end else begin
        grp_fu_550_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_554_ce = 1'b1;
    end else begin
        grp_fu_554_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_558_ce = 1'b1;
    end else begin
        grp_fu_558_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_562_ce = 1'b1;
    end else begin
        grp_fu_562_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_566_ce = 1'b1;
    end else begin
        grp_fu_566_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_570_ce = 1'b1;
    end else begin
        grp_fu_570_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_574_ce = 1'b1;
    end else begin
        grp_fu_574_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_578_ce = 1'b1;
    end else begin
        grp_fu_578_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_582_ce = 1'b1;
    end else begin
        grp_fu_582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_586_ce = 1'b1;
    end else begin
        grp_fu_586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_590_ce = 1'b1;
    end else begin
        grp_fu_590_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_594_ce = 1'b1;
    end else begin
        grp_fu_594_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_598_ce = 1'b1;
    end else begin
        grp_fu_598_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_602_ce = 1'b1;
    end else begin
        grp_fu_602_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_606_ce = 1'b1;
    end else begin
        grp_fu_606_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_610_ce = 1'b1;
    end else begin
        grp_fu_610_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_614_ce = 1'b1;
    end else begin
        grp_fu_614_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_618_ce = 1'b1;
    end else begin
        grp_fu_618_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_622_ce = 1'b1;
    end else begin
        grp_fu_622_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1492)) begin
        if ((mode == 1'd1)) begin
            grp_fu_622_p0 = empty_1009_fu_160;
        end else if ((mode == 1'd0)) begin
            grp_fu_622_p0 = empty_1040_fu_316;
        end else begin
            grp_fu_622_p0 = 'bx;
        end
    end else begin
        grp_fu_622_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1492)) begin
        if ((mode == 1'd1)) begin
            grp_fu_622_p1 = data_W_reg_59_fu_1805_p3;
        end else if ((mode == 1'd0)) begin
            grp_fu_622_p1 = empty_1024_fu_252;
        end else begin
            grp_fu_622_p1 = 'bx;
        end
    end else begin
        grp_fu_622_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_626_ce = 1'b1;
    end else begin
        grp_fu_626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_630_ce = 1'b1;
    end else begin
        grp_fu_630_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_634_ce = 1'b1;
    end else begin
        grp_fu_634_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_638_ce = 1'b1;
    end else begin
        grp_fu_638_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_642_ce = 1'b1;
    end else begin
        grp_fu_642_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_646_ce = 1'b1;
    end else begin
        grp_fu_646_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_650_ce = 1'b1;
    end else begin
        grp_fu_650_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_654_ce = 1'b1;
    end else begin
        grp_fu_654_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_658_ce = 1'b1;
    end else begin
        grp_fu_658_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_662_ce = 1'b1;
    end else begin
        grp_fu_662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_666_ce = 1'b1;
    end else begin
        grp_fu_666_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_670_ce = 1'b1;
    end else begin
        grp_fu_670_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_674_ce = 1'b1;
    end else begin
        grp_fu_674_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_678_ce = 1'b1;
    end else begin
        grp_fu_678_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_682_ce = 1'b1;
    end else begin
        grp_fu_682_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add335_cast_fu_2083_p2 = ($signed(trunc_ln512_fu_1999_p1) + $signed(3'd5));

assign add_ln546_fu_2358_p2 = (out_1_fu_1992_p3 + 32'd1);

assign and_ln446_1_fu_1702_p2 = (icmp_ln446_1_fu_1697_p2 & icmp6_reg_3892);

assign and_ln446_2_fu_1744_p2 = (icmp_ln446_2_fu_1739_p2 & icmp6_reg_3892);

assign and_ln446_fu_1660_p2 = (icmp_ln446_fu_1655_p2 & icmp6_reg_3892);

assign and_ln484_1_fu_2532_p2 = (rev91_fu_2513_p2 & icmp_ln484_1_reg_3905_pp0_iter3_reg);

assign and_ln484_2_fu_2537_p2 = (rev91_fu_2513_p2 & icmp_ln484_2_reg_3910_pp0_iter3_reg);

assign and_ln484_3_fu_2542_p2 = (rev91_fu_2513_p2 & icmp_ln484_3_reg_3915_pp0_iter3_reg);

assign and_ln484_4_fu_2725_p2 = (rev91_reg_4319_pp0_iter6_reg & icmp_ln484_4_reg_3925_pp0_iter6_reg);

assign and_ln484_5_fu_2839_p2 = (rev91_reg_4319_pp0_iter8_reg & icmp_ln484_5_reg_3930_pp0_iter8_reg);

assign and_ln484_6_fu_3020_p2 = (rev91_reg_4319_pp0_iter10_reg & icmp_ln484_6_reg_3935_pp0_iter10_reg);

assign and_ln484_fu_2518_p2 = (rev91_fu_2513_p2 & icmp_ln484_reg_3900_pp0_iter3_reg);

assign and_ln498_1_fu_3061_p2 = (or_ln504_1_reg_4527 & cmp47);

assign and_ln498_2_fu_3072_p2 = (or_ln504_2_reg_4532 & cmp47);

assign and_ln498_3_fu_3076_p2 = (or_ln504_3_reg_4538 & cmp47);

assign and_ln498_fu_2935_p2 = (or_ln504_fu_2931_p2 & cmp47);

assign and_ln523_1_fu_1135_p2 = (rev93_fu_1112_p2 & icmp_ln523_fu_1118_p2);

assign and_ln523_2_fu_1168_p2 = (icmp_ln523_3_fu_1162_p2 & icmp_ln391_fu_989_p2);

assign and_ln523_3_fu_1174_p2 = (rev93_fu_1112_p2 & icmp_ln523_2_fu_1147_p2);

assign and_ln523_4_fu_1197_p2 = (icmp_ln523_5_fu_1191_p2 & icmp_ln391_fu_989_p2);

assign and_ln523_5_fu_1203_p2 = (rev93_fu_1112_p2 & icmp_ln523_4_fu_1186_p2);

assign and_ln523_fu_1129_p2 = (icmp_ln523_1_fu_1123_p2 & icmp_ln391_fu_989_p2);

assign and_ln532_fu_2032_p2 = (xor_ln532_fu_2021_p2 & icmp_ln532_1_fu_2026_p2);

assign and_ln537_1_fu_2145_p2 = (icmp_ln537_2_fu_2139_p2 & icmp16_fu_2099_p2);

assign and_ln537_fu_2111_p2 = (icmp_ln537_fu_2105_p2 & icmp16_fu_2099_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter13)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter13)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter13)) | ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage0_iter12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = (((ap_predicate_op699_write_state13 == 1'b1) & (fifo_SA_O_0_0_3_full_n == 1'b0)) | ((ap_predicate_op690_write_state13 == 1'b1) & (fifo_SA_O_0_0_3_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter13 = (((ap_predicate_op715_write_state14 == 1'b1) & (fifo_SA_O_0_0_2_full_n == 1'b0)) | ((ap_predicate_op713_write_state14 == 1'b1) & (fifo_SA_O_0_0_1_full_n == 1'b0)) | ((ap_predicate_op711_write_state14 == 1'b1) & (fifo_SA_O_0_0_0_full_n == 1'b0)) | ((ap_predicate_op708_write_state14 == 1'b1) & (fifo_SA_O_0_0_2_full_n == 1'b0)) | ((ap_predicate_op705_write_state14 == 1'b1) & (fifo_SA_O_0_0_1_full_n == 1'b0)) | ((ap_predicate_op702_write_state14 == 1'b1) & (fifo_SA_O_0_0_0_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op207_read_state3 == 1'b1) & (fifo_SA_W_0_0_empty_n == 1'b0)) | ((fifo_SA_W_0_0_empty_n == 1'b0) & (ap_predicate_op211_read_state3 == 1'b1)) | ((ap_predicate_op205_read_state3 == 1'b1) & (fifo_SA_A_0_0_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1433 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1455 = ((mode == 1'd1) & (icmp_ln391_reg_3868_pp0_iter4_reg == 1'd1) & (icmp_ln385_reg_3857_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1461 = ((mode == 1'd1) & (icmp_ln391_reg_3868_pp0_iter4_reg == 1'd0) & (icmp_ln385_reg_3857_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1472 = ((mode == 1'd1) & (or_ln523_reg_3945_pp0_iter4_reg == 1'd1) & (icmp_ln385_reg_3857_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1475 = ((mode == 1'd1) & (or_ln523_reg_3945_pp0_iter4_reg == 1'd0) & (icmp_ln385_reg_3857_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1492 = ((icmp_ln385_reg_3857 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1537 = ((icmp_ln385_reg_3857_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_empty_1048_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_1049_reg_464 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_077_2213_reg_446 = 'bx;

always @ (*) begin
    ap_predicate_op205_read_state3 = ((icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0));
end

always @ (*) begin
    ap_predicate_op207_read_state3 = ((mode == 1'd0) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_read_state3 = ((icmp_ln398_reg_3872 == 1'd1) & (mode == 1'd1) & (icmp_ln391_reg_3868 == 1'd1) & (icmp_ln385_reg_3857 == 1'd0));
end

always @ (*) begin
    ap_predicate_op690_write_state13 = (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (icmp_ln537_5_reg_4206_pp0_iter11_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter11_reg) & (or_ln537_3_reg_4210_pp0_iter11_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op699_write_state13 = ((mode == 1'd1) & (or_ln523_2_reg_3953_pp0_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op702_write_state14 = ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter12_reg) & (1'd0 == and_ln537_reg_4186_pp0_iter12_reg));
end

always @ (*) begin
    ap_predicate_op705_write_state14 = (((mode == 1'd0) & (1'd1 == and_ln537_1_reg_4194_pp0_iter12_reg) & (1'd1 == and_ln532_reg_4182_pp0_iter12_reg)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter12_reg) & (or_ln537_reg_4190_pp0_iter12_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op708_write_state14 = (((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter12_reg) & (or_ln537_1_reg_4198_pp0_iter12_reg == 1'd0)) | ((mode == 1'd0) & (1'd1 == and_ln532_reg_4182_pp0_iter12_reg) & (or_ln537_2_reg_4202_pp0_iter12_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op711_write_state14 = ((mode == 1'd1) & (icmp_ln391_reg_3868_pp0_iter12_reg == 1'd1) & (icmp_ln385_reg_3857_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op713_write_state14 = ((mode == 1'd1) & (or_ln523_reg_3945_pp0_iter12_reg == 1'd1) & (icmp_ln385_reg_3857_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op715_write_state14 = ((mode == 1'd1) & (or_ln523_1_reg_3949_pp0_iter12_reg == 1'd1));
end

assign bitcast_ln422_1_fu_1478_p1 = temp_a_9_fu_1471_p3;

assign bitcast_ln422_2_fu_1483_p1 = temp_a_8_fu_1464_p3;

assign bitcast_ln422_3_fu_1488_p1 = temp_a_7_fu_1457_p3;

assign bitcast_ln422_fu_1368_p1 = temp_a_3_fu_1364_p1;

assign bitcast_ln526_1_fu_3290_p1 = add235_2_3_reg_4575_pp0_iter12_reg;

assign bitcast_ln526_2_fu_3294_p1 = add235_1_3_reg_4570_pp0_iter12_reg;

assign bitcast_ln526_3_fu_3270_p1 = select_ln498_28_reg_4550;

assign bitcast_ln526_fu_3286_p1 = add235_3_3_reg_4580_pp0_iter12_reg;

assign bitcast_ln539_1_fu_3278_p1 = select_ln504_8_reg_4590;

assign bitcast_ln539_2_fu_3282_p1 = select_ln504_5_reg_4585;

assign bitcast_ln539_3_fu_3236_p1 = select_ln498_23_reg_4545;

assign bitcast_ln539_fu_3274_p1 = select_ln504_11_reg_4595;

assign cmp268_fu_1020_p2 = ((flag_fu_128 == sub267) ? 1'b1 : 1'b0);

assign data_W_reg_42_fu_1574_p1 = temp_w_2_fu_1570_p1;

assign data_W_reg_43_fu_1596_p1 = temp_w_3_fu_1592_p1;

assign data_W_reg_44_fu_1623_p1 = temp_w_4_fu_1613_p4;

assign data_W_reg_45_fu_1637_p1 = temp_w_5_fu_1627_p4;

assign data_W_reg_46_fu_1651_p1 = temp_w_6_fu_1641_p4;

assign data_W_reg_47_fu_1665_p3 = ((and_ln446_fu_1660_p2[0:0] == 1'b1) ? data_W_reg_fu_1530_p1 : empty_1036_fu_300);

assign data_W_reg_48_fu_1673_p3 = ((and_ln446_fu_1660_p2[0:0] == 1'b1) ? data_W_reg_44_fu_1623_p1 : empty_1035_fu_296);

assign data_W_reg_49_fu_1681_p3 = ((and_ln446_fu_1660_p2[0:0] == 1'b1) ? data_W_reg_45_fu_1637_p1 : empty_1034_fu_292);

assign data_W_reg_50_fu_1689_p3 = ((and_ln446_fu_1660_p2[0:0] == 1'b1) ? data_W_reg_46_fu_1651_p1 : empty_1033_fu_288);

assign data_W_reg_51_fu_1707_p3 = ((and_ln446_1_fu_1702_p2[0:0] == 1'b1) ? data_W_reg_fu_1530_p1 : empty_1032_fu_284);

assign data_W_reg_52_fu_1715_p3 = ((and_ln446_1_fu_1702_p2[0:0] == 1'b1) ? data_W_reg_44_fu_1623_p1 : empty_1031_fu_280);

assign data_W_reg_53_fu_1723_p3 = ((and_ln446_1_fu_1702_p2[0:0] == 1'b1) ? data_W_reg_45_fu_1637_p1 : empty_1030_fu_276);

assign data_W_reg_54_fu_1731_p3 = ((and_ln446_1_fu_1702_p2[0:0] == 1'b1) ? data_W_reg_46_fu_1651_p1 : empty_1029_fu_272);

assign data_W_reg_55_fu_1749_p3 = ((and_ln446_2_fu_1744_p2[0:0] == 1'b1) ? data_W_reg_fu_1530_p1 : empty_1028_fu_268);

assign data_W_reg_56_fu_1757_p3 = ((and_ln446_2_fu_1744_p2[0:0] == 1'b1) ? data_W_reg_44_fu_1623_p1 : empty_1027_fu_264);

assign data_W_reg_57_fu_1765_p3 = ((and_ln446_2_fu_1744_p2[0:0] == 1'b1) ? data_W_reg_45_fu_1637_p1 : empty_1026_fu_260);

assign data_W_reg_58_fu_1773_p3 = ((and_ln446_2_fu_1744_p2[0:0] == 1'b1) ? data_W_reg_46_fu_1651_p1 : empty_1024_fu_252);

assign data_W_reg_59_fu_1805_p3 = ((or_ln446_2_fu_1799_p2[0:0] == 1'b1) ? empty_1025_fu_256 : data_W_reg_fu_1530_p1);

assign data_W_reg_60_fu_1814_p3 = ((or_ln446_2_fu_1799_p2[0:0] == 1'b1) ? data_W_reg_5_fu_248 : data_W_reg_44_fu_1623_p1);

assign data_W_reg_61_fu_1823_p3 = ((or_ln446_2_fu_1799_p2[0:0] == 1'b1) ? data_W_reg_4_fu_244 : data_W_reg_45_fu_1637_p1);

assign data_W_reg_62_fu_1832_p3 = ((or_ln446_2_fu_1799_p2[0:0] == 1'b1) ? empty_1023_fu_240 : data_W_reg_46_fu_1651_p1);

assign data_W_reg_63_fu_1841_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_47_fu_1665_p3 : data_W_reg_fu_1530_p1);

assign data_W_reg_64_fu_1849_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_48_fu_1673_p3 : empty_1035_fu_296);

assign data_W_reg_65_fu_1857_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_49_fu_1681_p3 : empty_1034_fu_292);

assign data_W_reg_66_fu_1865_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_50_fu_1689_p3 : empty_1033_fu_288);

assign data_W_reg_67_fu_1873_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_51_fu_1707_p3 : data_W_reg_6_fu_1552_p1);

assign data_W_reg_68_fu_1881_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_52_fu_1715_p3 : empty_1031_fu_280);

assign data_W_reg_69_fu_1889_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_53_fu_1723_p3 : empty_1030_fu_276);

assign data_W_reg_6_fu_1552_p1 = temp_w_1_fu_1548_p1;

assign data_W_reg_70_fu_1897_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_54_fu_1731_p3 : empty_1029_fu_272);

assign data_W_reg_71_fu_1905_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_55_fu_1749_p3 : data_W_reg_42_fu_1574_p1);

assign data_W_reg_72_fu_1913_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_56_fu_1757_p3 : empty_1027_fu_264);

assign data_W_reg_73_fu_1921_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_57_fu_1765_p3 : empty_1026_fu_260);

assign data_W_reg_74_fu_1929_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_59_fu_1805_p3 : data_W_reg_43_fu_1596_p1);

assign data_W_reg_75_fu_1936_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_58_fu_1773_p3 : empty_1024_fu_252);

assign data_W_reg_76_fu_1943_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_60_fu_1814_p3 : data_W_reg_43_fu_1596_p1);

assign data_W_reg_77_fu_1950_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_61_fu_1823_p3 : data_W_reg_5_fu_248);

assign data_W_reg_78_fu_1957_p3 = ((mode[0:0] == 1'b1) ? data_W_reg_62_fu_1832_p3 : data_W_reg_4_fu_244);

assign data_W_reg_fu_1530_p1 = temp_w_fu_1526_p1;

assign flag_4_fu_1065_p2 = (flag_fu_128 + 32'd1);

assign flag_5_fu_1076_p3 = ((icmp_ln512_fu_1071_p2[0:0] == 1'b1) ? 32'd0 : flag_4_fu_1065_p2);

assign grp_fu_486_p0 = ((and_ln484_fu_2518_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load88);

assign grp_fu_508_p0 = ((and_ln484_3_fu_2542_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load72);

assign grp_fu_514_p0 = ((and_ln484_1_reg_4331_pp0_iter5_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load86);

assign grp_fu_522_p0 = ((mode[0:0] == 1'b1) ? add235_9_reg_4374 : select_ln484_5_fu_2688_p3);

assign grp_fu_534_p0 = ((and_ln484_3_reg_4342_pp0_iter6_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load75);

assign grp_fu_538_p0 = ((and_ln484_4_fu_2725_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load71);

assign grp_fu_542_p0 = ((and_ln484_2_reg_4336_pp0_iter7_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load84);

assign grp_fu_562_p0 = ((and_ln484_3_reg_4342_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load78);

assign grp_fu_566_p0 = ((and_ln484_4_reg_4421_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load74);

assign grp_fu_570_p0 = ((and_ln484_5_fu_2839_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load70);

assign grp_fu_574_p0 = ((and_ln484_3_reg_4342_pp0_iter9_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load82);

assign grp_fu_594_p0 = ((and_ln484_4_reg_4421_pp0_iter10_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load77);

assign grp_fu_598_p0 = ((and_ln484_5_reg_4482_pp0_iter10_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load73);

assign grp_fu_602_p0 = ((and_ln484_6_fu_3020_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load69);

assign grp_fu_642_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_57_fu_1765_p3 : empty_1026_fu_260);

assign grp_fu_646_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_56_fu_1757_p3 : empty_1027_fu_264);

assign grp_fu_650_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_55_fu_1749_p3 : data_W_reg_42_fu_1574_p1);

assign grp_fu_654_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_54_fu_1731_p3 : empty_1029_fu_272);

assign grp_fu_658_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_53_fu_1723_p3 : empty_1030_fu_276);

assign grp_fu_662_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_52_fu_1715_p3 : empty_1031_fu_280);

assign grp_fu_666_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_51_fu_1707_p3 : data_W_reg_6_fu_1552_p1);

assign grp_fu_670_p0 = temp_a_9_fu_1471_p3;

assign grp_fu_670_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_50_fu_1689_p3 : empty_1033_fu_288);

assign grp_fu_674_p0 = temp_a_7_fu_1457_p3;

assign grp_fu_674_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_49_fu_1681_p3 : empty_1034_fu_292);

assign grp_fu_678_p0 = temp_a_8_fu_1464_p3;

assign grp_fu_678_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_48_fu_1673_p3 : empty_1035_fu_296);

assign grp_fu_682_p0 = temp_a_3_fu_1364_p1;

assign grp_fu_682_p1 = ((mode[0:0] == 1'b1) ? data_W_reg_47_fu_1665_p3 : data_W_reg_fu_1530_p1);

assign icmp16_fu_2099_p2 = ((tmp_7_fu_2089_p4 != 30'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_1035_p2 = ((tmp_6_fu_1025_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln385_fu_974_p2 = ((rep_fu_120 == sub) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_989_p2 = ((rep_fu_120 < num_a_sa) ? 1'b1 : 1'b0);

assign icmp_ln398_fu_1009_p2 = ((tmp_fu_999_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln446_1_fu_1697_p2 = ((trunc_ln385_reg_3861 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln446_2_fu_1739_p2 = ((trunc_ln385_reg_3861 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln446_fu_1655_p2 = ((trunc_ln385_reg_3861 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln484_1_fu_1047_p2 = ((flag_fu_128 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln484_2_fu_1053_p2 = ((flag_fu_128 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln484_3_fu_1059_p2 = ((flag_fu_128 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln484_4_fu_1084_p2 = ((flag_fu_128 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln484_5_fu_1090_p2 = ((flag_fu_128 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln484_6_fu_1096_p2 = ((flag_fu_128 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln484_fu_1041_p2 = ((flag_fu_128 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln504_1_fu_1520_p2 = ((out_fu_124 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln504_2_fu_1601_p2 = ((out_fu_124 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln504_3_fu_1607_p2 = ((out_fu_124 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln504_4_fu_2003_p2 = ((out_fu_124 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln504_5_fu_2009_p2 = ((out_fu_124 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln504_6_fu_2015_p2 = ((out_fu_124 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln504_fu_1514_p2 = ((out_fu_124 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln512_fu_1071_p2 = ((flag_4_fu_1065_p2 == num) ? 1'b1 : 1'b0);

assign icmp_ln523_1_fu_1123_p2 = ((rep_fu_120 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln523_2_fu_1147_p2 = ((rep_fu_120 < add304_2) ? 1'b1 : 1'b0);

assign icmp_ln523_3_fu_1162_p2 = ((tmp_8_fu_1152_p4 != 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln523_4_fu_1186_p2 = ((rep_fu_120 < add304_3) ? 1'b1 : 1'b0);

assign icmp_ln523_5_fu_1191_p2 = ((rep_fu_120 > 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln523_fu_1118_p2 = ((rep_fu_120 < add304_1) ? 1'b1 : 1'b0);

assign icmp_ln532_1_fu_2026_p2 = ((out_1_fu_1992_p3 < 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln532_fu_1102_p2 = ((rep_fu_120 < sub267) ? 1'b1 : 1'b0);

assign icmp_ln537_1_fu_2117_p2 = ((out_1_fu_1992_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln537_2_fu_2139_p2 = ((tmp_9_fu_2129_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln537_3_fu_2161_p2 = ((tmp_10_fu_2151_p4 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln537_4_fu_2173_p2 = ((add335_cast_fu_2083_p2 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln537_5_fu_2191_p2 = ((out_1_fu_1992_p3 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln537_fu_2105_p2 = ((add335_cast_fu_2083_p2 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln544_fu_2352_p2 = ((out_1_fu_1992_p3 != 32'd7) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_1534_p4 = {{ap_sig_allocacmp_p_0_0_0_2217_load[127:32]}};

assign lshr_ln423_1_fu_1421_p4 = {{p_0_0_077_2212219_fu_216[127:32]}};

assign lshr_ln423_2_fu_1439_p4 = {{p_0_0_077_2212221223_fu_220[127:32]}};

assign lshr_ln435_1_fu_1556_p4 = {{p_0_0_0_2218231_fu_228[127:32]}};

assign lshr_ln435_2_fu_1578_p4 = {{p_0_0_0_2218233234_fu_232[127:32]}};

assign lshr_ln_fu_1403_p4 = {{ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8[127:32]}};

assign or_ln446_1_fu_1787_p2 = (icmp_ln446_fu_1655_p2 | icmp_ln446_2_fu_1739_p2);

assign or_ln446_2_fu_1799_p2 = (or_ln446_fu_1793_p2 | or_ln446_1_fu_1787_p2);

assign or_ln446_fu_1793_p2 = (sel_tmp39_fu_1782_p2 | icmp_ln446_1_fu_1697_p2);

assign or_ln504_1_fu_2940_p2 = (icmp_ln504_1_reg_4067_pp0_iter10_reg | cmp268_reg_3881_pp0_iter10_reg);

assign or_ln504_2_fu_2958_p2 = (icmp_ln504_2_reg_4077_pp0_iter10_reg | cmp268_reg_3881_pp0_iter10_reg);

assign or_ln504_3_fu_2969_p2 = (icmp_ln504_3_reg_4082_pp0_iter10_reg | cmp268_reg_3881_pp0_iter10_reg);

assign or_ln504_4_fu_3098_p2 = (icmp_ln504_4_reg_4167_pp0_iter11_reg | cmp268_reg_3881_pp0_iter11_reg);

assign or_ln504_5_fu_3131_p2 = (icmp_ln504_5_reg_4172_pp0_iter11_reg | cmp268_reg_3881_pp0_iter11_reg);

assign or_ln504_6_fu_3164_p2 = (icmp_ln504_6_reg_4177_pp0_iter11_reg | cmp268_reg_3881_pp0_iter11_reg);

assign or_ln504_fu_2931_p2 = (icmp_ln504_reg_4062_pp0_iter10_reg | cmp268_reg_3881_pp0_iter10_reg);

assign or_ln523_1_fu_1180_p2 = (and_ln523_3_fu_1174_p2 | and_ln523_2_fu_1168_p2);

assign or_ln523_2_fu_1209_p2 = (and_ln523_5_fu_1203_p2 | and_ln523_4_fu_1197_p2);

assign or_ln523_fu_1141_p2 = (and_ln523_fu_1129_p2 | and_ln523_1_fu_1135_p2);

assign or_ln537_1_fu_2167_p2 = (icmp_ln537_3_fu_2161_p2 | icmp16_fu_2099_p2);

assign or_ln537_2_fu_2185_p2 = (xor_ln537_fu_2179_p2 | icmp_ln537_4_fu_2173_p2);

assign or_ln537_3_fu_2211_p2 = (xor_ln537_1_fu_2205_p2 | tmp_11_fu_2197_p3);

assign or_ln537_fu_2123_p2 = (icmp_ln537_1_fu_2117_p2 | icmp16_fu_2099_p2);

assign out_1_fu_1992_p3 = ((icmp_ln512_reg_3920[0:0] == 1'b1) ? 32'd0 : out_fu_124);

assign out_2_fu_2364_p3 = ((icmp_ln544_fu_2352_p2[0:0] == 1'b1) ? add_ln546_fu_2358_p2 : 32'd7);

assign rep_3_fu_979_p2 = (rep_fu_120 + 32'd1);

assign rev91_fu_2513_p2 = (ult90_reg_3876_pp0_iter3_reg ^ 1'd1);

assign rev93_fu_1112_p2 = (ult92_fu_1107_p2 ^ 1'd1);

assign sel_tmp39_fu_1782_p2 = (icmp6_reg_3892 ^ 1'd1);

assign select_ln451_1_fu_1500_p3 = ((mode[0:0] == 1'b1) ? p_0_0_077_2212221223_fu_220 : zext_ln423_1_fu_1431_p1);

assign select_ln451_2_fu_1507_p3 = ((mode[0:0] == 1'b1) ? p_0_0_077_2212219_fu_216 : zext_ln423_fu_1413_p1);

assign select_ln451_3_fu_1971_p3 = ((mode[0:0] == 1'b1) ? p_0_0_0_2218233236239_fu_236 : zext_ln435_2_fu_1588_p1);

assign select_ln451_4_fu_1978_p3 = ((mode[0:0] == 1'b1) ? p_0_0_0_2218233234_fu_232 : zext_ln435_1_fu_1566_p1);

assign select_ln451_5_fu_1985_p3 = ((mode[0:0] == 1'b1) ? p_0_0_0_2218231_fu_228 : zext_ln435_fu_1544_p1);

assign select_ln451_fu_1493_p3 = ((mode[0:0] == 1'b1) ? p_0_0_077_2212221225229_fu_224 : zext_ln423_2_fu_1449_p1);

assign select_ln484_4_fu_2547_p3 = ((and_ln484_1_fu_2532_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load80);

assign select_ln484_5_fu_2688_p3 = ((and_ln484_2_reg_4336_pp0_iter5_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load79);

assign select_ln484_8_fu_2562_p3 = ((and_ln484_2_fu_2537_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load76);

assign select_ln498_1_fu_3065_p3 = ((and_ln498_1_fu_3061_p2[0:0] == 1'b1) ? select_ln498_29_reg_4379_pp0_iter11_reg : empty_1039_fu_312);

assign select_ln498_23_fu_2981_p3 = ((mode[0:0] == 1'b1) ? empty_1022_fu_212 : select_ln504_2_fu_2973_p3);

assign select_ln498_24_fu_2590_p3 = ((mode[0:0] == 1'b1) ? grp_fu_494_p2 : grp_fu_486_p2);

assign select_ln498_25_fu_1964_p3 = ((mode[0:0] == 1'b1) ? ap_sig_allocacmp_p_0_0_0_2217_load : zext_ln435_fu_1544_p1);

assign select_ln498_26_fu_2712_p3 = ((mode[0:0] == 1'b1) ? grp_fu_518_p2 : grp_fu_514_p2);

assign select_ln498_27_fu_2807_p3 = ((mode[0:0] == 1'b1) ? grp_fu_546_p2 : grp_fu_542_p2);

assign select_ln498_28_fu_2988_p3 = ((mode[0:0] == 1'b1) ? grp_fu_578_p2 : grp_fu_574_p2);

assign select_ln498_29_fu_2597_p3 = ((mode[0:0] == 1'b1) ? grp_fu_499_p2 : grp_fu_490_p2);

assign select_ln498_2_fu_3110_p3 = ((and_ln498_2_fu_3072_p2[0:0] == 1'b1) ? reg_692_pp0_iter11_reg : empty_1038_fu_308);

assign select_ln498_3_fu_3143_p3 = ((and_ln498_3_fu_3076_p2[0:0] == 1'b1) ? add235_3_reg_4384_pp0_iter11_reg : empty_1037_fu_304);

assign select_ln498_fu_2944_p3 = ((and_ln498_fu_2935_p2[0:0] == 1'b1) ? add_reg_4364_pp0_iter10_reg : empty_1022_fu_212);

assign select_ln504_10_fu_3157_p3 = ((or_ln504_5_fu_3131_p2[0:0] == 1'b1) ? add235_3_4_reg_4522_pp0_iter11_reg : select_ln504_9_fu_3150_p3);

assign select_ln504_11_fu_3168_p3 = ((or_ln504_6_fu_3164_p2[0:0] == 1'b1) ? grp_fu_602_p2 : select_ln504_10_fu_3157_p3);

assign select_ln504_1_fu_2962_p3 = ((or_ln504_2_fu_2958_p2[0:0] == 1'b1) ? add235_4_reg_4462_pp0_iter10_reg : select_ln504_fu_2951_p3);

assign select_ln504_2_fu_2973_p3 = ((or_ln504_3_fu_2969_p2[0:0] == 1'b1) ? grp_fu_574_p2 : select_ln504_1_fu_2962_p3);

assign select_ln504_3_fu_3086_p3 = ((or_ln504_2_reg_4532[0:0] == 1'b1) ? add235_1_1_reg_4415_pp0_iter11_reg : select_ln498_1_fu_3065_p3);

assign select_ln504_4_fu_3092_p3 = ((or_ln504_3_reg_4538[0:0] == 1'b1) ? add235_1_s_reg_4512_pp0_iter11_reg : select_ln504_3_fu_3086_p3);

assign select_ln504_5_fu_3102_p3 = ((or_ln504_4_fu_3098_p2[0:0] == 1'b1) ? grp_fu_594_p2 : select_ln504_4_fu_3092_p3);

assign select_ln504_6_fu_3118_p3 = ((or_ln504_3_reg_4538[0:0] == 1'b1) ? add235_2_s_reg_4452_pp0_iter11_reg : select_ln498_2_fu_3110_p3);

assign select_ln504_7_fu_3124_p3 = ((or_ln504_4_fu_3098_p2[0:0] == 1'b1) ? add235_2_4_reg_4517_pp0_iter11_reg : select_ln504_6_fu_3118_p3);

assign select_ln504_8_fu_3135_p3 = ((or_ln504_5_fu_3131_p2[0:0] == 1'b1) ? grp_fu_598_p2 : select_ln504_7_fu_3124_p3);

assign select_ln504_9_fu_3150_p3 = ((or_ln504_4_fu_3098_p2[0:0] == 1'b1) ? add235_3_s_reg_4457_pp0_iter11_reg : select_ln498_3_fu_3143_p3);

assign select_ln504_fu_2951_p3 = ((or_ln504_1_fu_2940_p2[0:0] == 1'b1) ? add235_s_reg_4405_pp0_iter10_reg : select_ln498_fu_2944_p3);

assign temp_a_1_fu_1383_p4 = {{ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8[95:64]}};

assign temp_a_2_fu_1393_p4 = {{ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8[127:96]}};

assign temp_a_3_fu_1364_p1 = ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8[31:0];

assign temp_a_4_fu_1417_p1 = p_0_0_077_2212219_fu_216[31:0];

assign temp_a_5_fu_1435_p1 = p_0_0_077_2212221223_fu_220[31:0];

assign temp_a_6_fu_1453_p1 = p_0_0_077_2212221225229_fu_224[31:0];

assign temp_a_7_fu_1457_p3 = ((mode[0:0] == 1'b1) ? temp_a_1_fu_1383_p4 : temp_a_5_fu_1435_p1);

assign temp_a_8_fu_1464_p3 = ((mode[0:0] == 1'b1) ? temp_a_fu_1373_p4 : temp_a_4_fu_1417_p1);

assign temp_a_9_fu_1471_p3 = ((mode[0:0] == 1'b1) ? temp_a_2_fu_1393_p4 : temp_a_6_fu_1453_p1);

assign temp_a_fu_1373_p4 = {{ap_phi_mux_p_0_0_077_2213_phi_fu_450_p8[63:32]}};

assign temp_w_1_fu_1548_p1 = p_0_0_0_2218231_fu_228[31:0];

assign temp_w_2_fu_1570_p1 = p_0_0_0_2218233234_fu_232[31:0];

assign temp_w_3_fu_1592_p1 = p_0_0_0_2218233236239_fu_236[31:0];

assign temp_w_4_fu_1613_p4 = {{ap_sig_allocacmp_p_0_0_0_2217_load[63:32]}};

assign temp_w_5_fu_1627_p4 = {{ap_sig_allocacmp_p_0_0_0_2217_load[95:64]}};

assign temp_w_6_fu_1641_p4 = {{ap_sig_allocacmp_p_0_0_0_2217_load[127:96]}};

assign temp_w_fu_1526_p1 = ap_sig_allocacmp_p_0_0_0_2217_load[31:0];

assign tmp_10_fu_2151_p4 = {{out_1_fu_1992_p3[31:1]}};

assign tmp_11_fu_2197_p3 = add335_cast_fu_2083_p2[32'd2];

assign tmp_6_fu_1025_p4 = {{flag_fu_128[31:2]}};

assign tmp_7_fu_2089_p4 = {{out_1_fu_1992_p3[31:2]}};

assign tmp_8_fu_1152_p4 = {{rep_fu_120[31:1]}};

assign tmp_9_fu_2129_p4 = {{add335_cast_fu_2083_p2[2:1]}};

assign tmp_fu_999_p4 = {{flag_fu_128[31:2]}};

assign trunc_ln385_fu_985_p1 = flag_fu_128[1:0];

assign trunc_ln512_fu_1999_p1 = out_1_fu_1992_p3[2:0];

assign ult90_fu_1015_p2 = ((rep_fu_120 < num) ? 1'b1 : 1'b0);

assign ult92_fu_1107_p2 = ((rep_fu_120 < num_a_sa) ? 1'b1 : 1'b0);

assign xor_ln532_fu_2021_p2 = (icmp_ln532_reg_3940 ^ 1'd1);

assign xor_ln537_1_fu_2205_p2 = (icmp16_fu_2099_p2 ^ 1'd1);

assign xor_ln537_fu_2179_p2 = (icmp16_fu_2099_p2 ^ 1'd1);

assign zext_ln423_1_fu_1431_p1 = lshr_ln423_1_fu_1421_p4;

assign zext_ln423_2_fu_1449_p1 = lshr_ln423_2_fu_1439_p4;

assign zext_ln423_fu_1413_p1 = lshr_ln_fu_1403_p4;

assign zext_ln435_1_fu_1566_p1 = lshr_ln435_1_fu_1556_p4;

assign zext_ln435_2_fu_1588_p1 = lshr_ln435_2_fu_1578_p4;

assign zext_ln435_fu_1544_p1 = lshr_ln3_fu_1534_p4;

endmodule //top_PE_Pipeline_VITIS_LOOP_385_5
