,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/ibex_wrapper,ibex_wrapper,ibex_wrapper,Flow_completed,0h22m23s,0h15m27s,62783.33333333334,0.48,31391.66666666667,43,1283.57,15068,0,0,0,0,0,0,0,2,0,-1,-1,652969,148138,-23.07,-23.07,-13.14,-15.48,-13.57,-34590.53,-34590.53,-15259.9,-15259.9,-16620.27,456887776,0.0,34.02,36.19,12.44,22.6,-1,15011,15144,2498,2631,0,0,0,15068,677,0,386,751,2456,787,375,1995,3347,4546,84,572,6336,0,6908,31.675641431738992,31.57,18,AREA 0,5,50,1,153.6,153.18,0.7,0.25,sky130_fd_sc_hd,0,4
