# ğŸ–¥ï¸ RISC-V SoC Tapeout Journey â€“ VSD Program

Welcome to my documentation of the **RISC-V SoC Tapeout Program** under the VLSI System Design (VSD) initiative!  

This repository tracks my weekly progress as I go from **RTL design** to a fully **tapeout-ready SoC**, using open-source EDA tools and collaborative workflows.

---

## ğŸš€ About the Program

The **RISC-V SoC Tapeout Program** is a hands-on initiative that empowers participants to design, synthesize, and implement a complete system-on-chip (SoC). This program is part of a national effort to boost Indiaâ€™s semiconductor capabilities, bringing together thousands of students and professionals to learn and contribute.

### ğŸ¯ Key Highlights

| Aspect | Details |
|--------|---------|
| **Learning Path** | End-to-end SoC design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| **Tools** | Open-source EDA ecosystem: Yosys, OpenLane, Magic, and more |
| **Practical Relevance** | Real-world semiconductor design workflows |
| **Collaboration** | Join a community of 3500+ participants working on silicon design |
| **National Impact** | Contributing to Indiaâ€™s semiconductor ecosystem growth |

---

## ğŸ› ï¸ Program Workflow

1. **RTL Design** â€“ Writing synthesizable Verilog code for SoC components  
2. **Synthesis** â€“ Converting RTL into gate-level netlists  
3. **Physical Design** â€“ Floorplanning, placement, routing, and timing closure  
4. **Tapeout Prep** â€“ Preparing GDSII for fabrication  

---

## ğŸ“… Weekly Progress Tracker

| Week | Focus Area | Status |
|------|------------|--------|
| Week 0 | Environment setup & tool installation | âœ… Completed |
| Week 1 | RTL coding & verification | In Progress |
| Week 2 | Logic synthesis & timing analysis | Pending |
| Week 3+ | Physical design & tapeout prep | Upcoming |

> Progress will be updated here every week as I advance through the SoC design flow.

---

## ğŸ™ Acknowledgments

I sincerely thank **Kunal Ghosh** and the **VSD program team** for guiding participants through this hands-on learning experience and for creating such an impactful platform for semiconductor enthusiasts.

---

## ğŸ”— Useful Links

- [VSD Official Website](#)  
- [RISC-V Efabless Initiative](#)  

---

Stay tuned as I continue my journey from **RTL blocks** to a **silicon-ready SoC**!
