// Seed: 734697782
module module_0 ();
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1
);
  always id_1 <= id_0 && {id_0{1}};
  final begin
    begin
      begin
        $display;
      end
    end
    begin
      id_1 = id_0 / {id_0{(1)}};
    end
  end
  module_0();
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input wire id_6
);
  assign id_3 = id_5;
  module_0();
  assign id_0 = 1;
endmodule
