{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/bytewrite_sp_ram_wf/results_dir/.././rtl/axi_ram_per.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "read_state_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "read_state_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "write_state_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "write_state_next",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "mem_wr_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mem_rd_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "read_id_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "read_id_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "read_addr_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "REG"
                },
                {
                    "name": "read_addr_next",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "REG"
                },
                {
                    "name": "read_count_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "read_count_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "read_size_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "read_size_next",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "read_burst_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "read_burst_next",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "write_id_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "write_id_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "write_addr_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "REG"
                },
                {
                    "name": "write_addr_next",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "REG"
                },
                {
                    "name": "write_count_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "write_count_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "write_size_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "write_size_next",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "REG"
                },
                {
                    "name": "write_burst_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "write_burst_next",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_awready_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_awready_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_wready_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_wready_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_bid_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_bid_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_bvalid_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_bvalid_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_arready_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_arready_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rid_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rid_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rdata_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rdata_next",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rlast_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rlast_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rvalid_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rvalid_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rid_pipe_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rdata_pipe_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rlast_pipe_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_rvalid_pipe_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "mem",
                    "range": {
                        "lsb": 0,
                        "msb": 255
                    },
                    "type": "REG"
                },
                {
                    "name": "s_axi_awaddr_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "s_axi_araddr_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "read_addr_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "write_addr_valid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "name": "i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                },
                {
                    "name": "j",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                }
            ],
            "language": "Verilog 2000",
            "line": 384,
            "parameters": [
                {
                    "name": "DATA_WIDTH",
                    "value": 32
                },
                {
                    "name": "ADDR_WIDTH",
                    "value": 10
                },
                {
                    "name": "STRB_WIDTH",
                    "value": 0
                },
                {
                    "name": "ID_WIDTH",
                    "value": 8
                },
                {
                    "name": "PIPELINE_OUTPUT",
                    "value": 0
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awaddr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awlen",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awsize",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awburst",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awlock",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awcache",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awprot",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_awvalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_awready",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_wdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_wstrb",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_wlast",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_wvalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_wready",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_bid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_bresp",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_bvalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_bready",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_araddr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arlen",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arsize",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arburst",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arlock",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arcache",
                    "range": {
                        "lsb": 0,
                        "msb": 3
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arprot",
                    "range": {
                        "lsb": 0,
                        "msb": 2
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_arvalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_arready",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_rid",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_rdata",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_rresp",
                    "range": {
                        "lsb": 0,
                        "msb": 1
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_rlast",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "s_axi_rvalid",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "s_axi_rready",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_peripheral_rd_en_debug",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "mem_peripheral_rd_addr_debug",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "mem_peripheral_rd_Data_debug",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                },
                {
                    "direction": "Output",
                    "name": "mem_peripheral_busy_debug",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "axi_ram_per"
        }
    ],
    "modules": null
}
