//*******************************************************************
//Author: Yejoong Kim
//Description: PREv21E header file
//*******************************************************************

#ifndef PREV21E_H
#define PREV21E_H
#define PREv21E

//*********************************************************
// INCLUDES...
//*********************************************************
#include <stdint.h>
#include <stdbool.h>
#include "PREv21E_RF.h"

//*********************************************************
// Boolean Constants
//*********************************************************
#define TRUE  1
#define FALSE 0

//*********************************************************
// GOC Data Address
//*********************************************************
#define GOC_DATA_IRQ    ((volatile uint32_t *) 0x8C)
#define GOC_AES_PASS    ((volatile uint32_t *) 0x0C)   // Passcode
#define GOC_AES_CT      ((volatile uint32_t *) 0x10)   // (Expected) CipherText
#define GOC_AES_PT      ((volatile uint32_t *) 0x20)   // PlainText
#define GOC_AES_KEY     ((volatile uint32_t *) 0x30)   // Key

//*********************************************************
// M0 Interrupts
//*********************************************************
#define IRQ_WAKEUP     0
#define IRQ_SOFT_RESET 1
#define IRQ_GOCEP      2
#define IRQ_TIMER32    3
#define IRQ_TIMER16    4
#define IRQ_MBUS_TX    5
#define IRQ_MBUS_RX    6
#define IRQ_MBUS_FWD   7
#define IRQ_REG0       8
#define IRQ_REG1       9
#define IRQ_REG2       10
#define IRQ_REG3       11
#define IRQ_REG4       12
#define IRQ_REG5       13
#define IRQ_REG6       14
#define IRQ_REG7       15
#define IRQ_MBUS_MEM   16
#define IRQ_AES        17
#define IRQ_GPIO       18
#define IRQ_SPI        19
#define IRQ_XOT        20

// Union Type Definition to circumvent the 'push-in-IRQ-Handler' issue in PRCv21 Family
typedef union cpu_irq_list {
    struct{
        unsigned wakeup     : 1;
        unsigned soft_reset : 1;
        unsigned gocep      : 1;
        unsigned timer32    : 1;
        unsigned timer16    : 1;
        unsigned mbus_tx    : 1;
        unsigned mbus_rx    : 1;
        unsigned mbus_fwd   : 1;
        unsigned reg0       : 1;
        unsigned reg1       : 1;
        unsigned reg2       : 1;
        unsigned reg3       : 1;
        unsigned reg4       : 1;
        unsigned reg5       : 1;
        unsigned reg6       : 1;
        unsigned reg7       : 1;
        unsigned mbus_mem   : 1;
        unsigned aes        : 1;
        unsigned gpio       : 1;
        unsigned spi        : 1;
        unsigned xot        : 1;
        unsigned dummy      : 1;
    };
    uint32_t as_int;
} cpu_irq_list_t;
#define CPU_IRQ_LIST_DEFAULT {{0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x1}}
_Static_assert(sizeof(cpu_irq_list_t) == 4, "Punned Structure Size");

//*********************************************************
// ARMv6 Architecture NVIC Registers
//*********************************************************
#define NVIC_ISER       ((volatile uint32_t *) 0xE000E100)  // Interrupt Set-Enable Register
#define NVIC_ICER       ((volatile uint32_t *) 0xE000E180)  // Interrupt Clear-Enable Register
#define NVIC_ISPR       ((volatile uint32_t *) 0xE000E200)  // Interrupt Set-Pending Register
#define NVIC_ICPR       ((volatile uint32_t *) 0xE000E280)  // Interrupt Clear-Pending Register
#define NVIC_IPR0       ((volatile uint32_t *) 0xE000E400)  // Interrupt Priority Register
#define NVIC_IPR1       ((volatile uint32_t *) 0xE000E404)  // Interrupt Priority Register
#define NVIC_IPR2       ((volatile uint32_t *) 0xE000E408)  // Interrupt Priority Register
#define NVIC_IPR3       ((volatile uint32_t *) 0xE000E40C)  // Interrupt Priority Register
#define NVIC_IPR4       ((volatile uint32_t *) 0xE000E410)  // Interrupt Priority Register
#define NVIC_IPR5       ((volatile uint32_t *) 0xE000E414)  // Interrupt Priority Register
#define NVIC_IPR6       ((volatile uint32_t *) 0xE000E418)  // Interrupt Priority Register
#define NVIC_IPR7       ((volatile uint32_t *) 0xE000E41C)  // Interrupt Priority Register

//*********************************************************
// ARMv6 Architecture System Control and ID Registers
//*********************************************************
#define SCID_ACTLR      ((volatile uint32_t *) 0xE000E008)  // The Auxiliary Control Register
#define SCID_CPUID      ((volatile uint32_t *) 0xE000ED00)  // CPUID Base Register
#define SCID_ICSR       ((volatile uint32_t *) 0xE000ED04)  // Interrupt Control State Register
#define SCID_VTOR       ((volatile uint32_t *) 0xE000ED08)  // Vector Table Offset Register
#define SCID_AIRCR      ((volatile uint32_t *) 0xE000ED0C)  // Application Interrupt and Reset Control Register
#define SCID_SCR        ((volatile uint32_t *) 0xE000ED10)  // Optional System Control Register
#define SCID_CCR        ((volatile uint32_t *) 0xE000ED14)  // Configuration and Control Register
#define SCID_SHPR2      ((volatile uint32_t *) 0xE000ED1C)  // System Handler Priority Register 2
#define SCID_SHPR3      ((volatile uint32_t *) 0xE000ED20)  // System Handler Priority Register 3
#define SCID_SHCSR      ((volatile uint32_t *) 0xE000ED24)  // System Handler Control and State Regsiter
#define SCID_DFSR       ((volatile uint32_t *) 0xE000ED30)  // Debug Fault Status Register

//*********************************************************
// Register File MMIO Addresses
//*********************************************************
#define REG0            ((volatile uint32_t *) 0xA0000000)
#define REG1            ((volatile uint32_t *) 0xA0000004)
#define REG2            ((volatile uint32_t *) 0xA0000008)
#define REG3            ((volatile uint32_t *) 0xA000000C)
#define REG4            ((volatile uint32_t *) 0xA0000010)
#define REG5            ((volatile uint32_t *) 0xA0000014)
#define REG6            ((volatile uint32_t *) 0xA0000018)
#define REG7            ((volatile uint32_t *) 0xA000001C)
#define REG_GOC_CHIP_ID ((volatile uint32_t *) 0xA0000020)
#define REG_MBUS_BITS   ((volatile uint32_t *) 0xA0000024)
#define REG_FLAGS       ((volatile uint32_t *) 0xA0000028)
#define REG_CLKGEN_TUNE ((volatile uint32_t *) 0xA000002C)
#define REG_PUF_CHIP_ID ((volatile uint32_t *) 0xA0000034)
#define REG_GOC_TIMEOUT ((volatile uint32_t *) 0xA0000038)
#define REG_GOCEP_FLAG  ((volatile uint32_t *) 0xA000003C)
#define REG_RUN_CPU     ((volatile uint32_t *) 0xA0000040)
#define REG_WUPT_CONFIG ((volatile uint32_t *) 0xA0000044)
#define REG_WUPT_VAL    ((volatile uint32_t *) 0xA0000048)
#define REG_XOT_CONFIG  ((volatile uint32_t *) 0xA000004C)
#define REG_XOT_CONFIGU ((volatile uint32_t *) 0xA0000050)
#define REG_XOT_VAL_L   ((volatile uint32_t *) 0xA0000054)
#define REG_XOT_VAL_U   ((volatile uint32_t *) 0xA0000058)
#define REG_CPS         ((volatile uint32_t *) 0xA000005C)
#define REG_PERIPHERAL  ((volatile uint32_t *) 0xA0000060)
#define REG_XO_CONF1    ((volatile uint32_t *) 0xA0000064)
#define REG_XO_CONF2    ((volatile uint32_t *) 0xA0000068)
#define REG_SYS_CONF    ((volatile uint32_t *) 0xA000006C)
#define REG_SRAM0_TUNE  ((volatile uint32_t *) 0xA0000070)
#define REG_SRAM1_TUNE  ((volatile uint32_t *) 0xA0000074)
#define REG_MBUS_FLAG   ((volatile uint32_t *) 0xA0000078)
#define REG_MBUS_WD     ((volatile uint32_t *) 0xA000007C)
#define REG_STR1_BUFL   ((volatile uint32_t *) 0xA00000A4)
#define REG_STR1_BUFU   ((volatile uint32_t *) 0xA00000A8)
#define REG_STR1_EN     ((volatile uint32_t *) 0xA00000AC)
#define REG_STR1_OFF    ((volatile uint32_t *) 0xA00000B0)
#define REG_STR0_BUFL   ((volatile uint32_t *) 0xA00000B4)
#define REG_STR0_BUFU   ((volatile uint32_t *) 0xA00000B8)
#define REG_STR0_EN     ((volatile uint32_t *) 0xA00000BC)
#define REG_STR0_OFF    ((volatile uint32_t *) 0xA00000C0)
#define REG_BLK_WR      ((volatile uint32_t *) 0xA00000CC)
#define REG_CHIP_ID     ((volatile uint32_t *) 0xA00000FC)

//*********************************************************
// TIMER16 MMIO Addresses
//*********************************************************
#define TIMER16_GO      ((volatile uint32_t *) 0xA0001000)
#define TIMER16_CMP0    ((volatile uint32_t *) 0xA0001004)
#define TIMER16_CMP1    ((volatile uint32_t *) 0xA0001008)
#define TIMER16_IRQEN   ((volatile uint32_t *) 0xA000100C)
#define TIMER16_CNT     ((volatile uint32_t *) 0xA0001010)
#define TIMER16_STAT    ((volatile uint32_t *) 0xA0001014)

//*********************************************************
// TIMER32 MMIO Addresses
//*********************************************************
#define TIMER32_GO      ((volatile uint32_t *) 0xA0001100)
#define TIMER32_CMP     ((volatile uint32_t *) 0xA0001104)
#define TIMER32_ROI     ((volatile uint32_t *) 0xA0001108)
#define TIMER32_CNT     ((volatile uint32_t *) 0xA000110C)
#define TIMER32_STAT    ((volatile uint32_t *) 0xA0001110)

//*********************************************************
// TIMERWD (Watch-Dog Tiimer) MMIO Addresses
//*********************************************************
#define TIMERWD_GO      ((volatile uint32_t *) 0xA0001200)
#define TIMERWD_CNT     ((volatile uint32_t *) 0xA0001204)

//*********************************************************
// Wake-Up Timer Reset MMIO Addresses
//*********************************************************
#define WUPT_RESET      ((volatile uint32_t *) 0xA0001300)
#define WUPT_VAL        ((volatile uint32_t *) 0xA0001320)

//*********************************************************
// XO Timer
//*********************************************************
#define XOT_RESET_CNT   ((volatile uint32_t *) 0xA0001400)
#define XOT_START_CNT   ((volatile uint32_t *) 0xA0001404)
#define XOT_STOP_CNT    ((volatile uint32_t *) 0xA0001408)
#define XOT_START_COUT  ((volatile uint32_t *) 0xA000140C)
#define XOT_STOP_COUT   ((volatile uint32_t *) 0xA0001410)

#define XOT_VAL         ((volatile uint32_t *) 0xA0001420)
#define XOT_CNT_EN      ((volatile uint32_t *) 0xA0001404)
#define XOT_COUT_EN     ((volatile uint32_t *) 0xA000140C)

#define XOT_NON_MASKING 0x0
#define XOT_MASKING     0x1

//*********************************************************
// MBus Watchdog Timer
//*********************************************************
#define MBCWD_RESET_REQ ((volatile uint32_t *) 0xA0001500)
#define MBCWD_RESET     ((volatile uint32_t *) 0xA0001504)

//*********************************************************
// SPI (0xA000_4000 - 0xA000_4FFF)
//*********************************************************
#define SPI_SSPCR0      ((volatile uint32_t *) 0xA0004000) // Control register 0 (Default: 16'h0000)
#define SPI_SSPCR1      ((volatile uint32_t *) 0xA0004004) // Control register 1 (Default: 4'h0)
#define SPI_SSPDR       ((volatile uint32_t *) 0xA0004008) // Data register (Default: 16'h0000)
#define SPI_SSPSR       ((volatile uint32_t *) 0xA000400C) // Status register (Default: 5'h03)
#define SPI_SSPCPSR     ((volatile uint32_t *) 0xA0004010) // Clock prescale register (Default: 8'h00)
#define SPI_SSPIMSC     ((volatile uint32_t *) 0xA0004014) // Interrupt mask set or clear register (Default: 4'h0)
#define SPI_SSPRIS      ((volatile uint32_t *) 0xA0004018) // Raw interrupt status register (Default: 4'h8)
#define SPI_SSPMIS      ((volatile uint32_t *) 0xA000401C) // Masked interrupt status register (Default: 4'h0)
#define SPI_SSPICR      ((volatile uint32_t *) 0xA0004020) // Interrupt clear register (Default: 4'h0)
#define SPI_SSPDMACR    ((volatile uint32_t *) 0xA0004024) // DMA control register (Default: 2'h0)
#define SPI_SSPPID0     ((volatile uint32_t *) 0xA0004FE0) // Peripheral Identification Register 0
#define SPI_SSPPID1     ((volatile uint32_t *) 0xA0004FE4) // Peripheral Identification Register 1
#define SPI_SSPPID2     ((volatile uint32_t *) 0xA0004FE8) // Peripheral Identification Register 2
#define SPI_SSPPID3     ((volatile uint32_t *) 0xA0004FEC) // Peripheral Identification Register 3
#define SPI_SSPPCID0    ((volatile uint32_t *) 0xA0004FF0) // PrimeCell Identification Register 0
#define SPI_SSPPCID1    ((volatile uint32_t *) 0xA0004FF4) // PrimeCell Identification Register 1
#define SPI_SSPPCID2    ((volatile uint32_t *) 0xA0004FF8) // PrimeCell Identification Register 2
#define SPI_SSPPCID3    ((volatile uint32_t *) 0xA0004FFC) // PrimeCell Identification Register 3

//*********************************************************
// GPIO (0xA000_5000 - 0xA000_5FFF)
//*********************************************************
#define GPIO_DATA       ((volatile uint32_t *) 0xA0005000) // Data to be set or read depending on DIR register
#define GPIO_DIR        ((volatile uint32_t *) 0xA0005400) // Controls direction of PAD enable (1=Output) (0=Input)
#define GPIO_IRQ_MASK   ((volatile uint32_t *) 0xA0005410) // (Active High) Controls which GPIO lines to monitor for interrupt

//*********************************************************
// GPIO Retentive Storage
//---------------------------------------------------------
// WARNING: This address conflicts with GOC_AES_* address.
//*********************************************************
#define R_GPIO_DATA     ((volatile uint32_t *) 0x00000010)
#define R_GPIO_DIR      ((volatile uint32_t *) 0x00000014)
#define R_GPIO_IRQ_MASK ((volatile uint32_t *) 0x00000018)

//*********************************************************
// PRCv21 Family System Registers
//*********************************************************
#define SREG_CONF_HALT      ((volatile uint32_t *) 0xA000A000)
#define SREG_MBUS_TX_IRQ    ((volatile uint32_t *) 0xA000A004)
#define SREG_WAKEUP_SOURCE  ((volatile uint32_t *) 0xA000A008)  // Read-Only

//*********************************************************
// PRCv21 Family System Control
//*********************************************************
#define SCTR_REG_HALT_ADDR          ((volatile uint32_t *) 0xAFFFF000)
#define SCTR_REG_RESUME_ADDR        ((volatile uint32_t *) 0xAFFFF004)
#define SCTR_REG_CLR_WUP_PEND_REQ   ((volatile uint32_t *) 0xAFFFF008)
#define SCTR_REG_CLR_WUP_SOURCE     ((volatile uint32_t *) 0xAFFFF00C)
#define SCTR_CMD_HALT_CPU       0xBAADF00D
#define SCTR_CMD_RESUME_CPU     0xCAFEF00D

//*********************************************************
// AES
//*********************************************************
#define AES_GO      ((volatile uint32_t *) 0xA0006000)
#define AES_TEXT_0  ((volatile uint32_t *) 0xA0006100)
#define AES_TEXT_1  ((volatile uint32_t *) 0xA0006104)
#define AES_TEXT_2  ((volatile uint32_t *) 0xA0006108)
#define AES_TEXT_3  ((volatile uint32_t *) 0xA000610C)
#define AES_KEY_0   ((volatile uint32_t *) 0xA0006200)  // Write-Only
#define AES_KEY_1   ((volatile uint32_t *) 0xA0006204)  // Write-Only
#define AES_KEY_2   ((volatile uint32_t *) 0xA0006208)  // Write-Only
#define AES_KEY_3   ((volatile uint32_t *) 0xA000620C)  // Write-Only

//*********************************************************
// SREG_CONF_HALT Values
//*********************************************************
#define HALT_UNTIL_REG0     0x0
#define HALT_UNTIL_REG1     0x1
#define HALT_UNTIL_REG2     0x2
#define HALT_UNTIL_REG3     0x3
#define HALT_UNTIL_REG4     0x4
#define HALT_UNTIL_REG5     0x5
#define HALT_UNTIL_REG6     0x6
#define HALT_UNTIL_REG7     0x7
#define HALT_UNTIL_MEM_WR   0x8
#define HALT_UNTIL_MBUS_TX  0x9
#define HALT_UNTIL_MBUS_RX  0xA
#define HALT_UNTIL_MBUS_FWD 0xB
#define HALT_UNTIL_MBUS_TRX 0xC
#define HALT_DISABLE        0xF

//*********************************************************
// FUNCTIONS
//*********************************************************


/**
 * @brief   Insert 'nop's 
 *
 * @param   ticks       Num of 'nop's to be inserted. The actual idle time would be 2*ticks cycles due to the 'for' loop.
 *
 * @usage   delay(100);
 */
void delay(unsigned ticks);


/**
 * @brief   Wait for interrupt
 *
 * @param   N/A
 *
 * @usage   WFI();
 */
void WFI();


/**
 * @brief   Enable all interrupts
 *
 * @param   N/A
 *
 * @usage   enable_all_irq();
 */
void enable_all_irq();


/**
 * @brief   Disable all interrupts
 *
 * @param   N/A
 *
 * @usage   disable_all_irq();
 */
void disable_all_irq();


/**
 * @brief   Clear all pending interrupts
 *
 * @param   N/A
 *
 * @usage   clear_all_pend_irq();
 */
void clear_all_pend_irq();


/**
 * @brief   Set flag
 *
 * @param   bit_idx     bit index into which the value is written
 *          value       flag value
 *
 * @usage   set_flag(0, 1);
 */
uint32_t set_flag(uint32_t bit_idx, uint32_t value);


/**
 * @brief   Get flag
 *
 * @param   bit_idx     bit index in Flag Register to read
 *
 * @usage   get_flag(0);
 */
uint8_t get_flag(uint32_t bit_idx);

/**
 * @brief   Set flag (multi-bit)
 *
 * @param   bit_lsb     LSB index into which the value is written
 *          num_bits    Number of bits
 *          value       flag value
 *
 * @usage   set_flag(0, 1);
 */
uint32_t set_mb_flag(uint32_t lsb_idx, uint32_t num_bits, uint32_t value);

/**
 * @brief   Get flag (multi-bit)
 *
 * @param   bit_lsb     LSB index in Flag Register to read
 *          num_bits    Number of bits
 *
 * @usage   get_mb_flag(0);
 */
uint32_t get_mb_flag(uint32_t lsb_idx, uint32_t num_bits);


/**
 * @brief   Set a new SREG_CONF_HALT value
 *
 * @param   new_config  4-bit SREG_CONF_HALT value
 *
 * @usage   set_halt_config(0x9);
 *          set_halt_config(HALT_UNTIL_MBUS_RX);
 */
void set_halt_config(uint8_t new_config);


/**
 * @brief   Return the current SREG_CONF_HALT value
 *
 * @param   N/A
 *
 * @usage   uint8_t current_halt_cpu_setting = get_current_halt_config();
 */
uint8_t get_current_halt_config(void);


/**
 * @brief   This configures SREG_CONF_HALT like below:
 *              SREG_CONF_HALT     = reg_id;
 *
 * @param   reg_id  8-bit Register interrupt masking pattern
 *
 * @usage   set_halt_until_reg(0xF0);
 */
void set_halt_until_reg(uint32_t reg_id);


/**
 * @brief   This configures SREG_CONF_HALT like below:
 *              SREG_CONF_HALT     = HALT_UNTIL_MEM_WR;
 *
 * @param   N/A
 *
 * @usage   set_halt_until_mem_wr();
 */
void set_halt_until_mem_wr(void);


/**
 * @brief   This configures SREG_CONF_HALT like below:
 *              SREG_CONF_HALT     = HALT_UNTIL_MBUS_RX;
 *
 * @param   N/A
 *
 * @usage   set_halt_until_mbus_rx();
 */
void set_halt_until_mbus_rx(void);


/**
 * @brief   This configures SREG_CONF_HALT like below:
 *              SREG_CONF_HALT     = HALT_UNTIL_MBUS_TX;
 *
 * @param   N/A
 *
 * @usage   set_halt_until_mbus_tx();
 */
void set_halt_until_mbus_tx(void);


/**
 * @brief   This configures SREG_CONF_HALT like below:
 *              SREG_CONF_HALT     = HALT_UNTIL_MBUS_TRX;
 *
 * @param   N/A
 *
 * @usage   set_halt_until_mbus_trx();
 */
void set_halt_until_mbus_trx(void);


/**
 * @brief   This configures SREG_CONF_HALT like below:
 *              SREG_CONF_HALT     = HALT_UNTIL_MBUS_FWD;
 *
 * @param   N/A
 *
 * @usage   set_halt_until_mbus_fwd();
 */
void set_halt_until_mbus_fwd(void);


/**
 * @brief   This configures SREG_CONF_HALT like below:
 *              SREG_CONF_HALT     = HALT_DISABLE;
 *
 * @param   N/A
 *
 * @usage   set_halt_disable();
 */
void set_halt_disable(void);


/**
 * @brief   Immediately put CPU in halt. CPU resumes its operation when the event specifiedin SREG_CONF_HALT occurs.
 *
 * @param   N/A
 *
 * @usage   halt_cpu();
 */
void halt_cpu(void);


/**
 * @brief   Configure the 16-bit timer
 *
 * @param   cmp0    Number0 to compare
 * @param   cmp1    Number1 to compare
 * @param   irq_en  Interrupt Enable
 * @param   cnt     Manually set the timer counter
 * @param   status  Manually set the timer status
 */
void config_timer16(uint32_t cmp0, uint32_t cmp1, uint8_t irq_en, uint32_t cnt, uint32_t status);


/**
 * @brief   Configure the 32-bit timer
 *
 * @param   cmp     Number0 to compare
 * @param   roi     Reset on Interrupt
 * @param   cnt     Manually set the timer counter
 * @param   status  Manually set the timer status
 */
void config_timer32(uint32_t cmp, uint8_t roi, uint32_t cnt, uint32_t status);

/**
 * @brief   Configure the Watch-Dog timer
 *
 * @param   cnt     Manually set the timer counter
 */
void config_timerwd(uint32_t cnt);


/**
 * @brief Disables the Watch-Dog timer
 *
 */
void disable_timerwd();

/**
 * @brief   Configure the wake-up timer
 *
 * @param   timestamp   Counter value at which the timer generates an interrupt
 * @param   irq_en      Interrupt Enable
 * @param   reset       1 will reset the wake-up timer
 */
void set_wakeup_timer( uint32_t timestamp, uint8_t irq_en, uint8_t reset );

/**
 * @brief   Set AES-128 Key
 *
 * @param   key[]   4-word array that contains the KEY.
 *                      key[0] = KEY[31:0]
 *                      key[1] = KEY[63:32]
 *                      key[2] = KEY[95:64]
 *                      key[3] = KEY[127:96]
 */
void set_aes_key (uint32_t key[]);

/**
 * @brief   Set AES-128 PlainText
 *
 * @param   pt[]    4-word array that contains the PlainText (PT).
 *                      pt[0] = PT[31:0]
 *                      pt[1] = PT[63:32]
 *                      pt[2] = PT[95:64]
 *                      pt[3] = PT[127:96]
 */
void set_aes_pt (uint32_t pt[]);


/**
 * @brief   Enable XO timer
 */
void enable_xo_timer ();

/**
 * @brief   Disable XO timer
 */
void disable_xo_timer ();

/**
 * @brief   Start XO Clock Pad Output
 */
void start_xo_cout ();

/**
 * @brief   Stop XO Clock Pad Output
 */
void stop_xo_cout ();

/**
 * @brief   Start XO Timer Counter
 */
void start_xo_cnt ();

/**
 * @brief   Stop XO Timer Counter
 */
void stop_xo_cnt ();

/**
 * @brief   Temporal Reset XO Timer Counter
 *          The reset becomes released immediately after completing this function.
 */
void reset_xo_cnt ();

/**
 * @brief   Configure the XO timer
 *          This automatically enables the XO timer
 *
 * @param   mode        0: Non-Masking Mode, 1: Masking Mode
 * @param   timestamp   Counter value at which the timer generates an Wakeup Request or M0 Interrupt
 * @param   wreq_en     Wakeup Request Enable
 * @param   irq_en      M0 Interrupt Enable
 */
void set_xo_timer (uint8_t mode, uint32_t timestamp, uint8_t wreq_en, uint8_t irq_en);


/**
 * @brief   Write into ARB debug register
 *          !!!    THIS IS FOR VERILOG SIM ONLY    !!!
 *
 * @param   id          debug id (informational use only)
 *          code        debug code (informational use only)
 */
void arb_debug_reg (uint8_t id, uint32_t code);


//**************************************************
// IO Pad and COTS Power Switch
//**************************************************

/**
 * @brief   Enable/Disable SPI Input/Output
 *
 * @param   config  1-bit pattern. 
 *                  '1' enables SPI Input/Output pads
 *                  '0' disables SPI Input/Output pads
 */
void set_spi_pad (uint8_t config);


/**
 * @brief   Enable/Disable GPIO pads
 *
 * @param   config  8-bit pattern. 
 *                  '1' enables the corresponding GPIO pad
 *                  '0' disables the corresponding GPIO pad
 */
void set_gpio_pad (uint8_t config);
void set_gpio_pad_with_mask (uint32_t mask, uint8_t config);


/**
 * @brief   Freese/Unfreeze SPI output pads
 *
 * @param   N/A
 */
void freeze_spi_out (void);
void unfreeze_spi_out (void);


/**
 * @brief   Freese/Unfreeze GPIO output pads
 *
 * @param   N/A
 */
void freeze_gpio_out (void);
void unfreeze_gpio_out (void);


/**
 * @brief   Configure Posedge/Negedge Wake-up IRQ setting for GPIO pads
 *
 * @param   config  4-bit pattern, which represents GPIO[3:0]
 *                      '1' enables the wake-up IRQ at the specified edge.
 *                      '0' disables the wake-up IRQ at the specified edge.
 */
void config_gpio_posedge_wirq (uint32_t config);
void config_gpio_negedge_wirq (uint32_t config);

/**
 * @brief   Enable/Disable COTS switches
 *
 * @param   cps_config  3-bit pattern. 
 *                      '1' enables the corresponding COTS switch.
 *                      '0' disables the corresponding COTS switch.
 */
void set_cps (uint32_t cps_config);


//*******************************************************************
// GPIO
//*******************************************************************

/**
 * @brief   Initialize GPIO
 *
 * @param   dir     8-bit pattern setting GPIO directions.
 *                  '1' sets the corresponding GPIO bit as output
 *                  '0' sets the corresponding GPIO bit as input
 */
void gpio_init (uint32_t dir);


/**
 * @brief   Set GPIO directions
 *
 * @param   dir     8-bit pattern setting GPIO directions.
 *                  '1' sets the corresponding GPIO bit as output
 *                  '0' sets the corresponding GPIO bit as input
 */
void gpio_set_dir (uint32_t dir);


/**
 * @brief   Set GPIO directions with Mask
 *
 * @param   dir     8-bit pattern setting GPIO directions.
 *                  '1' sets the corresponding GPIO bit as output
 *                  '0' sets the corresponding GPIO bit as input
 *
 *          mask    8-bit mask pattern.
 *                  '1' changes the corresponding bit direction using 'dir'
 *                  '0' does not change the corresponding bit direction.
 */
void gpio_set_dir_with_mask (uint32_t mask, uint32_t dir);


/**
 * @brief   Return the current GPIO directions
 *          The return value is a 8-bit pattern indicating GPIO directions.
 *              '1' means the corresponding GPIO bit is output.
 *              '0' means the corresponding GPIO bit is input.
 */
uint32_t gpio_get_dir (void);


/**
 * @brief   Return the current GPIO data
 *          The return value is a 8-bit GPIO data
 */
uint32_t gpio_get_data (void);


/**
 * @brief   Change GPIO output
 *          This function changes the GPIO output.
 *
 * @note    It does not overwrite bits if their directions are set to input.
 *
 * @param   data    8-bit data
 */
void gpio_write_data (uint32_t data);


/**
 * @brief   Change GPIO output
 *          This function changes the GPIO output with masking.
 *
 * @param   data    8-bit data
 *
 *          mask    8-bit mask pattern.
 *                  '1' changes the corresponding bit value using 'data'
 *                  '0' does not change the corresponding bit data.
 *
 * @note    It does not overwrite bits if their directions are set to input.
 */
void gpio_write_data_with_mask (uint32_t mask, uint32_t data);


/**
 * @brief   Set the corresponding GPIO bit to 1
 *
 * @param   loc     GPIO pin location.
 */
void gpio_set_bit (uint32_t loc);


/**
 * @brief   Set the corresponding GPIO bit to 0
 *
 * @param   loc     GPIO pin location.
 */
void gpio_kill_bit (uint32_t loc);


/**
 * @brief   Set the corresponding GPIO bits to 1. You are setting the 2 bits at the same time.
 *
 * @param   loc0    GPIO pin location.
 * @param   loc1    GPIO pin location.
 */
void gpio_set_2bits (uint32_t loc0, uint32_t loc1);


/**
 * @brief   Set GPIO Interrupt mask
 *          '1' means the corresponding bit's IRQ is enabled.
 *          '0' means the corresponding bit's IRQ is disabled.
 *
 * @param   mask    8-bit mask pattern
 */
void gpio_set_irq_mask (uint32_t mask);


/**
 * @brief   Terminate GPIO operations.
 *          Internally, it is same as disable_io_pad()
 */
void gpio_close (void);

#endif // PREV21E_H
