INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.srcs/sim_1/new/testbench_statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_statemachine
