// Seed: 710025908
macromodule module_0 (
    output wire id_0,
    input supply1 id_1
);
  wire id_3;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    output tri id_10
);
  wire id_12;
  always id_1 = 1;
  assign id_5 = id_12;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign id_5 = 1;
endmodule
