#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x131604210 .scope module, "apix_transmitter_tb" "apix_transmitter_tb" 2 3;
 .timescale -9 -12;
P_0x131604380 .param/l "CLK_PERIOD" 0 2 14, +C4<00000000000000000000000000001010>;
v0x1316155b0_0 .net "apix_clk", 0 0, L_0x1316159d0;  1 drivers
v0x131615640_0 .net "apix_data", 0 0, v0x131614b20_0;  1 drivers
v0x1316156d0_0 .var "clk", 0 0;
v0x1316157a0_0 .var "pixel_data", 23 0;
v0x131615850_0 .var "pixel_valid", 0 0;
v0x131615920_0 .var "rst_n", 0 0;
E_0x131604400 .event posedge, v0x131614bc0_0;
S_0x1316044b0 .scope module, "dut" "apix_transmitter" 2 17, 3 1 0, S_0x131604210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 24 "pixel_data";
    .port_info 3 /INPUT 1 "pixel_valid";
    .port_info 4 /OUTPUT 1 "apix_data";
    .port_info 5 /OUTPUT 1 "apix_clk";
P_0x131604670 .param/l "CRC" 1 3 20, C4<11>;
P_0x1316046b0 .param/l "DATA" 1 3 20, C4<10>;
P_0x1316046f0 .param/l "IDLE" 1 3 20, C4<00>;
P_0x131604730 .param/l "SYNC" 1 3 20, C4<01>;
L_0x1316159d0 .functor BUFZ 1, v0x1316156d0_0, C4<0>, C4<0>, C4<0>;
v0x131604a80_0 .net "apix_clk", 0 0, L_0x1316159d0;  alias, 1 drivers
v0x131614b20_0 .var "apix_data", 0 0;
v0x131614bc0_0 .net "clk", 0 0, v0x1316156d0_0;  1 drivers
v0x131614c70_0 .var "crc", 7 0;
v0x131614d20_0 .var "data_ready", 0 0;
v0x131614e00_0 .var "frame_counter", 31 0;
v0x131614eb0_0 .var "line_counter", 15 0;
v0x131614f60_0 .var "next_state", 1 0;
v0x131615010_0 .var "pixel_buffer", 23 0;
v0x131615120_0 .net "pixel_data", 23 0, v0x1316157a0_0;  1 drivers
v0x1316151d0_0 .net "pixel_valid", 0 0, v0x131615850_0;  1 drivers
v0x131615270_0 .net "rst_n", 0 0, v0x131615920_0;  1 drivers
v0x131615310_0 .var "serdes_counter", 2 0;
v0x1316153c0_0 .var "serdes_data", 7 0;
v0x131615470_0 .var "state", 1 0;
E_0x131604950/0 .event negedge, v0x131615270_0;
E_0x131604950/1 .event posedge, v0x131614bc0_0;
E_0x131604950 .event/or E_0x131604950/0, E_0x131604950/1;
E_0x1316049a0 .event anyedge, v0x131615470_0, v0x131615310_0, v0x131615010_0, v0x131614c70_0;
E_0x131604a00 .event anyedge, v0x131615470_0, v0x1316151d0_0, v0x131614eb0_0;
    .scope S_0x1316044b0;
T_0 ;
    %wait E_0x131604950;
    %load/vec4 v0x131615270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x131615470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131614e00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x131614eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x131614c70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x131615310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131614d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x131614f60_0;
    %assign/vec4 v0x131615470_0, 0;
    %load/vec4 v0x131615470_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x131614e00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x131614e00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x131614eb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x131615470_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x1316151d0_0;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x131614eb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x131614eb0_0, 0;
T_0.4 ;
T_0.3 ;
    %load/vec4 v0x131615470_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0x1316151d0_0;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x131614c70_0;
    %load/vec4 v0x131615120_0;
    %parti/s 8, 0, 2;
    %xor;
    %load/vec4 v0x131615120_0;
    %parti/s 8, 8, 5;
    %xor;
    %load/vec4 v0x131615120_0;
    %parti/s 8, 16, 6;
    %xor;
    %assign/vec4 v0x131614c70_0, 0;
    %load/vec4 v0x131615120_0;
    %assign/vec4 v0x131615010_0, 0;
T_0.7 ;
    %load/vec4 v0x131615310_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x131615310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x131614d20_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x131615310_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x131615310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131614d20_0, 0;
T_0.11 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1316044b0;
T_1 ;
    %wait E_0x131604a00;
    %load/vec4 v0x131615470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x131614f60_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x1316151d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x131614f60_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x131614f60_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x131614eb0_0;
    %pad/u 32;
    %cmpi/e 1079, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x131614f60_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x131614f60_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1316044b0;
T_2 ;
    %wait E_0x1316049a0;
    %load/vec4 v0x131615470_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1316153c0_0, 0, 8;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1316153c0_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x131615310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1316153c0_0, 0, 8;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x131615010_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x1316153c0_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x131615010_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x1316153c0_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x131615010_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1316153c0_0, 0, 8;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x131614c70_0;
    %store/vec4 v0x1316153c0_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1316044b0;
T_3 ;
    %wait E_0x131604950;
    %load/vec4 v0x131615270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x131614b20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x131614d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1316153c0_0;
    %load/vec4 v0x131615310_0;
    %part/u 1;
    %assign/vec4 v0x131614b20_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x131604210;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1316156d0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x1316156d0_0;
    %inv;
    %store/vec4 v0x1316156d0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x131604210;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131615920_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1316157a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %vpi_call 2 40 "$dumpfile", "apix_transmitter_tb.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x131604210 {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131615920_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 11259375, 0, 24;
    %store/vec4 v0x1316157a0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 57 "$random" 32 {0 0 0};
    %pad/s 24;
    %store/vec4 v0x1316157a0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %delay 80000, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %pushi/vec4 1080, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 67 "$random" 32 {0 0 0};
    %pad/s 24;
    %store/vec4 v0x1316157a0_0, 0, 24;
    %delay 80000, 0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 5614165, 0, 24;
    %store/vec4 v0x1316157a0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131615920_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131615920_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131615850_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 87 "$display", "Simulation completed successfully" {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x131604210;
T_6 ;
    %wait E_0x131604400;
    %load/vec4 v0x131615850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 94 "$display", "Time=%0t pixel_data=%h apix_data=%b", $time, v0x1316157a0_0, v0x131615640_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x131604210;
T_7 ;
    %wait E_0x131604400;
    %load/vec4 v0x131615920_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x131615640_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 111 "$error", "Reset behavior failed: apix_data should be 0 during reset" {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x131604210;
T_8 ;
    %wait E_0x131604400;
    %load/vec4 v0x1316155b0_0;
    %load/vec4 v0x1316156d0_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 6;
    %vpi_call 2 118 "$error", "Clock behavior failed: apix_clk does not match input clock" {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x131604210;
T_9 ;
    %wait E_0x131604400;
    %load/vec4 v0x131615470_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 126 "$display", "Time=%0t CRC=%h", $time, v0x131614c70_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "apix_transmitter_tb.v";
    "apix_transmitter.v";
