/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [29:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [11:0] _00_;
  always_latch
    if (clkin_data[128]) _00_ = 12'h000;
    else if (!clkin_data[64]) _00_ = { in_data[141:132], celloutsig_1_5z[2:1] };
  assign celloutsig_1_9z[12:1] = _00_;
  assign celloutsig_1_11z = ~(in_data[161] | celloutsig_1_9z[9]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[1] | celloutsig_1_17z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z[5] | celloutsig_0_3z[11]);
  assign celloutsig_0_27z = ~(celloutsig_0_18z[3] | celloutsig_0_10z);
  assign celloutsig_1_17z = ~celloutsig_1_6z;
  assign celloutsig_0_26z = celloutsig_0_8z ^ celloutsig_0_5z;
  assign celloutsig_0_12z = { celloutsig_0_2z[23:5], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z } / { 1'h1, celloutsig_0_3z[9:2], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_3z[9:3] / { 1'h1, celloutsig_0_14z[1], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_12z = in_data[172:147] === in_data[174:149];
  assign celloutsig_0_5z = celloutsig_0_1z[7:3] === in_data[28:24];
  assign celloutsig_1_0z = in_data[128:114] === in_data[145:131];
  assign celloutsig_1_1z = in_data[125:115] === in_data[107:97];
  assign celloutsig_1_19z = { celloutsig_1_9z[5:1], celloutsig_1_5z[2:1], 1'h0 } >= { celloutsig_1_3z[10:6], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_6z = ! { celloutsig_1_2z[4:1], celloutsig_1_5z[2:1] };
  assign celloutsig_0_4z = in_data[16:11] % { 1'h1, celloutsig_0_2z[8:4] };
  assign celloutsig_0_3z = ~ { in_data[83], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = ~ celloutsig_0_12z[15:12];
  assign celloutsig_0_8z = & { celloutsig_0_5z, celloutsig_0_3z[12:9] };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_0z } ~^ celloutsig_0_3z[3:0];
  assign celloutsig_0_1z = { in_data[69:64], celloutsig_0_0z } ^ in_data[64:56];
  assign celloutsig_0_2z = { in_data[59:42], celloutsig_0_1z, celloutsig_0_0z } ^ in_data[67:38];
  assign celloutsig_1_2z = { in_data[106:102], celloutsig_1_0z, celloutsig_1_0z } ^ in_data[190:184];
  always_latch
    if (!clkin_data[96]) celloutsig_0_0z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[19:17];
  assign celloutsig_0_9z = ~((celloutsig_0_3z[2] & celloutsig_0_3z[12]) | (celloutsig_0_4z[4] & celloutsig_0_4z[3]));
  assign celloutsig_0_11z = ~((celloutsig_0_9z & celloutsig_0_10z) | (celloutsig_0_3z[12] & in_data[48]));
  assign { celloutsig_1_3z[6:4], celloutsig_1_3z[11:7] } = ~ { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z[2:1] = { celloutsig_1_2z[0], celloutsig_1_0z } ^ { celloutsig_1_3z[7], celloutsig_1_1z };
  assign celloutsig_1_3z[3:0] = celloutsig_1_3z[11:8];
  assign celloutsig_1_5z[0] = 1'h0;
  assign celloutsig_1_9z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
