Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11279: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11390: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11399: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11455: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11496: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11602: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11633: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11661: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11692: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11720: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11751: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11779: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11810: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11838: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11869: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11897: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11928: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11956: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11987: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12015: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12046: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12074: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12105: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12133: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12164: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12192: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12223: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12251: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12282: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12310: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12341: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12369: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12400: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12428: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12459: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12487: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12518: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12546: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12572: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 42: Using initial value of soc_netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 86: Using initial value of soc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 99: Using initial value of soc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 118: Using initial value of soc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 135: Using initial value of soc_netsoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 136: Using initial value of soc_netsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 172: Using initial value of soc_netsoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 173: Using initial value of soc_netsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 189: Using initial value of soc_netsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 226: Using initial value of soc_netsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 244: Using initial value of soc_netsoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 256: Using initial value of soc_netsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 284: Using initial value of soc_netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 288: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 295: Using initial value of soc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 330: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 446: Using initial value of soc_netsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 462: Using initial value of soc_netsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 541: Using initial value of soc_netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 557: Using initial value of soc_netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 577: Using initial value of soc_netsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 593: Using initial value of soc_netsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 667: Using initial value of soc_netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 668: Using initial value of soc_netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 672: Using initial value of soc_netsoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 673: Using initial value of soc_netsoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 700: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 701: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 717: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 762: Using initial value of soc_netsoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 764: Using initial value of soc_netsoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 787: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 788: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 804: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 849: Using initial value of soc_netsoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 851: Using initial value of soc_netsoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 874: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 875: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 891: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 936: Using initial value of soc_netsoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 938: Using initial value of soc_netsoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 961: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 962: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 978: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1023: Using initial value of soc_netsoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1025: Using initial value of soc_netsoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1048: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1049: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1065: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1110: Using initial value of soc_netsoc_sdram_bankmachine4_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1112: Using initial value of soc_netsoc_sdram_bankmachine4_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1135: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1136: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1152: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1197: Using initial value of soc_netsoc_sdram_bankmachine5_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1199: Using initial value of soc_netsoc_sdram_bankmachine5_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1222: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1223: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1239: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1284: Using initial value of soc_netsoc_sdram_bankmachine6_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1286: Using initial value of soc_netsoc_sdram_bankmachine6_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1309: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1310: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1326: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1371: Using initial value of soc_netsoc_sdram_bankmachine7_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1373: Using initial value of soc_netsoc_sdram_bankmachine7_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1376: Using initial value of soc_netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1377: Using initial value of soc_netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1378: Using initial value of soc_netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1396: Using initial value of soc_netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1397: Using initial value of soc_netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1412: Using initial value of soc_netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1413: Using initial value of soc_netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1416: Using initial value of soc_netsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1417: Using initial value of soc_netsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1418: Using initial value of soc_netsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1419: Using initial value of soc_netsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1421: Using initial value of soc_netsoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1423: Using initial value of soc_netsoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1441: Using initial value of soc_netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1444: Using initial value of soc_netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1557: Using initial value of soc_liteethphygmiimiitx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1558: Using initial value of soc_liteethphygmiimiitx_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1617: Using initial value of soc_liteethphygmiimiirx_gmii_rx_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1620: Using initial value of soc_liteethphygmiimiirx_gmii_rx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1621: Using initial value of soc_liteethphygmiimiirx_gmii_rx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1628: Using initial value of soc_liteethphygmiimiirx_source_source_payload_last_be1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1629: Using initial value of soc_liteethphygmiimiirx_source_source_payload_error1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1632: Using initial value of soc_liteethphygmiimiirx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1706: Using initial value of soc_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1723: Using initial value of soc_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1778: Using initial value of soc_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1814: Using initial value of soc_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1889: Using initial value of soc_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1892: Using initial value of soc_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1893: Using initial value of soc_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2097: Using initial value of soc_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2129: Using initial value of soc_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2130: Using initial value of soc_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2146: Using initial value of soc_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2174: Using initial value of soc_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2178: Using initial value of soc_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2181: Using initial value of soc_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2206: Using initial value of soc_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2207: Using initial value of soc_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2223: Using initial value of soc_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2261: Using initial value of soc_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2274: Using initial value of soc_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2287: Using initial value of soc_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2302: Using initial value of soc_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2355: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2356: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2357: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2358: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2359: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2360: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2361: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2362: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11320: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3089: Assignment to soc_netsoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3090: Assignment to soc_netsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3094: Assignment to soc_netsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3140: Assignment to soc_netsoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3165: Assignment to soc_netsoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3166: Assignment to soc_netsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3170: Assignment to soc_netsoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3233: Assignment to soc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3234: Assignment to soc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3237: Assignment to soc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3238: Assignment to soc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3259: Assignment to soc_ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3275: Assignment to soc_ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3297: Assignment to soc_netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3313: Assignment to soc_netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3527: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3582: Assignment to soc_netsoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3583: Assignment to soc_netsoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3624: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3625: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3626: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3744: Assignment to soc_netsoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3745: Assignment to soc_netsoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3786: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3787: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3788: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3906: Assignment to soc_netsoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3907: Assignment to soc_netsoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3948: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3949: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3950: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4068: Assignment to soc_netsoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4069: Assignment to soc_netsoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4110: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4111: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4112: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4230: Assignment to soc_netsoc_sdram_bankmachine4_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4231: Assignment to soc_netsoc_sdram_bankmachine4_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4272: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4273: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4274: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4392: Assignment to soc_netsoc_sdram_bankmachine5_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4393: Assignment to soc_netsoc_sdram_bankmachine5_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4434: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4435: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4436: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4554: Assignment to soc_netsoc_sdram_bankmachine6_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4555: Assignment to soc_netsoc_sdram_bankmachine6_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4596: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4597: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4598: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4716: Assignment to soc_netsoc_sdram_bankmachine7_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4717: Assignment to soc_netsoc_sdram_bankmachine7_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4758: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4759: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4760: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4855: Assignment to soc_netsoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4856: Assignment to soc_netsoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4894: Assignment to soc_netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4931: Assignment to soc_netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5111: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5112: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5116: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5117: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5121: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5122: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5126: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5127: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5131: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5132: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5136: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5137: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5141: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5142: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5146: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5147: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5208: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5209: Assignment to soc_netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5291: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5276: Assignment to soc_netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5377: Assignment to soc_liteethphygmiimiitx_gmii_tx_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5378: Assignment to soc_liteethphygmiimiitx_gmii_tx_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5380: Assignment to soc_liteethphygmiimiitx_gmii_tx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5381: Assignment to soc_liteethphygmiimiitx_gmii_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5384: Assignment to soc_liteethphygmiimiitx_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5385: Assignment to soc_liteethphygmiimiitx_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5387: Assignment to soc_liteethphygmiimiitx_sink_sink_payload_last_be1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5388: Assignment to soc_liteethphygmiimiitx_sink_sink_payload_error1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5404: Assignment to soc_liteethphygmiimiitx_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5405: Assignment to soc_liteethphygmiimiitx_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5430: Assignment to soc_liteethphygmiimiitx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5468: Assignment to soc_liteethphygmiimiirx_gmii_rx_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5498: Assignment to soc_liteethphygmiimiirx_converter_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5707: Assignment to soc_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5841: Assignment to soc_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5887: Assignment to soc_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5888: Assignment to soc_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5889: Assignment to soc_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6061: Assignment to soc_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6195: Assignment to soc_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6199: Assignment to soc_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6279: Assignment to soc_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6323: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6326: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6330: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6333: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6358: Assignment to soc_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6359: Assignment to soc_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6493: Assignment to soc_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6494: Assignment to soc_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6584: Assignment to soc_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6585: Assignment to soc_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6587: Assignment to soc_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6588: Assignment to soc_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6589: Assignment to soc_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6591: Assignment to soc_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6592: Assignment to soc_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6594: Assignment to soc_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6595: Assignment to soc_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6596: Assignment to soc_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6602: Assignment to soc_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6603: Assignment to soc_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6609: Assignment to soc_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6610: Assignment to soc_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6624: Assignment to soc_netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6625: Assignment to soc_netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6629: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6656: Assignment to soc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6657: Assignment to soc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6659: Assignment to soc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6660: Assignment to soc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6661: Assignment to soc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6667: Assignment to soc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6668: Assignment to soc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6671: Assignment to soc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6674: Assignment to soc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6675: Assignment to soc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6677: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6678: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6680: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6681: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6682: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6719: Assignment to soc_netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6729: Assignment to vns_netsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6730: Assignment to vns_netsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6731: Assignment to vns_netsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6732: Assignment to vns_netsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6733: Assignment to vns_netsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6734: Assignment to vns_netsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6735: Assignment to vns_netsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6736: Assignment to vns_netsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6737: Assignment to soc_netsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6747: Assignment to vns_netsoc_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6748: Assignment to vns_netsoc_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6749: Assignment to vns_netsoc_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6750: Assignment to vns_netsoc_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6751: Assignment to vns_netsoc_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6752: Assignment to vns_netsoc_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6753: Assignment to vns_netsoc_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6754: Assignment to vns_netsoc_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6755: Assignment to vns_netsoc_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6756: Assignment to vns_netsoc_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6757: Assignment to vns_netsoc_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6758: Assignment to vns_netsoc_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6759: Assignment to vns_netsoc_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6760: Assignment to vns_netsoc_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6761: Assignment to vns_netsoc_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6762: Assignment to vns_netsoc_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6763: Assignment to vns_netsoc_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6764: Assignment to vns_netsoc_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6765: Assignment to soc_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6766: Assignment to soc_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6771: Assignment to soc_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6773: Assignment to vns_netsoc_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6774: Assignment to vns_netsoc_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6775: Assignment to vns_netsoc_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6776: Assignment to vns_netsoc_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6783: Assignment to soc_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6784: Assignment to soc_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6789: Assignment to vns_netsoc_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6790: Assignment to vns_netsoc_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6791: Assignment to vns_netsoc_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6792: Assignment to vns_netsoc_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6793: Assignment to vns_netsoc_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6794: Assignment to vns_netsoc_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6795: Assignment to vns_netsoc_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6796: Assignment to vns_netsoc_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6797: Assignment to vns_netsoc_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6798: Assignment to vns_netsoc_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6799: Assignment to vns_netsoc_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6800: Assignment to vns_netsoc_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6801: Assignment to vns_netsoc_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6802: Assignment to vns_netsoc_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6803: Assignment to vns_netsoc_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6804: Assignment to vns_netsoc_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6805: Assignment to vns_netsoc_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6806: Assignment to vns_netsoc_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6837: Assignment to vns_netsoc_csrbank2_mode_detection_mode_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6838: Assignment to vns_netsoc_csrbank2_mode_detection_mode_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6843: Assignment to vns_netsoc_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6844: Assignment to vns_netsoc_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6860: Assignment to vns_netsoc_csrbank3_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6861: Assignment to vns_netsoc_csrbank3_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6862: Assignment to vns_netsoc_csrbank3_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6863: Assignment to vns_netsoc_csrbank3_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6864: Assignment to vns_netsoc_csrbank3_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6865: Assignment to vns_netsoc_csrbank3_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6866: Assignment to vns_netsoc_csrbank3_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6867: Assignment to vns_netsoc_csrbank3_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6868: Assignment to vns_netsoc_csrbank3_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6869: Assignment to vns_netsoc_csrbank3_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6870: Assignment to vns_netsoc_csrbank3_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6871: Assignment to vns_netsoc_csrbank3_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6872: Assignment to vns_netsoc_csrbank3_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6873: Assignment to vns_netsoc_csrbank3_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6874: Assignment to vns_netsoc_csrbank3_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6875: Assignment to vns_netsoc_csrbank3_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6876: Assignment to vns_netsoc_csrbank3_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6877: Assignment to vns_netsoc_csrbank3_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6878: Assignment to vns_netsoc_csrbank3_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6879: Assignment to vns_netsoc_csrbank3_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6880: Assignment to vns_netsoc_csrbank3_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6881: Assignment to vns_netsoc_csrbank3_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6882: Assignment to vns_netsoc_csrbank3_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6883: Assignment to vns_netsoc_csrbank3_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6884: Assignment to vns_netsoc_csrbank3_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6885: Assignment to vns_netsoc_csrbank3_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6886: Assignment to vns_netsoc_csrbank3_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6887: Assignment to vns_netsoc_csrbank3_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6888: Assignment to vns_netsoc_csrbank3_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6889: Assignment to vns_netsoc_csrbank3_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6890: Assignment to vns_netsoc_csrbank3_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6891: Assignment to vns_netsoc_csrbank3_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6892: Assignment to vns_netsoc_csrbank3_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6893: Assignment to vns_netsoc_csrbank3_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6894: Assignment to vns_netsoc_csrbank3_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6895: Assignment to vns_netsoc_csrbank3_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6896: Assignment to vns_netsoc_csrbank3_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6897: Assignment to vns_netsoc_csrbank3_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6898: Assignment to vns_netsoc_csrbank3_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6899: Assignment to vns_netsoc_csrbank3_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6900: Assignment to vns_netsoc_csrbank3_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6901: Assignment to vns_netsoc_csrbank3_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6902: Assignment to vns_netsoc_csrbank3_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6903: Assignment to vns_netsoc_csrbank3_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6904: Assignment to vns_netsoc_csrbank3_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6905: Assignment to vns_netsoc_csrbank3_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6906: Assignment to vns_netsoc_csrbank3_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6907: Assignment to vns_netsoc_csrbank3_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6908: Assignment to vns_netsoc_csrbank3_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6909: Assignment to vns_netsoc_csrbank3_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6910: Assignment to vns_netsoc_csrbank3_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6911: Assignment to vns_netsoc_csrbank3_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6912: Assignment to vns_netsoc_csrbank3_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6913: Assignment to vns_netsoc_csrbank3_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6914: Assignment to vns_netsoc_csrbank3_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6915: Assignment to vns_netsoc_csrbank3_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6916: Assignment to vns_netsoc_csrbank3_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6917: Assignment to vns_netsoc_csrbank3_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6918: Assignment to vns_netsoc_csrbank3_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6919: Assignment to vns_netsoc_csrbank3_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6920: Assignment to vns_netsoc_csrbank3_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6921: Assignment to vns_netsoc_csrbank3_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6922: Assignment to vns_netsoc_csrbank3_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6923: Assignment to vns_netsoc_csrbank3_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6924: Assignment to vns_netsoc_csrbank3_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6925: Assignment to vns_netsoc_csrbank3_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6926: Assignment to vns_netsoc_csrbank3_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6927: Assignment to vns_netsoc_csrbank3_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6928: Assignment to vns_netsoc_csrbank3_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6929: Assignment to vns_netsoc_csrbank3_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6930: Assignment to vns_netsoc_csrbank3_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6931: Assignment to vns_netsoc_csrbank3_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6932: Assignment to vns_netsoc_csrbank3_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6933: Assignment to vns_netsoc_csrbank3_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6934: Assignment to vns_netsoc_csrbank3_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6935: Assignment to vns_netsoc_csrbank3_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6936: Assignment to vns_netsoc_csrbank3_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6937: Assignment to vns_netsoc_csrbank3_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6938: Assignment to vns_netsoc_csrbank3_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6939: Assignment to vns_netsoc_csrbank3_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6940: Assignment to vns_netsoc_csrbank3_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6941: Assignment to vns_netsoc_csrbank3_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6942: Assignment to vns_netsoc_csrbank3_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6943: Assignment to vns_netsoc_csrbank3_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6944: Assignment to vns_netsoc_csrbank3_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6945: Assignment to vns_netsoc_csrbank3_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6946: Assignment to vns_netsoc_csrbank3_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6947: Assignment to vns_netsoc_csrbank3_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6997: Assignment to soc_netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7013: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7014: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7015: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7016: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7017: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7018: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7019: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7020: Assignment to vns_netsoc_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7023: Assignment to soc_netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7039: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7040: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7041: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7042: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7043: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7044: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7045: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7046: Assignment to vns_netsoc_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7047: Assignment to soc_netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7049: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7050: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7051: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7052: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7053: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7054: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7055: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7056: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7057: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7058: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7059: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7060: Assignment to vns_netsoc_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7061: Assignment to vns_netsoc_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7062: Assignment to vns_netsoc_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7107: Assignment to vns_netsoc_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7108: Assignment to vns_netsoc_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7135: Assignment to soc_netsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7137: Assignment to vns_netsoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7138: Assignment to vns_netsoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7139: Assignment to vns_netsoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7140: Assignment to vns_netsoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7141: Assignment to vns_netsoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7142: Assignment to vns_netsoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7143: Assignment to vns_netsoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7144: Assignment to vns_netsoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7145: Assignment to soc_netsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7146: Assignment to soc_netsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7172: Assignment to vns_netsoc_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7173: Assignment to vns_netsoc_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7174: Assignment to vns_netsoc_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7175: Assignment to vns_netsoc_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7176: Assignment to soc_netsoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7177: Assignment to soc_netsoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7219: Assignment to vns_netsoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7229: Assignment to vns_netsoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8509: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8497: Assignment to soc_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8676: Assignment to soc_liteethphygmiimiitx_gmii_tx_pads_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8815: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8782: Assignment to soc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8864: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8865: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9037: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9057: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8849: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11353: Assignment to soc_netsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11370: Assignment to soc_netsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11433: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11436: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11445: Assignment to soc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12609: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12623: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12637: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12651: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12665: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12679: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12693: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12707: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <BUFGMUX>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12765: Assignment to soc_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12781: Assignment to soc_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12797: Assignment to soc_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12811: Assignment to soc_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12827: Assignment to soc_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12843: Assignment to soc_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12857: Assignment to soc_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13045: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13065: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11281: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11281: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11281: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11281: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11281: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11281: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <soc_ddrphy_record1_odt> equivalent to <soc_ddrphy_record0_odt> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_liteethphygmiimiirx_gmii_rx_source_valid> equivalent to <soc_liteethphygmiimiirx_gmii_rx_dv_d> has been removed
    Register <memadr_27> equivalent to <memadr_13> has been removed
    Register <memadr_25> equivalent to <memadr_13> has been removed
    Register <memadr_23> equivalent to <memadr_13> has been removed
    Register <memadr_21> equivalent to <memadr_13> has been removed
    Register <memadr_19> equivalent to <memadr_13> has been removed
    Register <memadr_17> equivalent to <memadr_13> has been removed
    Register <memadr_15> equivalent to <memadr_13> has been removed
    Register <memadr_28> equivalent to <memadr_10> has been removed
    Register <memadr_26> equivalent to <memadr_10> has been removed
    Register <memadr_24> equivalent to <memadr_10> has been removed
    Register <memadr_22> equivalent to <memadr_10> has been removed
    Register <memadr_20> equivalent to <memadr_10> has been removed
    Register <memadr_18> equivalent to <memadr_10> has been removed
    Register <memadr_16> equivalent to <memadr_10> has been removed
    Register <memadr_14> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <soc_ddrphy_record1_cke> equivalent to <soc_ddrphy_record0_cke> has been removed
    Found 1-bit register for signal <soc_toggle_i>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_pads_d_rx_dv>.
    Found 8-bit register for signal <soc_liteethphygmiimiirx_pads_d_rx_data>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_gmii_rx_dv_d>.
    Found 8-bit register for signal <soc_liteethphygmiimiirx_gmii_rx_source_payload_data>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_converter_reset>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_converter_sink_valid>.
    Found 4-bit register for signal <soc_liteethphygmiimiirx_converter_sink_payload_data>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_converter_converter_strobe_all>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_converter_converter_demux>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_converter_converter_source_last>.
    Found 8-bit register for signal <soc_liteethphygmiimiirx_converter_converter_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <soc_liteethphygmiimiitx_gmii_tx_pads_tx_en>.
    Found 8-bit register for signal <soc_liteethphygmiimiitx_gmii_tx_pads_tx_data>.
    Found 1-bit register for signal <soc_liteethphygmiimiitx_gmii_tx_sink_ready>.
    Found 1-bit register for signal <soc_liteethphygmiimiitx_mii_tx_pads_tx_en>.
    Found 1-bit register for signal <soc_liteethphygmiimiitx_converter_converter_sink_ready>.
    Found 4-bit register for signal <soc_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_ddrphy_phase_sel>.
    Found 1-bit register for signal <soc_ddrphy_phase_half>.
    Found 1-bit register for signal <soc_ddrphy_record0_odt>.
    Found 13-bit register for signal <soc_ddrphy_record0_address>.
    Found 3-bit register for signal <soc_ddrphy_record0_bank>.
    Found 1-bit register for signal <soc_ddrphy_record0_cke>.
    Found 1-bit register for signal <soc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <soc_ddrphy_record1_address>.
    Found 3-bit register for signal <soc_ddrphy_record1_bank>.
    Found 1-bit register for signal <soc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_ddrphy_postamble>.
    Found 2-bit register for signal <soc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <soc_netsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_interface_we>.
    Found 8-bit register for signal <soc_netsoc_interface_dat_w>.
    Found 14-bit register for signal <soc_netsoc_interface_adr>.
    Found 32-bit register for signal <soc_netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_netsoc_counter>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <soc_netsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <soc_netsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <soc_netsoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_source_valid>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_rx_r>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <soc_netsoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <soc_netsoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <soc_netsoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <soc_netsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <soc_netsoc_uart_tx_pending>.
    Found 1-bit register for signal <soc_netsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <soc_netsoc_uart_rx_pending>.
    Found 1-bit register for signal <soc_netsoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <soc_netsoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_netsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_netsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_netsoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_netsoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_netsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_netsoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_netsoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <soc_netsoc_timer0_value>.
    Found 32-bit register for signal <soc_netsoc_timer0_value_status>.
    Found 1-bit register for signal <soc_netsoc_timer0_zero_pending>.
    Found 1-bit register for signal <soc_netsoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 1-bit register for signal <soc_ddrphy_phase_sys>.
    Found 1-bit register for signal <soc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <soc_ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <soc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <soc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <soc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <soc_netsoc_sdram_timer_count>.
    Found 13-bit register for signal <soc_netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_netsoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_netsoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_row_opened>.
    Found 13-bit register for signal <soc_netsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_netsoc_sdram_time0>.
    Found 4-bit register for signal <soc_netsoc_sdram_time1>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <soc_netsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_wrdata_en>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <soc_netsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_wrdata_en>.
    Found 3-bit register for signal <soc_netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid5>.
    Found 1-bit register for signal <soc_netsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <soc_liteethphygmiimiirx_mux_sel>.
    Found 24-bit register for signal <soc_sys_counter>.
    Found 1-bit register for signal <soc_toggle_o_r>.
    Found 2-bit register for signal <vns_liteethphygmiimii_state>.
    Found 9-bit register for signal <soc_counter>.
    Found 32-bit register for signal <soc_preamble_errors_status>.
    Found 32-bit register for signal <soc_crc_errors_status>.
    Found 1-bit register for signal <soc_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_writer_counter>.
    Found 1-bit register for signal <soc_writer_slot>.
    Found 1-bit register for signal <soc_writer_fifo_produce>.
    Found 1-bit register for signal <soc_writer_fifo_consume>.
    Found 2-bit register for signal <soc_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_writer_errors_status>.
    Found 11-bit register for signal <soc_reader_counter>.
    Found 1-bit register for signal <soc_reader_last_d>.
    Found 1-bit register for signal <soc_reader_done_pending>.
    Found 1-bit register for signal <soc_reader_fifo_produce>.
    Found 1-bit register for signal <soc_reader_fifo_consume>.
    Found 2-bit register for signal <soc_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_slave_sel_r>.
    Found 1-bit register for signal <vns_netsoc_grant>.
    Found 6-bit register for signal <vns_netsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_netsoc_count>.
    Found 8-bit register for signal <vns_netsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_netsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_writer_storage_full>.
    Found 1-bit register for signal <soc_reader_slot_storage_full>.
    Found 1-bit register for signal <soc_reader_length_storage_full<10>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<9>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<8>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<7>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<6>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<5>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<4>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<3>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<2>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<1>>.
    Found 1-bit register for signal <soc_reader_length_storage_full<0>>.
    Found 1-bit register for signal <soc_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_reset_storage_full>.
    Found 3-bit register for signal <soc_storage_full>.
    Found 1-bit register for signal <vns_netsoc_sel_r>.
    Found 8-bit register for signal <vns_netsoc_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_netsoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_netsoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_netsoc_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_netsoc_timer0_en_storage_full>.
    Found 1-bit register for signal <soc_netsoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_netsoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_13>.
    Found 10-bit register for signal <soc_eth_counter>.
    Found 4-bit register for signal <soc_liteethphygmiimiitx_mii_tx_pads_tx_data>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <soc_netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_liteethphygmiimii_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <soc_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1778_OUT> created at line 8583.
    Found 2-bit subtractor for signal <soc_crc32_inserter_cnt[1]_GND_1_o_sub_1834_OUT> created at line 8718.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_1870_OUT> created at line 8775.
    Found 5-bit subtractor for signal <soc_netsoc_uart_tx_fifo_level0[4]_GND_1_o_sub_1931_OUT> created at line 8976.
    Found 5-bit subtractor for signal <soc_netsoc_uart_rx_fifo_level0[4]_GND_1_o_sub_1940_OUT> created at line 8998.
    Found 32-bit subtractor for signal <soc_netsoc_timer0_value[31]_GND_1_o_sub_1944_OUT> created at line 9019.
    Found 10-bit subtractor for signal <soc_netsoc_sdram_timer_count[9]_GND_1_o_sub_1980_OUT> created at line 9107.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2001_OUT> created at line 9165.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_2005_OUT> created at line 9188.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2017_OUT> created at line 9215.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_2021_OUT> created at line 9238.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2033_OUT> created at line 9265.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_2037_OUT> created at line 9288.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2049_OUT> created at line 9315.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2053_OUT> created at line 9338.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2065_OUT> created at line 9365.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2069_OUT> created at line 9388.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2081_OUT> created at line 9415.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2085_OUT> created at line 9438.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2097_OUT> created at line 9465.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2101_OUT> created at line 9488.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2113_OUT> created at line 9515.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2117_OUT> created at line 9538.
    Found 5-bit subtractor for signal <soc_netsoc_sdram_time0[4]_GND_1_o_sub_2121_OUT> created at line 9549.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_time1[3]_GND_1_o_sub_2124_OUT> created at line 9556.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_twtrcon_count[2]_GND_1_o_sub_2245_OUT> created at line 10071.
    Found 2-bit subtractor for signal <soc_writer_fifo_level[1]_GND_1_o_sub_2327_OUT> created at line 10209.
    Found 2-bit subtractor for signal <soc_reader_fifo_level[1]_GND_1_o_sub_2338_OUT> created at line 10242.
    Found 20-bit subtractor for signal <vns_netsoc_count[19]_GND_1_o_sub_2341_OUT> created at line 10282.
    Found 7-bit adder for signal <soc_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_857_OUT> created at line 6128.
    Found 7-bit adder for signal <soc_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_860_OUT> created at line 6137.
    Found 7-bit adder for signal <soc_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_879_OUT> created at line 6171.
    Found 7-bit adder for signal <soc_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_882_OUT> created at line 6180.
    Found 32-bit adder for signal <soc_writer_errors_status[31]_GND_1_o_add_935_OUT> created at line 6428.
    Found 11-bit adder for signal <soc_reader_counter[10]_GND_1_o_add_959_OUT> created at line 6460.
    Found 10-bit adder for signal <soc_eth_counter[9]_GND_1_o_add_1756_OUT> created at line 8498.
    Found 1-bit adder for signal <soc_liteethphygmiimiirx_converter_converter_demux_PWR_1_o_add_1758_OUT<0>> created at line 8518.
    Found 3-bit adder for signal <soc_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1768_OUT> created at line 8567.
    Found 3-bit adder for signal <soc_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1772_OUT> created at line 8574.
    Found 3-bit adder for signal <soc_crc32_checker_syncfifo_level[2]_GND_1_o_add_1775_OUT> created at line 8579.
    Found 2-bit adder for signal <soc_rx_converter_converter_demux[1]_GND_1_o_add_1784_OUT> created at line 8606.
    Found 1-bit adder for signal <soc_liteethphygmiimiitx_converter_converter_mux_PWR_1_o_add_1826_OUT<0>> created at line 8695.
    Found 4-bit adder for signal <soc_tx_gap_inserter_counter[3]_GND_1_o_add_1827_OUT> created at line 8702.
    Found 3-bit adder for signal <soc_preamble_inserter_cnt[2]_GND_1_o_add_1830_OUT> created at line 8710.
    Found 16-bit adder for signal <soc_padding_inserter_counter[15]_GND_1_o_add_1838_OUT> created at line 8732.
    Found 2-bit adder for signal <soc_tx_converter_converter_mux[1]_GND_1_o_add_1841_OUT> created at line 8749.
    Found 1-bit adder for signal <soc_ddrphy_phase_sel_PWR_1_o_add_1875_OUT<0>> created at line 8786.
    Found 1-bit adder for signal <soc_ddrphy_phase_half_PWR_1_o_add_1876_OUT<0>> created at line 8788.
    Found 32-bit adder for signal <soc_netsoc_ctrl_bus_errors[31]_GND_1_o_add_1886_OUT> created at line 8852.
    Found 2-bit adder for signal <soc_netsoc_counter[1]_GND_1_o_add_1893_OUT> created at line 8877.
    Found 4-bit adder for signal <soc_netsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1896_OUT> created at line 8891.
    Found 33-bit adder for signal <n6879> created at line 8907.
    Found 4-bit adder for signal <soc_netsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1908_OUT> created at line 8920.
    Found 33-bit adder for signal <n6884> created at line 8939.
    Found 4-bit adder for signal <soc_netsoc_uart_tx_fifo_produce[3]_GND_1_o_add_1924_OUT> created at line 8965.
    Found 4-bit adder for signal <soc_netsoc_uart_tx_fifo_consume[3]_GND_1_o_add_1926_OUT> created at line 8968.
    Found 5-bit adder for signal <soc_netsoc_uart_tx_fifo_level0[4]_GND_1_o_add_1928_OUT> created at line 8972.
    Found 4-bit adder for signal <soc_netsoc_uart_rx_fifo_produce[3]_GND_1_o_add_1933_OUT> created at line 8987.
    Found 4-bit adder for signal <soc_netsoc_uart_rx_fifo_consume[3]_GND_1_o_add_1935_OUT> created at line 8990.
    Found 5-bit adder for signal <soc_netsoc_uart_rx_fifo_level0[4]_GND_1_o_add_1937_OUT> created at line 8994.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_1948_OUT> created at line 9035.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_1955_OUT> created at line 9049.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_1968_OUT> created at line 9075.
    Found 4-bit adder for signal <soc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1974_OUT> created at line 9086.
    Found 4-bit adder for signal <soc_netsoc_sdram_generator_counter[3]_GND_1_o_add_1988_OUT> created at line 9137.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1994_OUT> created at line 9154.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1996_OUT> created at line 9157.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1998_OUT> created at line 9161.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2010_OUT> created at line 9204.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2012_OUT> created at line 9207.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2014_OUT> created at line 9211.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2026_OUT> created at line 9254.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2028_OUT> created at line 9257.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2030_OUT> created at line 9261.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2042_OUT> created at line 9304.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2044_OUT> created at line 9307.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2046_OUT> created at line 9311.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2058_OUT> created at line 9354.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2060_OUT> created at line 9357.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2062_OUT> created at line 9361.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2074_OUT> created at line 9404.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2076_OUT> created at line 9407.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2078_OUT> created at line 9411.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2090_OUT> created at line 9454.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2092_OUT> created at line 9457.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2094_OUT> created at line 9461.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2106_OUT> created at line 9504.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2108_OUT> created at line 9507.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2110_OUT> created at line 9511.
    Found 25-bit adder for signal <n6958> created at line 10082.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2249_OUT> created at line 10091.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2251_OUT> created at line 10094.
    Found 24-bit adder for signal <soc_sys_counter[23]_GND_1_o_add_2309_OUT> created at line 10167.
    Found 9-bit adder for signal <soc_counter[8]_GND_1_o_add_2312_OUT> created at line 10173.
    Found 32-bit adder for signal <soc_preamble_errors_status[31]_GND_1_o_add_2314_OUT> created at line 10176.
    Found 32-bit adder for signal <soc_crc_errors_status[31]_GND_1_o_add_2316_OUT> created at line 10179.
    Found 32-bit adder for signal <soc_writer_counter[31]_GND_1_o_add_2318_OUT> created at line 10191.
    Found 1-bit adder for signal <soc_writer_slot_PWR_1_o_add_2321_OUT<0>> created at line 10195.
    Found 1-bit adder for signal <soc_writer_fifo_produce_PWR_1_o_add_2322_OUT<0>> created at line 10198.
    Found 1-bit adder for signal <soc_writer_fifo_consume_PWR_1_o_add_2323_OUT<0>> created at line 10201.
    Found 2-bit adder for signal <soc_writer_fifo_level[1]_GND_1_o_add_2324_OUT> created at line 10205.
    Found 1-bit adder for signal <soc_reader_fifo_produce_PWR_1_o_add_2333_OUT<0>> created at line 10231.
    Found 1-bit adder for signal <soc_reader_fifo_consume_PWR_1_o_add_2334_OUT<0>> created at line 10234.
    Found 2-bit adder for signal <soc_reader_fifo_level[1]_GND_1_o_add_2335_OUT> created at line 10238.
    Found 8x8-bit Read Only RAM for signal <soc_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_764_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 1-bit 3-to-1 multiplexer for signal <soc_netsoc_ack> created at line 5288.
    Found 8-bit 4-to-1 multiplexer for signal <soc_crc32_inserter_cnt[1]_soc_crc32_inserter_value[7]_wide_mux_786_OUT> created at line 5776.
    Found 10-bit 4-to-1 multiplexer for signal <soc_tx_converter_converter_source_payload_data> created at line 6046.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 7305.
    Found 13-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 7334.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 7392.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 7421.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 7479.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 7508.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 7537.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 7566.
    Found 13-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 7595.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 7653.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 7682.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 7740.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 7769.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 7798.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed7> created at line 8248.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 8265.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 8282.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 8299.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 8316.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 8333.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 8350.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed14> created at line 8367.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 8384.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 8401.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 8418.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 8435.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 8452.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 8469.
    Found 40-bit 4-to-1 multiplexer for signal <soc_rx_converter_converter_demux[1]_soc_rx_converter_converter_source_payload_data[39]_wide_mux_1787_OUT> created at line 8624.
    Found 8-bit 12-to-1 multiplexer for signal <vns_netsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2343_OUT> created at line 10289.
    Found 8-bit 31-to-1 multiplexer for signal <vns_netsoc_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_2345_OUT> created at line 10334.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_2347_OUT> created at line 10448.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2359_OUT> created at line 10781.
    Found 8-bit 21-to-1 multiplexer for signal <vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2362_OUT> created at line 10803.
    Found 8-bit 7-to-1 multiplexer for signal <vns_netsoc_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2364_OUT> created at line 10893.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_interface8_bank_bus_adr[1]_vns_netsoc_csrbank8_tuning_word0_w[7]_wide_mux_2367_OUT> created at line 10920.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 11525
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 11525
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 11525
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 11525
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 12751
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_row_hit> created at line 3571
    Found 13-bit comparator not equal for signal <n0278> created at line 3587
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_row_hit> created at line 3733
    Found 13-bit comparator not equal for signal <n0367> created at line 3749
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_row_hit> created at line 3895
    Found 13-bit comparator not equal for signal <n0451> created at line 3911
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_row_hit> created at line 4057
    Found 13-bit comparator not equal for signal <n0535> created at line 4073
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_row_hit> created at line 4219
    Found 13-bit comparator not equal for signal <n0619> created at line 4235
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_row_hit> created at line 4381
    Found 13-bit comparator not equal for signal <n0703> created at line 4397
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_row_hit> created at line 4543
    Found 13-bit comparator not equal for signal <n0787> created at line 4559
    Found 13-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_row_hit> created at line 4705
    Found 13-bit comparator not equal for signal <n0871> created at line 4721
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_467_o> created at line 4916
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_468_o> created at line 4916
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_469_o> created at line 4917
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_470_o> created at line 4917
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_471_o> created at line 4918
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_472_o> created at line 4918
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_473_o> created at line 4919
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_474_o> created at line 4919
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_475_o> created at line 4920
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_476_o> created at line 4920
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_477_o> created at line 4921
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_478_o> created at line 4921
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_479_o> created at line 4922
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_480_o> created at line 4922
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_481_o> created at line 4923
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_482_o> created at line 4923
    Found 21-bit comparator equal for signal <soc_netsoc_tag_do_tag[20]_GND_1_o_equal_686_o> created at line 5224
    Found 24-bit comparator greater for signal <GND_1_o_soc_sys_counter[23]_LessThan_726_o> created at line 5346
    Found 16-bit comparator greater for signal <_n10269> created at line 5939
    Found 1-bit comparator equal for signal <soc_tx_cdc_graycounter0_q[6]_soc_tx_cdc_consume_wdomain[6]_equal_850_o> created at line 6118
    Found 1-bit comparator equal for signal <soc_tx_cdc_graycounter0_q[5]_soc_tx_cdc_consume_wdomain[5]_equal_851_o> created at line 6118
    Found 5-bit comparator not equal for signal <n2003> created at line 6118
    Found 7-bit comparator not equal for signal <n2006> created at line 6119
    Found 1-bit comparator equal for signal <soc_rx_cdc_graycounter0_q[6]_soc_rx_cdc_consume_wdomain[6]_equal_872_o> created at line 6161
    Found 1-bit comparator equal for signal <soc_rx_cdc_graycounter0_q[5]_soc_rx_cdc_consume_wdomain[5]_equal_873_o> created at line 6161
    Found 5-bit comparator not equal for signal <n2038> created at line 6161
    Found 7-bit comparator equal for signal <n2041> created at line 6162
    Found 11-bit comparator greater for signal <soc_reader_last_INV_232_o> created at line 6460
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1751_o> created at line 8486
    Found 1-bit comparator equal for signal <soc_ddrphy_phase_half_soc_ddrphy_phase_sys_equal_1875_o> created at line 8783
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_1948_o> created at line 9034
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_2746_o> created at line 11520
    WARNING:Xst:2404 -  FFs/Latches <soc_liteethphygmiimiitx_mii_tx_pads_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred  91 Adder/Subtractor(s).
	inferred 2292 D-type flip-flop(s).
	inferred  48 Comparator(s).
	inferred 690 Multiplexer(s).
	inferred   5 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 45
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x10-bit dual-port RAM                               : 2
 256x21-bit dual-port RAM                              : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 106
 1-bit adder                                           : 9
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 8
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 1
 24-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 19
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 9
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 558
 1-bit register                                        : 296
 10-bit register                                       : 7
 11-bit register                                       : 2
 13-bit register                                       : 15
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 17
 20-bit register                                       : 1
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 7
 25-bit register                                       : 1
 3-bit register                                        : 42
 30-bit register                                       : 10
 32-bit register                                       : 42
 4-bit register                                        : 29
 40-bit register                                       : 1
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 6
 7-bit register                                        : 17
 8-bit register                                        : 43
 9-bit register                                        : 3
# Comparators                                          : 59
 1-bit comparator equal                                : 22
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 838
 1-bit 2-to-1 multiplexer                              : 520
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 58
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 13
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 6
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 103
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 23
# Xors                                                 : 111
 1-bit xor2                                            : 69
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_eth_counter>: 1 register on signal <soc_eth_counter>.
The following registers are absorbed into counter <soc_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_liteethphygmiimiirx_converter_converter_demux>: 1 register on signal <soc_liteethphygmiimiirx_converter_converter_demux>.
The following registers are absorbed into counter <soc_crc32_checker_syncfifo_produce>: 1 register on signal <soc_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_crc32_checker_syncfifo_consume>: 1 register on signal <soc_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_rx_converter_converter_demux>: 1 register on signal <soc_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_crc32_checker_syncfifo_level>: 1 register on signal <soc_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_tx_gap_inserter_counter>: 1 register on signal <soc_tx_gap_inserter_counter>.
The following registers are absorbed into accumulator <soc_crc32_inserter_cnt>: 1 register on signal <soc_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_preamble_inserter_cnt>: 1 register on signal <soc_preamble_inserter_cnt>.
The following registers are absorbed into counter <soc_padding_inserter_counter>: 1 register on signal <soc_padding_inserter_counter>.
The following registers are absorbed into counter <soc_liteethphygmiimiitx_converter_converter_mux>: 1 register on signal <soc_liteethphygmiimiitx_converter_converter_mux>.
The following registers are absorbed into counter <soc_tx_converter_converter_mux>: 1 register on signal <soc_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_writer_fifo_level>: 1 register on signal <soc_writer_fifo_level>.
The following registers are absorbed into counter <soc_writer_slot>: 1 register on signal <soc_writer_slot>.
The following registers are absorbed into counter <soc_ddrphy_phase_half>: 1 register on signal <soc_ddrphy_phase_half>.
The following registers are absorbed into counter <soc_ddrphy_phase_sel>: 1 register on signal <soc_ddrphy_phase_sel>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_netsoc_sdram_timer_count>: 1 register on signal <soc_netsoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_netsoc_ctrl_bus_errors>: 1 register on signal <soc_netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_netsoc_uart_phy_tx_bitcount>: 1 register on signal <soc_netsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <soc_netsoc_counter>: 1 register on signal <soc_netsoc_counter>.
The following registers are absorbed into counter <soc_netsoc_uart_phy_rx_bitcount>: 1 register on signal <soc_netsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <soc_netsoc_uart_tx_fifo_consume>: 1 register on signal <soc_netsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_netsoc_uart_tx_fifo_produce>: 1 register on signal <soc_netsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_netsoc_uart_tx_fifo_level0>: 1 register on signal <soc_netsoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_netsoc_uart_rx_fifo_consume>: 1 register on signal <soc_netsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_netsoc_uart_rx_fifo_produce>: 1 register on signal <soc_netsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_netsoc_uart_rx_fifo_level0>: 1 register on signal <soc_netsoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_ddrphy_bitslip_cnt>: 1 register on signal <soc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_twtrcon_count>: 1 register on signal <soc_netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_sys_counter>: 1 register on signal <soc_sys_counter>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_preamble_errors_status>: 1 register on signal <soc_preamble_errors_status>.
The following registers are absorbed into counter <soc_counter>: 1 register on signal <soc_counter>.
The following registers are absorbed into counter <soc_crc_errors_status>: 1 register on signal <soc_crc_errors_status>.
The following registers are absorbed into counter <soc_writer_fifo_produce>: 1 register on signal <soc_writer_fifo_produce>.
The following registers are absorbed into accumulator <soc_writer_counter>: 1 register on signal <soc_writer_counter>.
The following registers are absorbed into counter <soc_writer_fifo_consume>: 1 register on signal <soc_writer_fifo_consume>.
The following registers are absorbed into counter <soc_reader_fifo_produce>: 1 register on signal <soc_reader_fifo_produce>.
The following registers are absorbed into counter <soc_reader_fifo_level>: 1 register on signal <soc_reader_fifo_level>.
The following registers are absorbed into counter <soc_reader_fifo_consume>: 1 register on signal <soc_reader_fifo_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_time0>: 1 register on signal <soc_netsoc_sdram_time0>.
The following registers are absorbed into counter <soc_netsoc_sdram_time1>: 1 register on signal <soc_netsoc_sdram_time1>.
The following registers are absorbed into counter <vns_netsoc_count>: 1 register on signal <vns_netsoc_count>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_writer_sink_sink_valid_soc_writer_ongoing_AND_464_o_0> | high     |
    |     addrA          | connected to signal <soc_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <soc_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <soc_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_reader_source_source_last,"00000",soc_reader_source_source_payload_last_be,soc_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_tx_clk>    | rise     |
    |     addrB          | connected to signal <soc_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <soc_netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_netsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_rx_converter_converter_source_last,soc_rx_converter_converter_source_first,soc_rx_converter_converter_source_payload_data<39>,soc_rx_converter_converter_source_payload_data<29>,soc_rx_converter_converter_source_payload_data<19>,soc_rx_converter_converter_source_payload_data<9>,soc_rx_converter_converter_source_payload_data<38>,soc_rx_converter_converter_source_payload_data<28>,soc_rx_converter_converter_source_payload_data<18>,soc_rx_converter_converter_source_payload_data<8>,soc_rx_converter_converter_source_payload_data<37:30>,soc_rx_converter_converter_source_payload_data<27:20>,soc_rx_converter_converter_source_payload_data<17:10>,soc_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_netsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <(soc_netsoc_tag_di_dirty,"00",vns_rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram0_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <soc_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram0_we<1>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <soc_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram0_we<2>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <soc_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram0_we<3>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <soc_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram1_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <soc_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram1_we<1>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <soc_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram1_we<2>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <soc_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_sram1_we<3>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <soc_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_netsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_preamble_checker_source_last,soc_preamble_checker_source_first,"00",soc_liteethphygmiimiirx_mux_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_soc_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_764_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:11>,soc_netsoc_port_cmd_payload_addr<7:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_writer_counter,soc_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_reader_length_storage_full,soc_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 37
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 21
 11-bit adder                                          : 1
 2-bit adder                                           : 4
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 85
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 3
 3-bit down counter                                    : 9
 3-bit up counter                                      : 19
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 4
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 5
 8-bit down counter                                    : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 2957
 Flip-Flops                                            : 2957
# Comparators                                          : 59
 1-bit comparator equal                                : 22
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 13-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1385
 1-bit 2-to-1 multiplexer                              : 1105
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 68
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 11
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 6
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 73
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 23
# Xors                                                 : 111
 1-bit xor2                                            : 69
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <soc_liteethphygmiimiirx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <soc_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_liteethphygmiimiirx_gmii_rx_source_payload_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_liteethphygmiimiirx_converter_sink_payload_data_3> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <soc_liteethphygmiimiirx_gmii_rx_source_payload_data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_liteethphygmiimiirx_converter_sink_payload_data_2> 
INFO:Xst:2261 - The FF/Latch <soc_liteethphygmiimiirx_gmii_rx_source_payload_data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_liteethphygmiimiirx_converter_sink_payload_data_1> 
INFO:Xst:2261 - The FF/Latch <soc_liteethphygmiimiirx_gmii_rx_source_payload_data_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_liteethphygmiimiirx_converter_sink_payload_data_0> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <vns_multiplexer_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 010   | 011
 011   | 010
 101   | 110
 110   | 111
 111   | 101
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_liteethphygmiimii_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <soc_netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_20> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_21> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_22> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_ddrphy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_ddrphy_record3_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_2> <soc_ddrphy_record3_wrdata_mask_3> <soc_ddrphy_record2_wrdata_mask_0> <soc_ddrphy_record2_wrdata_mask_1> <soc_ddrphy_record2_wrdata_mask_2> <soc_ddrphy_record2_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_tx_cdc_graycounter1_q_binary_6> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_netsoc_sdram_bandwidth_counter_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 27.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <memadr_2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_rddata_sr_4_BRB7> 
INFO:Xst:2261 - The FF/Latch <memadr_2_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_rddata_sr_4_BRB6> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_cmd_is_read> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_sdram_dfi_p1_rddata_en_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
	Register(s) soc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_1_BRB0 soc_ddrphy_rddata_sr_1_BRB1 soc_ddrphy_rddata_sr_1_BRB2 soc_ddrphy_rddata_sr_1_BRB3 soc_ddrphy_rddata_sr_1_BRB4 soc_ddrphy_rddata_sr_1_BRB5.
	Register(s) soc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_2_BRB0 soc_ddrphy_rddata_sr_2_BRB1 soc_ddrphy_rddata_sr_2_BRB2 soc_ddrphy_rddata_sr_2_BRB3 soc_ddrphy_rddata_sr_2_BRB5 soc_ddrphy_rddata_sr_2_BRB6 soc_ddrphy_rddata_sr_2_BRB7 soc_ddrphy_rddata_sr_2_BRB8 soc_ddrphy_rddata_sr_2_BRB9 soc_ddrphy_rddata_sr_2_BRB10 soc_ddrphy_rddata_sr_2_BRB11.
	Register(s) soc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_3_BRB0 soc_ddrphy_rddata_sr_3_BRB1 soc_ddrphy_rddata_sr_3_BRB2 soc_ddrphy_rddata_sr_3_BRB3 soc_ddrphy_rddata_sr_3_BRB4 soc_ddrphy_rddata_sr_3_BRB5 soc_ddrphy_rddata_sr_3_BRB6 soc_ddrphy_rddata_sr_3_BRB8 soc_ddrphy_rddata_sr_3_BRB9 soc_ddrphy_rddata_sr_3_BRB10 soc_ddrphy_rddata_sr_3_BRB11 soc_ddrphy_rddata_sr_3_BRB12 soc_ddrphy_rddata_sr_3_BRB13 soc_ddrphy_rddata_sr_3_BRB14 soc_ddrphy_rddata_sr_3_BRB15 soc_ddrphy_rddata_sr_3_BRB16 soc_ddrphy_rddata_sr_3_BRB21.
	Register(s) soc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_4_BRB0 soc_ddrphy_rddata_sr_4_BRB1 soc_ddrphy_rddata_sr_4_BRB2 soc_ddrphy_rddata_sr_4_BRB3 soc_ddrphy_rddata_sr_4_BRB4 soc_ddrphy_rddata_sr_4_BRB5 soc_ddrphy_rddata_sr_4_BRB7 soc_ddrphy_rddata_sr_4_BRB8 soc_ddrphy_rddata_sr_4_BRB9 soc_ddrphy_rddata_sr_4_BRB10 soc_ddrphy_rddata_sr_4_BRB11 soc_ddrphy_rddata_sr_4_BRB12 soc_ddrphy_rddata_sr_4_BRB13 soc_ddrphy_rddata_sr_4_BRB14 soc_ddrphy_rddata_sr_4_BRB15 soc_ddrphy_rddata_sr_4_BRB16 soc_ddrphy_rddata_sr_4_BRB17 soc_ddrphy_rddata_sr_4_BRB18 soc_ddrphy_rddata_sr_4_BRB19 soc_ddrphy_rddata_sr_4_BRB20.
	Register(s) soc_ddrphy_record0_cke has(ve) been backward balanced into : soc_ddrphy_record0_cke_BRB0 .
	Register(s) soc_ddrphy_record0_odt has(ve) been backward balanced into : soc_ddrphy_record0_odt_BRB0 soc_ddrphy_record0_odt_BRB1.
	Register(s) soc_netsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : soc_netsoc_sdram_dfi_p0_rddata_en_BRB0 soc_netsoc_sdram_dfi_p0_rddata_en_BRB1 soc_netsoc_sdram_dfi_p0_rddata_en_BRB2 soc_netsoc_sdram_dfi_p0_rddata_en_BRB3 soc_netsoc_sdram_dfi_p0_rddata_en_BRB4 soc_netsoc_sdram_dfi_p0_rddata_en_BRB5 soc_netsoc_sdram_dfi_p0_rddata_en_BRB6 soc_netsoc_sdram_dfi_p0_rddata_en_BRB7 soc_netsoc_sdram_dfi_p0_rddata_en_BRB8 soc_netsoc_sdram_dfi_p0_rddata_en_BRB9 soc_netsoc_sdram_dfi_p0_rddata_en_BRB10 soc_netsoc_sdram_dfi_p0_rddata_en_BRB12 soc_netsoc_sdram_dfi_p0_rddata_en_BRB13 soc_netsoc_sdram_dfi_p0_rddata_en_BRB14 soc_netsoc_sdram_dfi_p0_rddata_en_BRB15 soc_netsoc_sdram_dfi_p0_rddata_en_BRB16 soc_netsoc_sdram_dfi_p0_rddata_en_BRB17 soc_netsoc_sdram_dfi_p0_rddata_en_BRB18 soc_netsoc_sdram_dfi_p0_rddata_en_BRB19 soc_netsoc_sdram_dfi_p0_rddata_en_BRB20 soc_netsoc_sdram_dfi_p0_rddata_en_BRB21.
	Register(s) soc_netsoc_sdram_dfi_p1_rddata_en has(ve) been backward balanced into : soc_netsoc_sdram_dfi_p1_rddata_en_BRB5.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB9 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB5 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29 vns_new_master_rdata_valid2_BRB30 vns_new_master_rdata_valid2_BRB31 vns_new_master_rdata_valid2_BRB32 vns_new_master_rdata_valid2_BRB33 vns_new_master_rdata_valid2_BRB34 vns_new_master_rdata_valid2_BRB35.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5 vns_new_master_rdata_valid3_BRB6 vns_new_master_rdata_valid3_BRB7 vns_new_master_rdata_valid3_BRB8.
	Register(s) vns_new_master_rdata_valid4 has(ve) been backward balanced into : vns_new_master_rdata_valid4_BRB0 vns_new_master_rdata_valid4_BRB1 vns_new_master_rdata_valid4_BRB2.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <soc_ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB3>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid4_BRB1>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid4_BRB2>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB5>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB11>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB13>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB16>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB6>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB9>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB11>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB15>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB17>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB32>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB34>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB35>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3442
 Flip-Flops                                            : 3442
# Shift Registers                                      : 48
 2-bit shift register                                  : 10
 3-bit shift register                                  : 32
 4-bit shift register                                  : 4
 5-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6783
#      GND                         : 1
#      INV                         : 124
#      LUT1                        : 266
#      LUT2                        : 720
#      LUT3                        : 759
#      LUT4                        : 610
#      LUT5                        : 855
#      LUT6                        : 1960
#      MUXCY                       : 734
#      MUXF7                       : 88
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 633
# FlipFlops/Latches                : 3501
#      FD                          : 208
#      FDE                         : 149
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 797
#      FDRE                        : 2139
#      FDS                         : 33
#      FDSE                        : 157
#      ODDR2                       : 6
# RAMS                             : 367
#      RAM16X1D                    : 245
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 43
#      RAMB8BWER                   : 15
# Shift Registers                  : 48
#      SRLC16E                     : 48
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGMUX                     : 1
# IO Buffers                       : 78
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFG                       : 3
#      IOBUF                       : 21
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3501  out of  54576     6%  
 Number of Slice LUTs:                 5960  out of  27288    21%  
    Number used as Logic:              5294  out of  27288    19%  
    Number used as Memory:              666  out of   6408    10%  
       Number used as RAM:              618
       Number used as SRL:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7006
   Number with an unused Flip Flop:    3505  out of   7006    50%  
   Number with an unused LUT:          1046  out of   7006    14%  
   Number of fully used LUT-FF pairs:  2455  out of   7006    35%  
   Number of unique control sets:       177

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  80  out of    218    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               51  out of    116    43%  
    Number using Block RAM only:         51
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
eth_clocks_rx                      | IBUFG+BUFGMUX          | 295   |
clk100                             | PLL_ADV:CLKOUT5        | 3553  |
clk100                             | PLL_ADV:CLKOUT2        | 75    |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.694ns (Maximum Frequency: 50.777MHz)
   Minimum input arrival time before clock: 3.278ns
   Maximum output required time after clock: 6.411ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 8.402ns (frequency: 119.016MHz)
  Total number of paths / destination ports: 12239 / 740
-------------------------------------------------------------------------
Delay:               8.402ns (Levels of Logic = 6)
  Source:            soc_rx_cdc_graycounter0_q_5 (FF)
  Destination:       soc_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: soc_rx_cdc_graycounter0_q_5 to soc_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  soc_rx_cdc_graycounter0_q_5 (soc_rx_cdc_graycounter0_q_5)
     LUT6:I0->O            1   0.203   0.808  soc_rx_cdc_asyncfifo_writable3_SW0 (N628)
     LUT5:I2->O            1   0.205   0.944  soc_rx_cdc_asyncfifo_writable3 (soc_rx_cdc_asyncfifo_writable3)
     LUT6:I0->O           26   0.203   1.311  soc_rx_cdc_asyncfifo_writable5 (soc_rx_cdc_asyncfifo_writable)
     LUT5:I3->O            1   0.203   0.924  _n9672_SW0 (N2121)
     LUT6:I1->O            2   0.203   0.721  _n9672 (_n9672)
     LUT2:I0->O            2   0.203   0.616  Mcount_soc_rx_converter_converter_demux_val2 (Mcount_soc_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      8.402ns (2.097ns logic, 6.305ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 19.694ns (frequency: 50.777MHz)
  Total number of paths / destination ports: 920034 / 12831
-------------------------------------------------------------------------
Delay:               3.282ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           1828   0.447   2.405  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.282ns (0.877ns logic, 2.405ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            eth_rx_data<0> (PAD)
  Destination:       soc_liteethphygmiimiirx_pads_d_rx_data_0 (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_rx_data<0> to soc_liteethphygmiimiirx_pads_d_rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  eth_rx_data_0_IBUF (eth_rx_data_0_IBUF)
     FD:D                      0.102          soc_liteethphygmiimiirx_pads_d_rx_data_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 202 / 202
-------------------------------------------------------------------------
Offset:              3.278ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       vns_netsoc_interface5_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to vns_netsoc_interface5_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.864  spiflash4x_dq_1_IOBUF (N312)
     LUT6:I2->O            1   0.203   0.684  Mmux_GND_1_o_vns_netsoc_interface5_bank_bus_adr[1]_mux_2360_OUT1_SW0 (N60)
     LUT6:I4->O            1   0.203   0.000  Mmux_GND_1_o_vns_netsoc_interface5_bank_bus_adr[1]_mux_2360_OUT1 (GND_1_o_vns_netsoc_interface5_bank_bus_adr[1]_mux_2360_OUT<0>)
     FDR:D                     0.102          vns_netsoc_interface5_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.278ns (1.730ns logic, 1.548ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  vns_xilinxasyncresetsynchronizerimpl21 (vns_xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 224 / 188
-------------------------------------------------------------------------
Offset:              6.411ns (Levels of Logic = 4)
  Source:            soc_counter_5 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: soc_counter_5 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  soc_counter_5 (soc_counter_5)
     LUT4:I0->O            2   0.203   0.617  soc_counter_done<8>_SW0 (N4810)
     LUT6:I5->O            2   0.205   0.721  soc_counter_done<8> (soc_counter_done)
     LUT2:I0->O            1   0.203   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      6.411ns (3.629ns logic, 2.782ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_7 (FF)
  Destination:       eth_tx_data<7> (PAD)
  Source Clock:      eth_clocks_rx rising

  Data Path: eth_tx_data_7 to eth_tx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  eth_tx_data_7 (eth_tx_data_7)
     OBUF:I->O                 2.571          eth_tx_data_7_OBUF (eth_tx_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 110
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.105|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   14.608|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    9.287|         |    2.093|         |
eth_clocks_rx  |    8.402|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 81.41 secs
 
--> 


Total memory usage is 520072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  719 (   0 filtered)
Number of infos    :   90 (   0 filtered)

