
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Aug 20 05:36:07 2025
| Design       : led_diaplay_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk      1000.0000    {0.0000 500.0000}   Declared         61           3  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_diaplay_top|clk                       
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk         1.0000 MHz    417.7109 MHz      1000.0000         2.3940        997.606
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        997.606       0.000              0            203
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.278       0.000              0            203
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        997.725       0.000              0             38
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.603       0.000              0             38
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk                               499.800       0.000              0             61
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        998.529       0.000              0            203
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.178       0.000              0            203
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk        998.679       0.000              0             38
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk    led_diaplay_top|clk          0.403       0.000              0             38
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_diaplay_top|clk                               499.800       0.000              0             61
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hc595_ctrl_inst/data_sel_4/opit_0/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.266
  Launch Clock Delay      :  3.810
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.454       3.810         ntR55            
 CLMA_75_462/CLK                                                           r       hc595_ctrl_inst/data_sel_4/opit_0/CLK

 CLMA_75_462/Q0                    tco                   0.203       4.013 r       hc595_ctrl_inst/data_sel_4/opit_0/Q
                                   net (fanout=1)        0.422       4.435         hc595_ctrl_inst/_N380
 CLMA_57_463/Y2                    td                    0.074       4.509 r       hc595_ctrl_inst/data_mux_4/gateop_perm/L6
                                   net (fanout=1)        0.405       4.914         hc595_ctrl_inst/data [4]
 CLMA_57_481/Y0                    td                    0.108       5.022 r       hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.450       5.472         hc595_ctrl_inst/_N72
 CLMA_57_444/Y1                    td                    0.074       5.546 r       hc595_ctrl_inst/N58_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.390       5.936         hc595_ctrl_inst/_N74
 CLMA_57_444/A3                                                            r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   5.936         Logic Levels: 3  
                                                                                   Logic: 0.459ns(21.590%), Route: 1.667ns(78.410%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.386    1003.266         ntR55            
 CLMA_57_444/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.742                          
 clock uncertainty                                      -0.050    1003.692                          

 Setup time                                             -0.150    1003.542                          

 Data required time                                               1003.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.542                          
 Data arrival time                                                   5.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.606                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DQL5_perm/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I2
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.266
  Launch Clock Delay      :  3.814
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.458       3.814         ntR55            
 CLMS_45_445/CLK                                                           r       hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DQL5_perm/CLK

 CLMS_45_445/Q0                    tco                   0.203       4.017 r       hc595_ctrl_inst/data_ce/opit_0_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.455       4.472         hc595_ctrl_inst/_N369
 CLMA_33_444/CR2                   td                    0.220       4.692 r       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.461       5.153         hc595_ctrl_inst/data [0]
 CLMA_51_438/CR2                   td                    0.257       5.410 r       hc595_ctrl_inst/N58_3_muxf7_perm/L7
                                   net (fanout=1)        0.279       5.689         hc595_ctrl_inst/_N71
 CLMA_57_444/A2                                                            r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   5.689         Logic Levels: 2  
                                                                                   Logic: 0.680ns(36.267%), Route: 1.195ns(63.733%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.386    1003.266         ntR55            
 CLMA_57_444/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.742                          
 clock uncertainty                                      -0.050    1003.692                          

 Setup time                                             -0.222    1003.470                          

 Data required time                                               1003.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.470                          
 Data arrival time                                                   5.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.781                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/cnt[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.271
  Launch Clock Delay      :  3.817
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.461       3.817         ntR55            
 CLMA_33_462/CLK                                                           r       led_display_seg_ctrl_inst/cnt[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_462/Q0                    tco                   0.203       4.020 r       led_display_seg_ctrl_inst/cnt[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.769       4.789         led_display_seg_ctrl_inst/cnt [7]
 CLMA_45_462/COUT                  td                    0.285       5.074 f       led_display_seg_ctrl_inst/cnt[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.074         led_display_seg_ctrl_inst/_N62
 CLMA_45_468/COUT                  td                    0.085       5.159 f       led_display_seg_ctrl_inst/cnt[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.159         led_display_seg_ctrl_inst/_N66
 CLMA_45_474/Y0                    td                    0.068       5.227 r       led_display_seg_ctrl_inst/N6_1_13/gateop_perm/Y
                                   net (fanout=1)        0.500       5.727         led_display_seg_ctrl_inst/N6 [13]
 CLMA_33_462/D5                                                            r       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.727         Logic Levels: 3  
                                                                                   Logic: 0.641ns(33.560%), Route: 1.269ns(66.440%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.391    1003.271         ntR55            
 CLMA_33_462/CLK                                                           r       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.545    1003.816                          
 clock uncertainty                                      -0.050    1003.766                          

 Setup time                                             -0.112    1003.654                          

 Data required time                                               1003.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.654                          
 Data arrival time                                                   5.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.927                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.815
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.389       3.269         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_450/Q1                    tco                   0.158       3.427 f       led_display_seg_ctrl_inst/sel[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=27)       0.091       3.518         sel[0]           
 CLMA_33_450/A4                                                            f       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.518         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.454%), Route: 0.091ns(36.546%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.545       3.270                          
 clock uncertainty                                       0.000       3.270                          

 Hold time                                              -0.030       3.240                          

 Data required time                                                  3.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.240                          
 Data arrival time                                                   3.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.278                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_2/opit_0_L6Q_LUT6DQL5_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.265
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.385       3.265         ntR55            
 CLMA_63_444/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK

 CLMA_63_444/Q0                    tco                   0.158       3.423 f       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.157       3.580         _N408            
 CLMA_57_445/A3                                                            f       hc595_ctrl_inst/data_ce_2/opit_0_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   3.580         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.456       3.812         ntR55            
 CLMA_57_445/CLK                                                           r       hc595_ctrl_inst/data_ce_2/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.476       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Hold time                                              -0.047       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                   3.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.815
  Launch Clock Delay      :  3.268
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.388       3.268         ntR55            
 CLMA_51_462/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_51_462/Q0                    tco                   0.158       3.426 f       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.157       3.583         _N414            
 CLMS_45_463/A3                                                            f       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   3.583         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMS_45_463/CLK                                                           r       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.476       3.339                          
 clock uncertainty                                       0.000       3.339                          

 Hold time                                              -0.047       3.292                          

 Data required time                                                  3.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.292                          
 Data arrival time                                                   3.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.269
  Launch Clock Delay      :  3.815
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_450/Q0                    tco                   0.203       4.018 r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       0.955       4.973         sel[3]           
 CLMA_63_462/Y2                    td                    0.224       5.197 r       led_display_seg_ctrl_inst/N14555/LUT6_inst_perm/L6
                                   net (fanout=2)        0.547       5.744         led_display_seg_ctrl_inst/N14555
 CLMA_57_475/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS

 Data arrival time                                                   5.744         Logic Levels: 1  
                                                                                   Logic: 0.427ns(22.136%), Route: 1.502ns(77.864%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.389    1003.269         ntR55            
 CLMA_57_475/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/CLK
 clock pessimism                                         0.476    1003.745                          
 clock uncertainty                                      -0.050    1003.695                          

 Recovery time                                          -0.226    1003.469                          

 Data required time                                               1003.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.469                          
 Data arrival time                                                   5.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.725                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_4/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.268
  Launch Clock Delay      :  3.815
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_450/Q0                    tco                   0.203       4.018 r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       0.929       4.947         sel[3]           
 CLMS_51_463/Y1                    td                    0.224       5.171 r       led_display_seg_ctrl_inst/N14552/LUT6_inst_perm/L6
                                   net (fanout=2)        0.545       5.716         led_display_seg_ctrl_inst/N14552
 CLMA_57_469/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_4/opit_0/RS

 Data arrival time                                                   5.716         Logic Levels: 1  
                                                                                   Logic: 0.427ns(22.462%), Route: 1.474ns(77.538%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.388    1003.268         ntR55            
 CLMA_57_469/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_4/opit_0/CLK
 clock pessimism                                         0.476    1003.744                          
 clock uncertainty                                      -0.050    1003.694                          

 Recovery time                                          -0.226    1003.468                          

 Data required time                                               1003.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.468                          
 Data arrival time                                                   5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.752                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_1/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.266
  Launch Clock Delay      :  3.815
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_450/Q0                    tco                   0.203       4.018 r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       1.099       5.117         sel[3]           
 CLMA_63_444/Y1                    td                    0.179       5.296 r       led_display_seg_ctrl_inst/N14549_inv/LUT6_inst_perm/L6
                                   net (fanout=2)        0.388       5.684         led_display_seg_ctrl_inst/N14549
 CLMA_63_438/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_1/opit_0/RS

 Data arrival time                                                   5.684         Logic Levels: 1  
                                                                                   Logic: 0.382ns(20.439%), Route: 1.487ns(79.561%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.386    1003.266         ntR55            
 CLMA_63_438/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_1/opit_0/CLK
 clock pessimism                                         0.476    1003.742                          
 clock uncertainty                                      -0.050    1003.692                          

 Recovery time                                          -0.226    1003.466                          

 Data required time                                               1003.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.466                          
 Data arrival time                                                   5.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.782                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_sel_2/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.810
  Launch Clock Delay      :  3.265
  Clock Pessimism Removal :  -0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.385       3.265         ntR55            
 CLMA_63_444/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK

 CLMA_63_444/Q0                    tco                   0.174       3.439 r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.096       3.535         _N408            
 CLMA_63_444/Y3                    td                    0.071       3.606 f       hc595_ctrl_inst/N140_inv/gateop_perm/L6
                                   net (fanout=2)        0.226       3.832         hc595_ctrl_inst/N140
 CLMS_63_451/RS                                                            f       hc595_ctrl_inst/data_sel_2/opit_0/RS

 Data arrival time                                                   3.832         Logic Levels: 1  
                                                                                   Logic: 0.245ns(43.210%), Route: 0.322ns(56.790%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.454       3.810         ntR55            
 CLMS_63_451/CLK                                                           r       hc595_ctrl_inst/data_sel_2/opit_0/CLK
 clock pessimism                                        -0.517       3.293                          
 clock uncertainty                                       0.000       3.293                          

 Removal time                                           -0.064       3.229                          

 Data required time                                                  3.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.229                          
 Data arrival time                                                   3.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_2/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.812
  Launch Clock Delay      :  3.265
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.385       3.265         ntR55            
 CLMA_63_444/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK

 CLMA_63_444/Q0                    tco                   0.158       3.423 f       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.157       3.580         _N408            
 CLMA_57_445/CR0                   td                    0.165       3.745 f       hc595_ctrl_inst/data_ce_2/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.142       3.887         hc595_ctrl_inst/N139
 CLMA_57_445/RS                                                            f       hc595_ctrl_inst/data_ce_2/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.887         Logic Levels: 1  
                                                                                   Logic: 0.323ns(51.929%), Route: 0.299ns(48.071%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.456       3.812         ntR55            
 CLMA_57_445/CLK                                                           r       hc595_ctrl_inst/data_ce_2/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.476       3.336                          
 clock uncertainty                                       0.000       3.336                          

 Removal time                                           -0.064       3.272                          

 Data required time                                                  3.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.272                          
 Data arrival time                                                   3.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.615                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.815
  Launch Clock Delay      :  3.268
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.635         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.388       3.268         ntR55            
 CLMA_51_462/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_51_462/Q0                    tco                   0.158       3.426 f       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.157       3.583         _N414            
 CLMS_45_463/CR0                   td                    0.165       3.748 f       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.144       3.892         hc595_ctrl_inst/N151
 CLMS_45_463/RS                                                            f       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.892         Logic Levels: 1  
                                                                                   Logic: 0.323ns(51.763%), Route: 0.301ns(48.237%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMS_45_463/CLK                                                           r       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.476       3.339                          
 clock uncertainty                                       0.000       3.339                          

 Removal time                                           -0.064       3.275                          

 Data required time                                                  3.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.275                          
 Data arrival time                                                   3.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMA_57_426/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK

 CLMA_57_426/Q1                    tco                   0.203       4.018 r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=20)       2.636       6.654         nt_rck           
 IOLHR_16_18/DO_P                  td                    0.611       7.265 r       rck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.265         rck_obuf/ntO     
 IOBS_0_18/PAD                     td                    1.759       9.024 r       rck_obuf/opit_0/O
                                   net (fanout=1)        0.095       9.119         rck              
 V14                                                                       r       rck (port)       

 Data arrival time                                                   9.119         Logic Levels: 2  
                                                                                   Logic: 2.573ns(48.511%), Route: 2.731ns(51.489%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.459       3.815         ntR55            
 CLMA_57_426/CLK                                                           r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMA_57_426/CR1                   tco                   0.251       4.066 r       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        2.053       6.119         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.611       6.730 r       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.730         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.755       8.485 r       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       8.582         sck              
 U14                                                                       r       sck (port)       

 Data arrival time                                                   8.582         Logic Levels: 2  
                                                                                   Logic: 2.617ns(54.898%), Route: 2.150ns(45.102%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
Endpoint    : ser (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.069         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.456       3.812         ntR55            
 CLMA_57_444/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK

 CLMA_57_444/Q0                    tco                   0.203       4.015 r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.874       5.889         nt_ser           
 IOLHR_16_132/DO_P                 td                    0.611       6.500 r       ser_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.500         ser_obuf/ntO     
 IOBD_0_132/PAD                    td                    1.755       8.255 r       ser_obuf/opit_0/O
                                   net (fanout=1)        0.073       8.328         ser              
 W21                                                                       r       ser (port)       

 Data arrival time                                                   8.328         Logic Levels: 2  
                                                                                   Logic: 2.569ns(56.887%), Route: 1.947ns(43.113%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/sel_flag/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=50)       1.909       2.782         nt_rstn          
 CLMS_33_469/RS                                                            f       led_display_seg_ctrl_inst/sel_flag/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.782         Logic Levels: 2  
                                                                                   Logic: 0.737ns(26.492%), Route: 2.045ns(73.508%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=50)       1.968       2.841         nt_rstn          
 CLMA_33_444/RS                                                            f       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   2.841         Logic Levels: 2  
                                                                                   Logic: 0.737ns(25.942%), Route: 2.104ns(74.058%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/cnt[2]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=50)       1.968       2.841         nt_rstn          
 CLMA_33_444/RS                                                            f       led_display_seg_ctrl_inst/cnt[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.841         Logic Levels: 2  
                                                                                   Logic: 0.737ns(25.942%), Route: 2.104ns(74.058%)
====================================================================================================

{led_diaplay_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_57_426/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_57_426/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_57_481/CLK         hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hc595_ctrl_inst/data_sel_4/opit_0/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.601
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.311       2.601         ntR55            
 CLMA_75_462/CLK                                                           r       hc595_ctrl_inst/data_sel_4/opit_0/CLK

 CLMA_75_462/Q0                    tco                   0.125       2.726 f       hc595_ctrl_inst/data_sel_4/opit_0/Q
                                   net (fanout=1)        0.255       2.981         hc595_ctrl_inst/_N380
 CLMA_57_463/Y2                    td                    0.039       3.020 f       hc595_ctrl_inst/data_mux_4/gateop_perm/L6
                                   net (fanout=1)        0.243       3.263         hc595_ctrl_inst/data [4]
 CLMA_57_481/Y0                    td                    0.070       3.333 f       hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.297       3.630         hc595_ctrl_inst/_N72
 CLMA_57_444/Y1                    td                    0.039       3.669 f       hc595_ctrl_inst/N58_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.225       3.894         hc595_ctrl_inst/_N74
 CLMA_57_444/A3                                                            f       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.894         Logic Levels: 3  
                                                                                   Logic: 0.273ns(21.114%), Route: 1.020ns(78.886%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.265    1002.215         ntR55            
 CLMA_57_444/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.555                          
 clock uncertainty                                      -0.050    1002.505                          

 Setup time                                             -0.082    1002.423                          

 Data required time                                               1002.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.423                          
 Data arrival time                                                   3.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.529                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/data_sel/opit_0/CLK
Endpoint    : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I2
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.604
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.314       2.604         ntR55            
 CLMS_45_451/CLK                                                           r       hc595_ctrl_inst/data_sel/opit_0/CLK

 CLMS_45_451/Q0                    tco                   0.125       2.729 f       hc595_ctrl_inst/data_sel/opit_0/Q
                                   net (fanout=1)        0.268       2.997         hc595_ctrl_inst/_N368
 CLMA_33_444/CR2                   td                    0.138       3.135 f       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.276       3.411         hc595_ctrl_inst/data [0]
 CLMA_51_438/CR2                   td                    0.144       3.555 r       hc595_ctrl_inst/N58_3_muxf7_perm/L7
                                   net (fanout=1)        0.153       3.708         hc595_ctrl_inst/_N71
 CLMA_57_444/A2                                                            r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   3.708         Logic Levels: 2  
                                                                                   Logic: 0.407ns(36.866%), Route: 0.697ns(63.134%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.265    1002.215         ntR55            
 CLMA_57_444/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.555                          
 clock uncertainty                                      -0.050    1002.505                          

 Setup time                                             -0.120    1002.385                          

 Data required time                                               1002.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.385                          
 Data arrival time                                                   3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.677                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/cnt[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.220
  Launch Clock Delay      :  2.609
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.319       2.609         ntR55            
 CLMA_33_462/CLK                                                           r       led_display_seg_ctrl_inst/cnt[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_462/Q0                    tco                   0.125       2.734 f       led_display_seg_ctrl_inst/cnt[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.449       3.183         led_display_seg_ctrl_inst/cnt [7]
 CLMA_45_462/COUT                  td                    0.197       3.380 f       led_display_seg_ctrl_inst/cnt[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.380         led_display_seg_ctrl_inst/_N62
 CLMA_45_468/COUT                  td                    0.056       3.436 f       led_display_seg_ctrl_inst/cnt[12]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.436         led_display_seg_ctrl_inst/_N66
 CLMA_45_474/Y0                    td                    0.037       3.473 f       led_display_seg_ctrl_inst/N6_1_13/gateop_perm/Y
                                   net (fanout=1)        0.328       3.801         led_display_seg_ctrl_inst/N6 [13]
 CLMA_33_462/D5                                                            f       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.801         Logic Levels: 3  
                                                                                   Logic: 0.415ns(34.815%), Route: 0.777ns(65.185%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.270    1002.220         ntR55            
 CLMA_33_462/CLK                                                           r       led_display_seg_ctrl_inst/cnt[13]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.388    1002.608                          
 clock uncertainty                                      -0.050    1002.558                          

 Setup time                                             -0.049    1002.509                          

 Data required time                                               1002.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.509                          
 Data arrival time                                                   3.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.708                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.268       2.218         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_450/Q1                    tco                   0.103       2.321 r       led_display_seg_ctrl_inst/sel[2]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=27)       0.061       2.382         sel[0]           
 CLMA_33_450/A4                                                            r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.382         Logic Levels: 0  
                                                                                   Logic: 0.103ns(62.805%), Route: 0.061ns(37.195%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.388       2.219                          
 clock uncertainty                                       0.000       2.219                          

 Hold time                                              -0.015       2.204                          

 Data required time                                                  2.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.204                          
 Data arrival time                                                   2.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.267       2.217         ntR55            
 CLMA_51_462/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_51_462/Q0                    tco                   0.103       2.320 r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.117       2.437         _N414            
 CLMS_45_463/A3                                                            r       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   2.437         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.818%), Route: 0.117ns(53.182%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMS_45_463/CLK                                                           r       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.340       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Hold time                                              -0.028       2.239                          

 Data required time                                                  2.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.239                          
 Data arrival time                                                   2.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.389

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.268       2.218         ntR55            
 CLMA_57_426/CLK                                                           r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_57_426/CR0                   tco                   0.122       2.340 r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.057       2.397         hc595_ctrl_inst/cnt_4 [1]
 CLMA_57_426/A3                                                            r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.397         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.156%), Route: 0.057ns(31.844%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMA_57_426/CLK                                                           r       hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.389       2.218                          
 clock uncertainty                                       0.000       2.218                          

 Hold time                                              -0.021       2.197                          

 Data required time                                                  2.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.197                          
 Data arrival time                                                   2.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_8/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.217
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMA_33_450/CR2                   tco                   0.141       2.748 f       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=24)       0.478       3.226         sel[1]           
 CLMS_51_445/CR0                   td                    0.118       3.344 r       hc595_ctrl_inst/data_ce_1/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.312       3.656         hc595_ctrl_inst/N160
 CLMA_51_432/RSCO                  td                    0.056       3.712 r       hc595_ctrl_inst/data_cp_8/opit_0/RSCO
                                   net (fanout=1)        0.000       3.712         ntR8             
 CLMA_51_438/RSCI                                                          r       hc595_ctrl_inst/data_ce_8/opit_0/RS

 Data arrival time                                                   3.712         Logic Levels: 2  
                                                                                   Logic: 0.315ns(28.507%), Route: 0.790ns(71.493%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.267    1002.217         ntR55            
 CLMA_51_438/CLK                                                           r       hc595_ctrl_inst/data_ce_8/opit_0/CLK
 clock pessimism                                         0.340    1002.557                          
 clock uncertainty                                      -0.050    1002.507                          

 Recovery time                                          -0.116    1002.391                          

 Data required time                                               1002.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.391                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.679                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.218
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_450/Q0                    tco                   0.125       2.732 f       led_display_seg_ctrl_inst/sel[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=25)       0.536       3.268         sel[3]           
 CLMA_63_462/Y2                    td                    0.123       3.391 r       led_display_seg_ctrl_inst/N14555/LUT6_inst_perm/L6
                                   net (fanout=2)        0.308       3.699         led_display_seg_ctrl_inst/N14555
 CLMA_57_475/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/RS

 Data arrival time                                                   3.699         Logic Levels: 1  
                                                                                   Logic: 0.248ns(22.711%), Route: 0.844ns(77.289%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.268    1002.218         ntR55            
 CLMA_57_475/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_5/opit_0/CLK
 clock pessimism                                         0.340    1002.558                          
 clock uncertainty                                      -0.050    1002.508                          

 Recovery time                                          -0.116    1002.392                          

 Data required time                                               1002.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.392                          
 Data arrival time                                                   3.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.693                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_6/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.216
  Launch Clock Delay      :  2.607
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMA_33_450/CLK                                                           r       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK

 CLMA_33_450/CR2                   tco                   0.141       2.748 f       led_display_seg_ctrl_inst/sel[1]/opit_0_inv_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=24)       0.377       3.125         sel[1]           
 CLMA_57_462/CR2                   td                    0.139       3.264 f       CLKROUTE_1/CR    
                                   net (fanout=4)        0.075       3.339         ntR54            
 CLMA_57_463/Y1                    td                    0.123       3.462 r       led_display_seg_ctrl_inst/N14558/LUT6_inst_perm/L6
                                   net (fanout=2)        0.222       3.684         led_display_seg_ctrl_inst/N14558
 CLMA_63_468/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_6/opit_0/RS

 Data arrival time                                                   3.684         Logic Levels: 2  
                                                                                   Logic: 0.403ns(37.419%), Route: 0.674ns(62.581%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.266    1002.216         ntR55            
 CLMA_63_468/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_6/opit_0/CLK
 clock pessimism                                         0.340    1002.556                          
 clock uncertainty                                      -0.050    1002.506                          

 Recovery time                                          -0.116    1002.390                          

 Data required time                                               1002.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.390                          
 Data arrival time                                                   3.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.706                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_sel_2/opit_0/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.601
  Launch Clock Delay      :  2.214
  Clock Pessimism Removal :  -0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.264       2.214         ntR55            
 CLMA_63_444/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/CLK

 CLMA_63_444/Q0                    tco                   0.103       2.317 r       led_display_seg_ctrl_inst/seg_ce_1/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.057       2.374         _N408            
 CLMA_63_444/Y3                    td                    0.056       2.430 f       hc595_ctrl_inst/N140_inv/gateop_perm/L6
                                   net (fanout=2)        0.163       2.593         hc595_ctrl_inst/N140
 CLMS_63_451/RS                                                            f       hc595_ctrl_inst/data_sel_2/opit_0/RS

 Data arrival time                                                   2.593         Logic Levels: 1  
                                                                                   Logic: 0.159ns(41.953%), Route: 0.220ns(58.047%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.311       2.601         ntR55            
 CLMS_63_451/CLK                                                           r       hc595_ctrl_inst/data_sel_2/opit_0/CLK
 clock pessimism                                        -0.373       2.228                          
 clock uncertainty                                       0.000       2.228                          

 Removal time                                           -0.038       2.190                          

 Data required time                                                  2.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.190                          
 Data arrival time                                                   2.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_1/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.604
  Launch Clock Delay      :  2.216
  Clock Pessimism Removal :  -0.373

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.266       2.216         ntR55            
 CLMA_51_444/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/CLK

 CLMA_51_444/Q0                    tco                   0.103       2.319 r       led_display_seg_ctrl_inst/seg_ce/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.058       2.377         _N405            
 CLMA_51_444/CR1                   td                    0.144       2.521 f       hc595_ctrl_inst/N163_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=2)        0.100       2.621         hc595_ctrl_inst/N136
 CLMS_51_445/RS                                                            f       hc595_ctrl_inst/data_ce_1/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   2.621         Logic Levels: 1  
                                                                                   Logic: 0.247ns(60.988%), Route: 0.158ns(39.012%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.314       2.604         ntR55            
 CLMS_51_445/CLK                                                           r       hc595_ctrl_inst/data_ce_1/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.373       2.231                          
 clock uncertainty                                       0.000       2.231                          

 Removal time                                           -0.038       2.193                          

 Data required time                                                  2.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.193                          
 Data arrival time                                                   2.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : led_diaplay_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.755         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.267       2.217         ntR55            
 CLMA_51_462/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/CLK

 CLMA_51_462/Q0                    tco                   0.103       2.320 r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L6Q_perm/L6Q
                                   net (fanout=2)        0.117       2.437         _N414            
 CLMS_45_463/CR0                   td                    0.117       2.554 f       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.103       2.657         hc595_ctrl_inst/N151
 CLMS_45_463/RS                                                            f       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   2.657         Logic Levels: 1  
                                                                                   Logic: 0.220ns(50.000%), Route: 0.220ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMS_45_463/CLK                                                           r       hc595_ctrl_inst/data_ce_6/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.340       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Removal time                                           -0.038       2.229                          

 Data required time                                                  2.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.229                          
 Data arrival time                                                   2.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMA_57_426/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK

 CLMA_57_426/Q1                    tco                   0.125       2.732 f       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=20)       1.575       4.307         nt_rck           
 IOLHR_16_18/DO_P                  td                    0.353       4.660 f       rck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.660         rck_obuf/ntO     
 IOBS_0_18/PAD                     td                    1.426       6.086 f       rck_obuf/opit_0/O
                                   net (fanout=1)        0.095       6.181         rck              
 V14                                                                       f       rck (port)       

 Data arrival time                                                   6.181         Logic Levels: 2  
                                                                                   Logic: 1.904ns(53.274%), Route: 1.670ns(46.726%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.317       2.607         ntR55            
 CLMA_57_426/CLK                                                           r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMA_57_426/CR1                   tco                   0.142       2.749 f       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        1.360       4.109         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.353       4.462 f       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.462         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.414       5.876 f       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       5.973         sck              
 U14                                                                       f       sck (port)       

 Data arrival time                                                   5.973         Logic Levels: 2  
                                                                                   Logic: 1.909ns(56.714%), Route: 1.457ns(43.286%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK
Endpoint    : ser (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_diaplay_top|clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.057         ntclkbufg_0      
 HCKB_213_473/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=64)       0.313       2.603         ntR55            
 CLMA_57_444/CLK                                                           r       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/CLK

 CLMA_57_444/Q0                    tco                   0.125       2.728 f       hc595_ctrl_inst/ser/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        1.262       3.990         nt_ser           
 IOLHR_16_132/DO_P                 td                    0.353       4.343 f       ser_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.343         ser_obuf/ntO     
 IOBD_0_132/PAD                    td                    1.414       5.757 f       ser_obuf/opit_0/O
                                   net (fanout=1)        0.073       5.830         ser              
 W21                                                                       f       ser (port)       

 Data arrival time                                                   5.830         Logic Levels: 2  
                                                                                   Logic: 1.892ns(58.630%), Route: 1.335ns(41.370%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/sel_flag/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=50)       1.175       1.829         nt_rstn          
 CLMS_33_469/RS                                                            r       led_display_seg_ctrl_inst/sel_flag/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.829         Logic Levels: 2  
                                                                                   Logic: 0.518ns(28.321%), Route: 1.311ns(71.679%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=50)       1.199       1.853         nt_rstn          
 CLMA_33_444/RS                                                            r       led_display_seg_ctrl_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   1.853         Logic Levels: 2  
                                                                                   Logic: 0.518ns(27.955%), Route: 1.335ns(72.045%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_display_seg_ctrl_inst/cnt[2]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=50)       1.199       1.853         nt_rstn          
 CLMA_33_444/RS                                                            r       led_display_seg_ctrl_inst/cnt[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.853         Logic Levels: 2  
                                                                                   Logic: 0.518ns(27.955%), Route: 1.335ns(72.045%)
====================================================================================================

{led_diaplay_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_57_426/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_57_426/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_57_481/CLK         hc595_ctrl_inst/cnt_bit[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/place_route/led_diaplay_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/report_timing/led_diaplay_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/report_timing/led_diaplay_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/03_led_display/prj/led_display/report_timing/rtr.db                      
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,057 MB
Total CPU time to report_timing completion : 0h:0m:13s
Process Total CPU time to report_timing completion : 0h:0m:13s
Total real time to report_timing completion : 0h:0m:16s
