

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_244_4'
================================================================
* Date:           Sun May  5 21:31:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.374 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      274|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       14|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      155|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      155|      342|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_64_1_1_U296  |sparsemux_7_2_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln244_1_fu_224_p2   |         +|   0|  0|  72|          65|          33|
    |add_ln244_2_fu_264_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln244_fu_215_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln247_fu_299_p2     |         +|   0|  0|  12|           5|           4|
    |icmp_ln244_1_fu_270_p2  |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln244_fu_210_p2    |      icmp|   0|  0|  39|          32|          32|
    |select_ln244_fu_276_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 274|         200|         107|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   32|         64|
    |phi_mul_fu_64            |   9|          2|   65|        130|
    |phi_urem_fu_60           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  132|        264|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |i_fu_68                       |  32|   0|   32|          0|
    |phi_mul_fu_64                 |  65|   0|   65|          0|
    |phi_urem_fu_60                |  32|   0|   32|          0|
    |this_m_pcVecs_0_addr_reg_370  |   5|   0|    5|          0|
    |this_m_pcVecs_1_addr_reg_375  |   5|   0|    5|          0|
    |this_m_pcVecs_2_addr_reg_380  |   5|   0|    5|          0|
    |trunc_ln244_reg_385           |   2|   0|    2|          0|
    |udiv_ln2_cast_reg_365         |   5|   0|    5|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 155|   0|  155|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_244_4|  return value|
|mul56                     |   in|   32|     ap_none|                                mul56|        scalar|
|this_m_pcVecs_0_address0  |  out|    5|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_0_ce0       |  out|    1|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_0_we0       |  out|    1|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_0_d0        |  out|   64|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_0_address1  |  out|    5|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_0_ce1       |  out|    1|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_0_we1       |  out|    1|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_0_d1        |  out|   64|   ap_memory|                      this_m_pcVecs_0|         array|
|this_m_pcVecs_1_address0  |  out|    5|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_1_ce0       |  out|    1|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_1_we0       |  out|    1|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_1_d0        |  out|   64|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_1_address1  |  out|    5|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_1_ce1       |  out|    1|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_1_we1       |  out|    1|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_1_d1        |  out|   64|   ap_memory|                      this_m_pcVecs_1|         array|
|this_m_pcVecs_2_address0  |  out|    5|   ap_memory|                      this_m_pcVecs_2|         array|
|this_m_pcVecs_2_ce0       |  out|    1|   ap_memory|                      this_m_pcVecs_2|         array|
|this_m_pcVecs_2_we0       |  out|    1|   ap_memory|                      this_m_pcVecs_2|         array|
|this_m_pcVecs_2_d0        |  out|   64|   ap_memory|                      this_m_pcVecs_2|         array|
|this_m_pcVecs_2_address1  |  out|    5|   ap_memory|                      this_m_pcVecs_2|         array|
|this_m_pcVecs_2_ce1       |  out|    1|   ap_memory|                      this_m_pcVecs_2|         array|
|this_m_pcVecs_2_we1       |  out|    1|   ap_memory|                      this_m_pcVecs_2|         array|
|this_m_pcVecs_2_d1        |  out|   64|   ap_memory|                      this_m_pcVecs_2|         array|
|pcVecsNorm_address0       |  out|    4|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_ce0            |  out|    1|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_q0             |   in|   64|   ap_memory|                           pcVecsNorm|         array|
|pcVecsNorm_1_address0     |  out|    4|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_1_ce0          |  out|    1|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_1_q0           |   in|   64|   ap_memory|                         pcVecsNorm_1|         array|
|pcVecsNorm_2_address0     |  out|    4|   ap_memory|                         pcVecsNorm_2|         array|
|pcVecsNorm_2_ce0          |  out|    1|   ap_memory|                         pcVecsNorm_2|         array|
|pcVecsNorm_2_q0           |   in|   64|   ap_memory|                         pcVecsNorm_2|         array|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:244]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul56"   --->   Operation 8 'read' 'mul56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 0, i32 %i" [./pca.hpp:244]   --->   Operation 9 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i65 0, i65 %phi_mul"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_urem"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_245_5"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_urem_load = load i32 %phi_urem" [./pca.hpp:244]   --->   Operation 13 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [./pca.hpp:244]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln244 = icmp_eq  i32 %i_1, i32 %mul56_read" [./pca.hpp:244]   --->   Operation 15 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln244 = add i32 %i_1, i32 1" [./pca.hpp:244]   --->   Operation 16 'add' 'add_ln244' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %VITIS_LOOP_245_5.split, void %for.end76.loopexit.exitStub" [./pca.hpp:244]   --->   Operation 17 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul_load = load i65 %phi_mul" [./pca.hpp:244]   --->   Operation 18 'load' 'phi_mul_load' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.15ns)   --->   "%add_ln244_1 = add i65 %phi_mul_load, i65 5726623062" [./pca.hpp:244]   --->   Operation 19 'add' 'add_ln244_1' <Predicate = (!icmp_ln244)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %phi_mul_load, i32 34, i32 64" [./pca.hpp:244]   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i31 %tmp" [./pca.hpp:244]   --->   Operation 21 'zext' 'zext_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%udiv_ln2_cast = partselect i5 @_ssdm_op_PartSelect.i5.i65.i32.i32, i65 %phi_mul_load, i32 34, i32 38" [./pca.hpp:247]   --->   Operation 22 'partselect' 'udiv_ln2_cast' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%this_m_pcVecs_0_addr = getelementptr i64 %this_m_pcVecs_0, i64 0, i64 %zext_ln244" [./pca.hpp:247]   --->   Operation 23 'getelementptr' 'this_m_pcVecs_0_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%this_m_pcVecs_1_addr = getelementptr i64 %this_m_pcVecs_1, i64 0, i64 %zext_ln244" [./pca.hpp:247]   --->   Operation 24 'getelementptr' 'this_m_pcVecs_1_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%this_m_pcVecs_2_addr = getelementptr i64 %this_m_pcVecs_2, i64 0, i64 %zext_ln244" [./pca.hpp:247]   --->   Operation 25 'getelementptr' 'this_m_pcVecs_2_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i32 %phi_urem_load" [./pca.hpp:244]   --->   Operation 26 'trunc' 'trunc_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%pcVecsNorm_addr = getelementptr i64 %pcVecsNorm, i64 0, i64 %zext_ln244" [./pca.hpp:244]   --->   Operation 27 'getelementptr' 'pcVecsNorm_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%pcVecsNorm_1_addr = getelementptr i64 %pcVecsNorm_1, i64 0, i64 %zext_ln244" [./pca.hpp:244]   --->   Operation 28 'getelementptr' 'pcVecsNorm_1_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pcVecsNorm_2_addr = getelementptr i64 %pcVecsNorm_2, i64 0, i64 %zext_ln244" [./pca.hpp:244]   --->   Operation 29 'getelementptr' 'pcVecsNorm_2_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.71ns)   --->   "%pcVecsNorm_load = load i4 %pcVecsNorm_addr" [./pca.hpp:244]   --->   Operation 30 'load' 'pcVecsNorm_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 31 [2/2] (0.71ns)   --->   "%pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr" [./pca.hpp:244]   --->   Operation 31 'load' 'pcVecsNorm_1_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 32 [2/2] (0.71ns)   --->   "%pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr" [./pca.hpp:244]   --->   Operation 32 'load' 'pcVecsNorm_2_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 33 [1/1] (0.66ns)   --->   "%switch_ln247 = switch i2 %trunc_ln244, void %arrayidx702.1.case.2, i2 0, void %arrayidx702.1.case.0, i2 1, void %arrayidx702.1.case.1" [./pca.hpp:247]   --->   Operation 33 'switch' 'switch_ln247' <Predicate = (!icmp_ln244)> <Delay = 0.66>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln244_2 = add i32 %phi_urem_load, i32 1" [./pca.hpp:244]   --->   Operation 34 'add' 'add_ln244_2' <Predicate = (!icmp_ln244)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln244_1 = icmp_ult  i32 %add_ln244_2, i32 3" [./pca.hpp:244]   --->   Operation 35 'icmp' 'icmp_ln244_1' <Predicate = (!icmp_ln244)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.22ns)   --->   "%select_ln244 = select i1 %icmp_ln244_1, i32 %add_ln244_2, i32 0" [./pca.hpp:244]   --->   Operation 36 'select' 'select_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 %add_ln244, i32 %i" [./pca.hpp:244]   --->   Operation 37 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln244 = store i65 %add_ln244_1, i65 %phi_mul" [./pca.hpp:244]   --->   Operation 38 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 %select_ln244, i32 %phi_urem" [./pca.hpp:244]   --->   Operation 39 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln244 = br void %VITIS_LOOP_245_5" [./pca.hpp:244]   --->   Operation 40 'br' 'br_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:244]   --->   Operation 41 'specpipeline' 'specpipeline_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [./pca.hpp:244]   --->   Operation 42 'specloopname' 'specloopname_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln247 = add i5 %udiv_ln2_cast, i5 15" [./pca.hpp:247]   --->   Operation 43 'add' 'add_ln247' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %add_ln247" [./pca.hpp:247]   --->   Operation 44 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%this_m_pcVecs_0_addr_1 = getelementptr i64 %this_m_pcVecs_0, i64 0, i64 %zext_ln247" [./pca.hpp:247]   --->   Operation 45 'getelementptr' 'this_m_pcVecs_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%this_m_pcVecs_1_addr_1 = getelementptr i64 %this_m_pcVecs_1, i64 0, i64 %zext_ln247" [./pca.hpp:247]   --->   Operation 46 'getelementptr' 'this_m_pcVecs_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%this_m_pcVecs_2_addr_1 = getelementptr i64 %this_m_pcVecs_2, i64 0, i64 %zext_ln247" [./pca.hpp:247]   --->   Operation 47 'getelementptr' 'this_m_pcVecs_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (0.71ns)   --->   "%pcVecsNorm_load = load i4 %pcVecsNorm_addr" [./pca.hpp:244]   --->   Operation 48 'load' 'pcVecsNorm_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 49 [1/2] (0.71ns)   --->   "%pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr" [./pca.hpp:244]   --->   Operation 49 'load' 'pcVecsNorm_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 50 [1/2] (0.71ns)   --->   "%pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr" [./pca.hpp:244]   --->   Operation 50 'load' 'pcVecsNorm_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 51 [1/1] (0.41ns)   --->   "%tmp_4 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pcVecsNorm_load, i2 1, i64 %pcVecsNorm_1_load, i2 2, i64 %pcVecsNorm_2_load, i64 <undef>, i2 %trunc_ln244" [./pca.hpp:244]   --->   Operation 51 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_1_addr" [./pca.hpp:247]   --->   Operation 52 'store' 'store_ln247' <Predicate = (trunc_ln244 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 53 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_1_addr_1" [./pca.hpp:247]   --->   Operation 53 'store' 'store_ln247' <Predicate = (trunc_ln244 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln247 = br void %arrayidx702.1.exit" [./pca.hpp:247]   --->   Operation 54 'br' 'br_ln247' <Predicate = (trunc_ln244 == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_0_addr" [./pca.hpp:247]   --->   Operation 55 'store' 'store_ln247' <Predicate = (trunc_ln244 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 56 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_0_addr_1" [./pca.hpp:247]   --->   Operation 56 'store' 'store_ln247' <Predicate = (trunc_ln244 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln247 = br void %arrayidx702.1.exit" [./pca.hpp:247]   --->   Operation 57 'br' 'br_ln247' <Predicate = (trunc_ln244 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_2_addr" [./pca.hpp:247]   --->   Operation 58 'store' 'store_ln247' <Predicate = (trunc_ln244 != 0 & trunc_ln244 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 59 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_2_addr_1" [./pca.hpp:247]   --->   Operation 59 'store' 'store_ln247' <Predicate = (trunc_ln244 != 0 & trunc_ln244 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln247 = br void %arrayidx702.1.exit" [./pca.hpp:247]   --->   Operation 60 'br' 'br_ln247' <Predicate = (trunc_ln244 != 0 & trunc_ln244 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_m_pcVecs_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ this_m_pcVecs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ this_m_pcVecs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ pcVecsNorm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pcVecsNorm_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pcVecsNorm_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem               (alloca       ) [ 0110]
phi_mul                (alloca       ) [ 0110]
i                      (alloca       ) [ 0110]
mul56_read             (read         ) [ 0110]
store_ln244            (store        ) [ 0000]
store_ln0              (store        ) [ 0000]
store_ln0              (store        ) [ 0000]
br_ln0                 (br           ) [ 0000]
phi_urem_load          (load         ) [ 0000]
i_1                    (load         ) [ 0000]
icmp_ln244             (icmp         ) [ 0110]
add_ln244              (add          ) [ 0000]
br_ln244               (br           ) [ 0000]
phi_mul_load           (load         ) [ 0000]
add_ln244_1            (add          ) [ 0000]
tmp                    (partselect   ) [ 0000]
zext_ln244             (zext         ) [ 0000]
udiv_ln2_cast          (partselect   ) [ 0101]
this_m_pcVecs_0_addr   (getelementptr) [ 0101]
this_m_pcVecs_1_addr   (getelementptr) [ 0101]
this_m_pcVecs_2_addr   (getelementptr) [ 0101]
trunc_ln244            (trunc        ) [ 0101]
pcVecsNorm_addr        (getelementptr) [ 0101]
pcVecsNorm_1_addr      (getelementptr) [ 0101]
pcVecsNorm_2_addr      (getelementptr) [ 0101]
switch_ln247           (switch       ) [ 0000]
add_ln244_2            (add          ) [ 0000]
icmp_ln244_1           (icmp         ) [ 0000]
select_ln244           (select       ) [ 0000]
store_ln244            (store        ) [ 0000]
store_ln244            (store        ) [ 0000]
store_ln244            (store        ) [ 0000]
br_ln244               (br           ) [ 0000]
specpipeline_ln244     (specpipeline ) [ 0000]
specloopname_ln244     (specloopname ) [ 0000]
add_ln247              (add          ) [ 0000]
zext_ln247             (zext         ) [ 0000]
this_m_pcVecs_0_addr_1 (getelementptr) [ 0000]
this_m_pcVecs_1_addr_1 (getelementptr) [ 0000]
this_m_pcVecs_2_addr_1 (getelementptr) [ 0000]
pcVecsNorm_load        (load         ) [ 0000]
pcVecsNorm_1_load      (load         ) [ 0000]
pcVecsNorm_2_load      (load         ) [ 0000]
tmp_4                  (sparsemux    ) [ 0000]
store_ln247            (store        ) [ 0000]
store_ln247            (store        ) [ 0000]
br_ln247               (br           ) [ 0000]
store_ln247            (store        ) [ 0000]
store_ln247            (store        ) [ 0000]
br_ln247               (br           ) [ 0000]
store_ln247            (store        ) [ 0000]
store_ln247            (store        ) [ 0000]
br_ln247               (br           ) [ 0000]
ret_ln0                (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul56">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul56"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_m_pcVecs_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVecs_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_m_pcVecs_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVecs_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_m_pcVecs_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_m_pcVecs_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pcVecsNorm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcVecsNorm"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pcVecsNorm_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcVecsNorm_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pcVecsNorm_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pcVecsNorm_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3double.double.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="phi_urem_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="phi_mul_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mul56_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul56_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="this_m_pcVecs_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="31" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_0_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="this_m_pcVecs_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="31" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_1_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="this_m_pcVecs_2_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="31" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_2_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="pcVecsNorm_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="31" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecsNorm_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="pcVecsNorm_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="31" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecsNorm_1_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="pcVecsNorm_2_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="31" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pcVecsNorm_2_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecsNorm_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecsNorm_1_load/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pcVecsNorm_2_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="this_m_pcVecs_0_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_0_addr_1/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="this_m_pcVecs_1_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_1_addr_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="this_m_pcVecs_2_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_m_pcVecs_2_addr_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="1"/>
<pin id="164" dir="0" index="4" bw="5" slack="0"/>
<pin id="165" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="167" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/3 store_ln247/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="1"/>
<pin id="174" dir="0" index="4" bw="5" slack="0"/>
<pin id="175" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="177" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/3 store_ln247/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="1"/>
<pin id="184" dir="0" index="4" bw="5" slack="0"/>
<pin id="185" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/3 store_ln247/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln244_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="65" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="phi_urem_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln244_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln244_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="phi_mul_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="65" slack="1"/>
<pin id="223" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln244_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="65" slack="0"/>
<pin id="226" dir="0" index="1" bw="34" slack="0"/>
<pin id="227" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="0" index="1" bw="65" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="0" index="3" bw="8" slack="0"/>
<pin id="235" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln244_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="udiv_ln2_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="65" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln2_cast/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln244_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln244/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln244_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln244_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln244_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln244/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln244_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln244_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="65" slack="0"/>
<pin id="291" dir="0" index="1" bw="65" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln244_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln247_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln247_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_4_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="64" slack="0"/>
<pin id="315" dir="0" index="3" bw="1" slack="0"/>
<pin id="316" dir="0" index="4" bw="64" slack="0"/>
<pin id="317" dir="0" index="5" bw="2" slack="0"/>
<pin id="318" dir="0" index="6" bw="64" slack="0"/>
<pin id="319" dir="0" index="7" bw="64" slack="0"/>
<pin id="320" dir="0" index="8" bw="2" slack="1"/>
<pin id="321" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="phi_urem_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="343" class="1005" name="phi_mul_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="65" slack="0"/>
<pin id="345" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="357" class="1005" name="mul56_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul56_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="udiv_ln2_cast_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln2_cast "/>
</bind>
</comp>

<comp id="370" class="1005" name="this_m_pcVecs_0_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="5" slack="1"/>
<pin id="372" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_m_pcVecs_0_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="this_m_pcVecs_1_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="1"/>
<pin id="377" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_m_pcVecs_1_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="this_m_pcVecs_2_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="1"/>
<pin id="382" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_m_pcVecs_2_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln244_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="1"/>
<pin id="387" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln244 "/>
</bind>
</comp>

<comp id="390" class="1005" name="pcVecsNorm_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecsNorm_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="pcVecsNorm_1_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecsNorm_1_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="pcVecsNorm_2_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pcVecsNorm_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="99" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="106" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="113" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="145" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="178"><net_src comp="138" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="188"><net_src comp="152" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="221" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="230" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="221" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="204" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="204" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="264" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="215" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="224" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="276" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="324"><net_src comp="120" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="326"><net_src comp="126" pin="3"/><net_sink comp="311" pin=4"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="311" pin=5"/></net>

<net id="328"><net_src comp="132" pin="3"/><net_sink comp="311" pin=6"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="311" pin=7"/></net>

<net id="330"><net_src comp="311" pin="9"/><net_sink comp="159" pin=4"/></net>

<net id="331"><net_src comp="311" pin="9"/><net_sink comp="159" pin=1"/></net>

<net id="332"><net_src comp="311" pin="9"/><net_sink comp="169" pin=4"/></net>

<net id="333"><net_src comp="311" pin="9"/><net_sink comp="169" pin=1"/></net>

<net id="334"><net_src comp="311" pin="9"/><net_sink comp="179" pin=4"/></net>

<net id="335"><net_src comp="311" pin="9"/><net_sink comp="179" pin=1"/></net>

<net id="339"><net_src comp="60" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="346"><net_src comp="64" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="353"><net_src comp="68" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="360"><net_src comp="72" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="368"><net_src comp="250" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="373"><net_src comp="78" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="378"><net_src comp="85" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="383"><net_src comp="92" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="388"><net_src comp="260" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="311" pin=8"/></net>

<net id="393"><net_src comp="99" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="398"><net_src comp="106" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="403"><net_src comp="113" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_m_pcVecs_0 | {3 }
	Port: this_m_pcVecs_1 | {3 }
	Port: this_m_pcVecs_2 | {3 }
 - Input state : 
	Port: implement_Pipeline_VITIS_LOOP_244_4 : mul56 | {1 }
	Port: implement_Pipeline_VITIS_LOOP_244_4 : this_m_pcVecs_0 | {}
	Port: implement_Pipeline_VITIS_LOOP_244_4 : this_m_pcVecs_1 | {}
	Port: implement_Pipeline_VITIS_LOOP_244_4 : this_m_pcVecs_2 | {}
	Port: implement_Pipeline_VITIS_LOOP_244_4 : pcVecsNorm | {2 3 }
	Port: implement_Pipeline_VITIS_LOOP_244_4 : pcVecsNorm_1 | {2 3 }
	Port: implement_Pipeline_VITIS_LOOP_244_4 : pcVecsNorm_2 | {2 3 }
  - Chain level:
	State 1
		store_ln244 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln244 : 1
		add_ln244 : 1
		br_ln244 : 2
		add_ln244_1 : 1
		tmp : 1
		zext_ln244 : 2
		udiv_ln2_cast : 1
		this_m_pcVecs_0_addr : 3
		this_m_pcVecs_1_addr : 3
		this_m_pcVecs_2_addr : 3
		trunc_ln244 : 1
		pcVecsNorm_addr : 3
		pcVecsNorm_1_addr : 3
		pcVecsNorm_2_addr : 3
		pcVecsNorm_load : 4
		pcVecsNorm_1_load : 4
		pcVecsNorm_2_load : 4
		switch_ln247 : 2
		add_ln244_2 : 1
		icmp_ln244_1 : 2
		select_ln244 : 3
		store_ln244 : 2
		store_ln244 : 2
		store_ln244 : 4
	State 3
		zext_ln247 : 1
		this_m_pcVecs_0_addr_1 : 2
		this_m_pcVecs_1_addr_1 : 2
		this_m_pcVecs_2_addr_1 : 2
		tmp_4 : 1
		store_ln247 : 2
		store_ln247 : 3
		store_ln247 : 2
		store_ln247 : 3
		store_ln247 : 2
		store_ln247 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln244_fu_215   |    0    |    39   |
|    add   |   add_ln244_1_fu_224  |    0    |    72   |
|          |   add_ln244_2_fu_264  |    0    |    39   |
|          |    add_ln247_fu_299   |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln244_fu_210   |    0    |    39   |
|          |  icmp_ln244_1_fu_270  |    0    |    39   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln244_fu_276  |    0    |    32   |
|----------|-----------------------|---------|---------|
| sparsemux|      tmp_4_fu_311     |    0    |    14   |
|----------|-----------------------|---------|---------|
|   read   | mul56_read_read_fu_72 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_230      |    0    |    0    |
|          |  udiv_ln2_cast_fu_250 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln244_fu_240   |    0    |    0    |
|          |   zext_ln247_fu_304   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln244_fu_260  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   286   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          i_reg_350         |   32   |
|     mul56_read_reg_357     |   32   |
|  pcVecsNorm_1_addr_reg_395 |    4   |
|  pcVecsNorm_2_addr_reg_400 |    4   |
|   pcVecsNorm_addr_reg_390  |    4   |
|       phi_mul_reg_343      |   65   |
|      phi_urem_reg_336      |   32   |
|this_m_pcVecs_0_addr_reg_370|    5   |
|this_m_pcVecs_1_addr_reg_375|    5   |
|this_m_pcVecs_2_addr_reg_380|    5   |
|     trunc_ln244_reg_385    |    2   |
|    udiv_ln2_cast_reg_365   |    5   |
+----------------------------+--------+
|            Total           |   195  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   286  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   195  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   195  |   313  |
+-----------+--------+--------+--------+
