
---------- Begin Simulation Statistics ----------
final_tick                               371548287000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129601                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714340                       # Number of bytes of host memory used
host_op_rate                                   238752                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   771.60                       # Real time elapsed on the host
host_tick_rate                              481531888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184220346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371548                       # Number of seconds simulated
sim_ticks                                371548287000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184220346                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.715483                       # CPI: cycles per instruction
system.cpu.discardedOps                          4360                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       153810651                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269144                       # IPC: instructions per cycle
system.cpu.numCycles                        371548287                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640466     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84382564     45.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184220346                       # Class of committed instruction
system.cpu.tickCycles                       217737636                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1307854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2624124                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          278                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632201                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            278                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658549                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650219                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650509                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10649083                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986611                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2719                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             198                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83750818                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83750818                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83750866                       # number of overall hits
system.cpu.dcache.overall_hits::total        83750866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631263                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631263                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 350527805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 350527805000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 350527805000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 350527805000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382058                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382058                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382129                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382129                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133217.724343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133217.724343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133216.559880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133216.559880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315674                       # number of writebacks
system.cpu.dcache.writebacks::total           1315674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315169                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316083                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168087121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168087121000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168088560000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168088560000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127718.885227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127718.885227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127718.814087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127718.814087                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043620                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21651000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21651000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 111030.769231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 111030.769231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 110297.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 110297.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81707198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81707198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 350506154000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 350506154000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133219.368730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133219.368730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168067819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168067819000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127721.202131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127721.202131                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1439000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1439000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.926658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85067017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.636514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.926658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         692373659                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        692373659                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070246                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086391                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169239                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31998793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31998793                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31998793                       # number of overall hits
system.cpu.icache.overall_hits::total        31998793                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          265                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            265                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          265                       # number of overall misses
system.cpu.icache.overall_misses::total           265                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33498000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33498000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33498000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33498000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31999058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31999058                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31999058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31999058                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 126407.547170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 126407.547170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 126407.547170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 126407.547170                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          265                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32968000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32968000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 124407.547170                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 124407.547170                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 124407.547170                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 124407.547170                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31998793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31998793                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          265                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33498000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31999058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31999058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 126407.547170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 126407.547170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          265                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 124407.547170                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 124407.547170                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           214.215055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31999058                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               265                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          120751.162264                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   214.215055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.836778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.836778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         255992729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        255992729                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 371548287000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184220346                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   49                       # number of demand (read+write) hits
system.l2.demand_hits::total                       56                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                  49                       # number of overall hits
system.l2.overall_hits::total                      56                       # number of overall hits
system.l2.demand_misses::.cpu.inst                258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316034                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316292                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               258                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316034                       # number of overall misses
system.l2.overall_misses::total               1316292                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164138985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164170898000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31913000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164138985000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164170898000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              265                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             265                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 123693.798450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124722.450180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124722.248559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 123693.798450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124722.450180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124722.248559                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1307714                       # number of writebacks
system.l2.writebacks::total                   1307714                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316285                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 137817744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137844497000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 137817744000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 137844497000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999952                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 103693.798450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104722.580920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104722.379272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 103693.798450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104722.580920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104722.379272                       # average overall mshr miss latency
system.l2.replacements                        1308117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           26                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               26                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           26                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           26                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315885                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164119868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164119868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124722.044860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124722.044860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 137802168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 137802168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104722.044860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104722.044860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31913000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31913000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 123693.798450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 123693.798450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          258                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          258                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26753000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26753000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 103693.798450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 103693.798450                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19117000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19117000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.796791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.796791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 128302.013423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128302.013423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15576000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.759358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.759358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 109690.140845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109690.140845                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8055.250943                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.137367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.962827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8051.150750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22373509                       # Number of tag accesses
system.l2.tags.data_accesses                 22373509                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000358750750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       263338                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       263339                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7956378                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4994675                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1307714                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265140                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230856                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265140                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230856                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 254340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 254344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 262002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 262663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 263339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 263342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 255685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 255021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       263339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.993772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.853325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.327964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       263337    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        263339                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       263338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.863525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.855912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.530068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              679      0.26%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              661      0.25%      0.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15309      5.81%      6.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              665      0.25%      6.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           246011     93.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        263338                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336968960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334774784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    906.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    901.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  371548249000                       # Total gap between requests
system.mem_ctrls.avgGap                     141596.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        66048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336902912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334772736                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 177764.243063244183                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 906754044.596093177795                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 901020803.252956509590                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1032                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264108                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230856                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     46100000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 241644396250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8786821753000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     44670.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45904.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1679805.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        66048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336902912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336968960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        66048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        66048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334774784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334774784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          258                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1307714                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1307714                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       177764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    906754045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        906931809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       177764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       177764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    901026315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       901026315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    901026315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       177764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    906754045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1807958124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265140                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230824                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       328948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       329084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       328864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       326976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       326988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       326900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327052                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            142969121250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325700000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       241690496250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27153.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45903.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4742277                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4696141                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1057545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   635.189523                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   502.874236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   372.956074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        27695      2.62%      2.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20028      1.89%      4.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       421377     39.84%     44.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8390      0.79%     45.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        52214      4.94%     50.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9393      0.89%     50.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        40002      3.78%     54.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        12326      1.17%     55.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       466120     44.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1057545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336968960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334772736                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              906.931809                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              901.020803                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3775660560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2006807385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18798134880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13653478980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 29329391520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  85169388600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  70952952000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  223685813925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   602.036994                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 180729496750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12406680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 178412110250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3775217880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2006575890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18794964720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13651406640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 29329391520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  85154741310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  70965286560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  223677584520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   602.014845                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 180760436250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12406680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 178381170750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1307714                       # Transaction distribution
system.membus.trans_dist::CleanEvict              125                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315885                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           400                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3940409                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3940409                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671743744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671743744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316285                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23547548000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22795532750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2623388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           26                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315896                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315896                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           265                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          187                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3947993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3948549                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        74496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673729792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673804288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1308117                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334774784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2624465                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000125                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2624136     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    329      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2624465                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 371548287000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        13157801000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2385000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11844753993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
