{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 20:52:43 2006 " "Info: Processing started: Mon Aug 21 20:52:43 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Janus -c Janus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Janus -c Janus" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Janus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Janus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Janus " "Info: Found entity 1: Janus" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Janus " "Info: Elaborating entity \"Janus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C15~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus C15~0 that it feeds" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 74 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "C15~1 " "Warning: Node \"C15~1\"" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CMODE GND " "Warning: Pin \"CMODE\" stuck at GND" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 60 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "EXP1 GND " "Warning: Pin \"EXP1\" stuck at GND" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 63 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "EXP2 GND " "Warning: Pin \"EXP2\" stuck at GND" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 64 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "EXP3 GND " "Warning: Pin \"EXP3\" stuck at GND" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 65 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "EXP4 GND " "Warning: Pin \"EXP4\" stuck at GND" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 66 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HPF VCC " "Warning: Pin \"HPF\" stuck at VCC" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 68 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nCS GND " "Warning: Pin \"nCS\" stuck at GND" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 72 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SMODE1 VCC " "Warning: Pin \"SMODE1\" stuck at VCC" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 78 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SMODE2 VCC " "Warning: Pin \"SMODE2\" stuck at VCC" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 79 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ZCAL VCC " "Warning: Pin \"ZCAL\" stuck at VCC" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 82 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "CAL " "Warning: No output dependent on input pin \"CAL\"" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 53 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "FSYNC " "Warning: No output dependent on input pin \"FSYNC\"" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 67 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "SSCK " "Warning: No output dependent on input pin \"SSCK\"" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 80 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "MOSI " "Warning: No output dependent on input pin \"MOSI\"" {  } { { "Janus.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/JanusCPLD/Janus.v" 81 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "46 " "Info: Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 20:52:45 2006 " "Info: Processing ended: Mon Aug 21 20:52:45 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
