-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
-- Date        : Wed Apr 22 21:49:20 2015
-- Host        : nfxz-pc running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/ip/VROM/VROM_funcsim.vhdl
-- Design      : VROM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VROM_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VROM_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end VROM_blk_mem_gen_mux;

architecture STRUCTURE of VROM_blk_mem_gen_mux is
  signal \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\ : STD_LOGIC;
  signal \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(0),
      I1 => I1(0),
      I2 => sel_pipe_d1,
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(1),
      I1 => I1(1),
      I2 => sel_pipe_d1,
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(2),
      I1 => I1(2),
      I2 => sel_pipe_d1,
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(3),
      I1 => I1(3),
      I2 => sel_pipe_d1,
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(4),
      I1 => I1(4),
      I2 => sel_pipe_d1,
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(5),
      I1 => I1(5),
      I2 => sel_pipe_d1,
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(6),
      I1 => I1(6),
      I2 => sel_pipe_d1,
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOADO(7),
      I1 => I1(7),
      I2 => sel_pipe_d1,
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sel_pipe,
      I1 => ena,
      I2 => sel_pipe_d1,
      O => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\,
      Q => sel_pipe_d1,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => '1',
      D => \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VROM_blk_mem_gen_mux__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VROM_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \VROM_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \VROM_blk_mem_gen_mux__parameterized0\ is
  signal \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\ : STD_LOGIC;
  signal \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[0]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \doutb[1]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \doutb[2]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \doutb[3]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \doutb[4]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \doutb[5]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \doutb[6]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \doutb[7]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0\ : label is "soft_lutpair5";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(0),
      I1 => I1(0),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(0)
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(1),
      I1 => I1(1),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(1)
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(2),
      I1 => I1(2),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(2)
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(3),
      I1 => I1(3),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(4),
      I1 => I1(4),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(4)
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(5),
      I1 => I1(5),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(5)
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(6),
      I1 => I1(6),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(6)
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => DOBDO(7),
      I1 => I1(7),
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => doutb(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      I1 => enb,
      I2 => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      O => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkb,
      CE => '1',
      D => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1__0\,
      Q => \n_0_no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => addrb(0),
      I1 => enb,
      I2 => \n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      O => \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clkb,
      CE => '1',
      D => \n_0_no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1__0\,
      Q => \n_0_no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VROM_blk_mem_gen_prim_wrapper_init is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VROM_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end VROM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of VROM_blk_mem_gen_prim_wrapper_init is
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\ : STD_LOGIC;
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"007010771E7F1F7F0040775E7D5A7A5B1F771171010100007C55714101010000",
      INIT_01 => X"000C00CC606C60EC0010DC309C909C10C00C001C000000003CD01C1000000000",
      INIT_02 => X"004070177E1F7F1F0030577E5D7A5A7B7F177141010100005C75517101010000",
      INIT_03 => X"00000CC06C606CE0001CD03C909C901CCC000C100000000030DC101C00000000",
      INIT_04 => X"00000A0A08000101000005050F0102023F0303010F0A0A003E00030107050F00",
      INIT_05 => X"0000AAAA0000F08800005454FEF80C74E8F8F8F0FCAAAA0094EC1CF8FE54FE00",
      INIT_06 => X"000005050800010100000A0A0F0102023F03030107050D003E0003010F0A0F00",
      INIT_07 => X"000054540000F0880000AAAAFEF80C74E8F8F8F0FC54560094EC1CF8FEAAFC00",
      INIT_08 => X"000001017111711F000001014171577C7E1F7F1F7F177000597A5A7B54774000",
      INIT_09 => X"000000000C000CC000000000101CD03C6C606CE0CCC01C00909C901C30DC1000",
      INIT_0A => X"000001014171117F000001013151775C1E7F1F7F1F774000795A7A5B74577000",
      INIT_0B => X"00000000000C00CC000000001C10DC30606C60ECC0CC10009C909C103CD01C00",
      INIT_0C => X"0000555540002F3800002A2A7F1F10073E3F3F1F7F555500092E300F3F2A7F00",
      INIT_0D => X"00005050000080800000A0A0F0804040FC808080F05050007C40C080E0A0F000",
      INIT_0E => X"00002A2A40002F38000055557F1F10073E3F3F1F3F2A6A00092E300F7F557F00",
      INIT_0F => X"0000A0A00000808000005050F0804040FC808080E0A0B0007C40C080F050E000",
      INIT_10 => X"00701F7E1F7F1F7F705F6C496A4A6A4B1F7F1D71010101016C4D7F4301010101",
      INIT_11 => X"000C804C404C40CC1CF07CB0BCB0BC30808C001C000000007C70FC9000000000",
      INIT_12 => X"70107F1E7F1F7F1F407F4C694A6A4A6B7F1F7D41010101014C6D5F3301010101",
      INIT_13 => X"1C008C404C404CC000FC70BCB0BCB03C8C800C1000000000707CF09C00000000",
      INIT_14 => X"00000A0A08000103000005050F07060CFF0F07070F0A0A00FE00060704050F00",
      INIT_15 => X"0000AAAA0000F88400005555FFFE067AF4FCF8FCFEAAAA008AF206FA0755FF00",
      INIT_16 => X"000005050800010300000A0A0F07060CFF0F070707050D00FE0006070C0A0F00",
      INIT_17 => X"000055550000F8840000AAAAFFFE067AF4FCF8FCFF5555008AF206FA04AAFF00",
      INIT_18 => X"0101010171197F1F01010101437F4D6C7E1F7F1F7F1F7F00496A4A6A4B6C5F70",
      INIT_19 => X"000000001C008CC00000000080FC703C4C404C40CCC0EC10B0BCB0BC303CF01C",
      INIT_1A => X"0101010141791F7F01010101335F6D4C1E7F1F7F1F7F1F70694A6A4A6B4C7F40",
      INIT_1B => X"00000000100C80CC000000008CF07C30404C404CC0CCE01CBCB0BCB03C30FC10",
      INIT_1C => X"0000555580003F700000AAAA7F7F400F7E7F7F7F7F55D500111E407FC0AA7F00",
      INIT_1D => X"00005050000000C00000A0A0F0E0E030FFE0E0E0F05050007F10C0E020A0F000",
      INIT_1E => X"0000AAAA80003F7000005555FF7F400F7E7F7F7FFFAAAA00111E407F4055FF00",
      INIT_1F => X"0000A0A0100000C000005050E0E0E030FFE0E0E0E0A0B0007F10C0E03050E000",
      INIT_20 => X"0070307F3E7F3F7F00404F4C595252523F7F3F75450103035253584F37010203",
      INIT_21 => X"00040084406460640018FC78BC989C9860E4C004100080809C183CF8DC000000",
      INIT_22 => X"0030703F7E3F7F3F00404F4C595252527F3F7F35750103035253584F77010203",
      INIT_23 => X"0000048044606460001CF87CB89C989C64E0C4001C008080981C38FCD0000000",
      INIT_24 => X"00000A00100307C60000151F1F0C1819FFDF1F070F0F1A00BAC3180C17100F00",
      INIT_25 => X"0000AA0000E0F008000054FEFE1C0CF4E8F8F8F8FEFEAA0014E40C1CF000FE00",
      INIT_26 => X"00001510100307C600000A0F1F0C1819FFDF1F071F1F1500BAC3180C17101F00",
      INIT_27 => X"0000540000E0F0080000AAFEFE1C0CF4E8F8F8F8FEFE540014E40C1CF000FE00",
      INIT_28 => X"03030141713F7E3F000301374F5851527F3F7F3F7F3F70005252525B4C4F4000",
      INIT_29 => X"8080000004C06460000000DCF83C989C646064E0C4E01400989C981C38DC0800",
      INIT_2A => X"03030171397F3E7F00030107475851523F7F3F7F3F7F30005252525B4C4F4000",
      INIT_2B => X"8080000000C46064000000DCFC389C98606460E4C0E410009C989C183CD80C00",
      INIT_2C => X"00005500400F1F3800002A7F3F3020073F3F3F3F7F7F5500080F20380F007F00",
      INIT_2D => X"0000500000C0E0230000A8F8F83018D8BFFBF8E0F0F058005E830030E808F000",
      INIT_2E => X"00002A00400F1F380000557F3F3020073F3F3F3F7F7F2A00080F20380F007F00",
      INIT_2F => X"0000B80808C0E023000040F0F03018D8BFFBF8E0F8F8A8005E830030E808F800",
      INIT_30 => X"000060307F3E7F3F00705F4F48494A4A7F3F7F3F7F3F71014B484F4D4D5D4101",
      INIT_31 => X"00000A14E624A6A4000EF4EA18DA585AE6E4E6B4B6B88E80981A184A48460800",
      INIT_32 => X"007020703F7E3F7F00405F4F48494A4A3F7F3F7F3F7F41014B484F4D4D5D3101",
      INIT_33 => X"00060816E426A4A60008F6E81AD85A58E4E6E4B6B4BA88809A181A484A440E00",
      INIT_34 => X"00555F60383F07FF002A205F07003801FF3F3F3F7F7F5500FD053C3F20007F00",
      INIT_35 => X"0054F80408F010D000AA06FAF40CEC2CD0F0F0F0F8FC54002CCC0CFC0602FE00",
      INIT_36 => X"002A1F60383F07FF0055605F07003801FF3F3F3F3F3F6A00FD053C3F60403F00",
      INIT_37 => X"00AAFA0408F010D0005404FAF40CEC2CD0F0F0F0FAFEAA002CCC0CFC0400FE00",
      INIT_38 => X"00017131793D7F3F0001414F4F4F4F487E3F7F3F7F3F7F00494A4A4B48474F70",
      INIT_39 => X"00808E8C96A4E6E400000072685A181A26A4A6E4E6F4FE00D85A589A18EAF00E",
      INIT_3A => X"00010171397D3F7F0001714F4F4F4F483E7F3F7F3F7F3F70494A4A4B48474F40",
      INIT_3B => X"0080808E94A6E4E600000E706A581A1824A6A4E6E4F6FC0EDA585A981AE8F200",
      INIT_3C => X"002A3F60303F3C3F0055401F2F3033343F3F3F3F3F3F6A003437302F40403F00",
      INIT_3D => X"00AAFA0608F0607F005404F8F40C9C807FFCFCFCFEFEAA00BF2030F80000FE00",
      INIT_3E => X"00555F60303F3C3F002A201F2F3033343F3F3F3F7F7F55003437303F20007F00",
      INIT_3F => X"0054FC0608F0607F00AA02F8F40C9C807FFCFCFCFCFC5600BF2030F80602FC00",
      INIT_40 => X"000170177F1F7D1C000043644C684B6B7E1F7F1773010101496C4D6541010101",
      INIT_41 => X"00001C109CD0DCD0000080CC602CA0ACDC901C101C000000206CE0CC90000000",
      INIT_42 => X"000110771F7F1D7C000163446C486B4B1E7F1F7743010101694C6D4531010101",
      INIT_43 => X"0000101C90DCD0DC00008CC06C20ACA0D09C101C100000002C60ECC09C000000",
      INIT_44 => X"0015151F000103FE000A0A10070E1CFD1F0F071F15150000000E07000A1F0000",
      INIT_45 => X"005454FC00E0F07A00A8A800F018CCC438F8F0FC54540000C418F000A8FC0000",
      INIT_46 => X"000A0A1F000103FE00151510070E1CFD1F0F070F0A1A0000000E0710150F0000",
      INIT_47 => X"00A8A8FC00E0F07A00545400F018CCC638F8F0FCA8A80000C418F00054FC0000",
      INIT_48 => X"0001010171157F1F000101014363496C7F1D7C1F7F177301496B4B684C674300",
      INIT_49 => X"000000001C101C900000000080CCE06CDCD0DCD0DCD09C0020ACA02C200C9000",
      INIT_4A => X"0001010141751F7F000101013343694C1F7D1C7F1F771301694B6B486C476301",
      INIT_4B => X"00000000101C109C000000008CC0EC60D0DCD0DCD0DC90002CA0AC202C008C00",
      INIT_4C => X"00002A2A3F081F3F00001515200708337D3C1F0F3F2A2A003333180F00153F00",
      INIT_4D => X"0000A8A8F80080C00000505000E07038FFF8F0E0F8A8A800BF0040C00050F800",
      INIT_4E => X"000015153F081F3F00002A2A200708337D3C1F0F3F1515007333180F002A3F00",
      INIT_4F => X"00005050F80080C00000A8A800E07038FFF8F0E0F0505800BF0040C008A8F000",
      INIT_50 => X"0001105F1F1F1D1C006F6F230C086B6B5E1F1F1D1D4D01012908056F7F2F0101",
      INIT_51 => X"00001098D0D0D0D000ECECE46020ACACD8D0901070680000242060EC8C840000",
      INIT_52 => X"0001501F1F1F1D5C006E2F630C086B2B1E1F1F1D5D0D01016908056F3F6F0101",
      INIT_53 => X"00001890D0D0D0D800ECE4EC6020ACA4D0D09010786000002C2060EC848C0000",
      INIT_54 => X"0000211F302307FE003918000F1C38FD3F3F3F1F00210000003C3B1039180000",
      INIT_55 => X"000008FC00F0F87A00CEC600FE1ECECE38F8F8FC00080000CE16F600CEC60000",
      INIT_56 => X"0000101F302307FE003929000F1C38FD3F3F3F1F00100000003C3B1039290000",
      INIT_57 => X"000084FC00F0F87A00CE4A00FE1ECECC38F8F8FC00840000CE16F600CE4A0000",
      INIT_58 => X"01010D19591F1F1F01016367270508691D5C1F1F1F1F4E006B2B080C73782F00",
      INIT_59 => X"000060301890D0D000008CCCE460202CD0D8D0D0B0F0E800ACA42060CC0CE400",
      INIT_5A => X"01010D59191F1F1F01016327670508695D1C1F1F1F5F0F002B6B080C73386E00",
      INIT_5B => X"000060381090D0D000008CC4EC60202CD8D0D0D0B0F8E000A4AC2060CC04EC00",
      INIT_5C => X"000000423F706F7F00007331000F58633D7C7F7F3F0042007373684F00733100",
      INIT_5D => X"00000010F808C0E000009C8C00F43C1CFFE8F8FCF8001000BF1424C0009C8C00",
      INIT_5E => X"000000213F706F7F00007352000F58637D7C7F7F3F0021003373684F00735200",
      INIT_5F => X"00000008F808C0E000009C9400F43C1CFFE8F8FCF8000800BF1424C0009C9400",
      INIT_60 => X"001376177F1F7D1C006147664C684B6B7E1F7F1773010103496C4D6541010103",
      INIT_61 => X"00101C109CD0DCD0008CC0CC602CA0ACDC901C101C000080206CE0CC90000000",
      INIT_62 => X"007316771F7F1D7C004067466C486B4B1E7F1F7743010103694C6D4531010103",
      INIT_63 => X"001C101C90DCD0DC0080CCC06C20ACA0D09C101C100000802C60ECC09C000000",
      INIT_64 => X"0015151F000183FE000A0A10070E1CFD9F0F071F15150000800E07000A1F0000",
      INIT_65 => X"005454FE00E0F07A00AAAA00F01CCEC63EFCF0FE54540000CC1CF000AAFE0000",
      INIT_66 => X"000A0A1F000183FE00151510070E1CFD9F0F070F0A1A0000800E0710150F0000",
      INIT_67 => X"00AAAAFE00E0F07A00545400F01CCEC43EFCF0FEAAAA0000CC1CF00054FE0000",
      INIT_68 => X"00070202E22AFE3F0006020287C79BD8FF3BF93FFF2FEF2792D797D098CC8CC2",
      INIT_69 => X"0000000038203820000000000098C0D8B8A0B8A03820B82040584058C0980018",
      INIT_6A => X"0007020282EA3EFF000602026787DB983FFB39FF3FEF2FE7D297D790D88CCC80",
      INIT_6B => X"0000000020382038000000001880D8C0A0B8A0B82038A03858405840D8801820",
      INIT_6C => X"00002A2A7F000F3F00005555000F30637D7C3F0F7F2A2A006333380F00557F00",
      INIT_6D => X"0000A8A8F80080C10000505000E07038FFF9F0E0F8A8A800BF0170E00050F800",
      INIT_6E => X"000055557F000F3F00002A2A000F30637D7C3F0F7F5555002333380F002A7F00",
      INIT_6F => X"00005050F80080C10000A8A800E07038FFF9F0E0F0505800BF0170E008A8F000",
      INIT_70 => X"007110781F7F1D7C00406F4768486B4B1E7F1F7F1F7F1B73694F6D4969416743",
      INIT_71 => X"000C102CC0CCC0CC0010ECD03C30BCB0C0CC406C607CB09C3CF0FCD09C804C10",
      INIT_72 => X"001170187F1F7D1C00614F6748684B6B7E1F7F1F7F1F7B53496F4D6949614723",
      INIT_73 => X"00001C20CCC0CCC0001CE0DC303CB0BCCCC04C606C70BC9030FCF0DC908C401C",
      INIT_74 => X"0000AAAAE0783FC3000055559F07463EFEFF3F7FFFAAAA00FFC2461F0055FF00",
      INIT_75 => X"0000AAAA0408F0F000005454FAF40CCC7230F0F8FEAAAA00CCCC0CF40054FE00",
      INIT_76 => X"00005555E0783FC30000AAAA9F07463EFEFF3F7FFF55D500FFC2461F00AA7F00",
      INIT_77 => X"000054540408F0F00000AAAAFAF40CCC7230F0F8FE545400CECC0CF400AAFE00",
      INIT_78 => X"0073137119791D7F00426F4F6F4F6F4F1E7D1C7F1F7F1F71694B6B4868476F40",
      INIT_79 => X"009C901C202C40CC0000ECE0DCD0FCF0C0CCC0CCC0ECF01C3CB0BC303CD0EC10",
      INIT_7A => X"0013731179197D1F00624F6F4F6F4F6F7E1D7C1F7F1F7F11496B4B6848674F61",
      INIT_7B => X"00809C102C204CC0001CE0ECD0DCF0FCCCC0CCC0CCE0FC0030BCB03C30DCE01C",
      INIT_7C => X"0000AAAAC0607F7F000055553F5F6066FB797F7FFFAAAA006766605F0055FF00",
      INIT_7D => X"0000AAAA0A30C08600005454F4CC7CF8FE86FCFCFAAAAA007CFEC0F00454FE00",
      INIT_7E => X"0000555540607F7F0000AAAABF5F6066FB797F7F7F555500E766605F80AAFF00",
      INIT_7F => X"000054540830C0860000AAAAF6CC7CF8FE86FCFCF85454007CFEC0F006AAFE00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I1(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => O1(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\,
      ENBWREN => \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ena,
      I1 => addra(12),
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => enb,
      I1 => addrb(12),
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VROM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VROM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \VROM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \VROM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal ram_enb : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000F00000F000000000F0F0F00000000000000000000000000000000000",
      INIT_01 => X"00000000FF0C0CFF00000000FFFBFB08000000000F0C0C0F000000000F0B0B08",
      INIT_02 => X"F0C0C0F0F00000F0F0B0B080F0F0F000F0C0C0F000000000F0B0B08000000000",
      INIT_03 => X"F0C0C0F0FF0C0CFFF0B0B080FFFBFB08F0C0C0F00F0C0C0FF0B0B0800F0B0B08",
      INIT_04 => X"0F00000FF00000F00F0F0F00F0F0F0000F00000F000000000F0F0F0000000000",
      INIT_05 => X"0F00000FFF0C0CFF0F0F0F00FFFBFB080F00000F0F0C0C0F0F0F0F000F0B0B08",
      INIT_06 => X"FFC0C0FFF00000F0FFBFBF80F0F0F000FFC0C0FF00000000FFBFBF8000000000",
      INIT_07 => X"FFC0C0FFFF0C0CFFFFBFBF80FFFBFB08FFC0C0FF0F0C0C0FFFBFBF800F0B0B08",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C0FCFCFCFCFEFF7F3F3F3F3F3F0100",
      INIT_09 => X"FF9F9F819C9C9C81FF9F9F819C9C9C81DDBFFFEBB77FFFFB7FD7EFFEEDDFBFFE",
      INIT_0A => X"1C1C00081C1C1C1C1C1C00081C1C1C1CB6A2889C88A2B6E3FFFFFFFFFFFFFFFF",
      INIT_0B => X"000000000000000000000000000000000060607E6363637E0000000000000000",
      INIT_0C => X"000000000000000000000000000000000063637F6363361C0000000000000000",
      INIT_0D => X"00000000000000000000000000000000003E6363636363630000000000000000",
      INIT_0E => X"00000000000000000000000000000000003E63033E60663C0000000000000000",
      INIT_0F => X"00000000000000000000000000000000003F30303E30303F0000000000000000",
      INIT_10 => X"BBDDEE77FBFDFE77CC6633998C06039900000000000000000000000000000000",
      INIT_11 => X"FFC19CFCC19F99C3FFC19CFCC19F99C31004E0D1E6F8EA7C6EFBBFEE7BFFDF76",
      INIT_12 => X"FF9C9C809C9CC9E3FF9C9C809C9CC9E3FFF3F3F3F3F3F3C0FFF3F3F3F3F3F3C0",
      INIT_13 => X"FFC0CFCFC1CFCFC0FFC0CFCFC1CFCFC0FFE0CC9C989FCFE0FFE0CC9C989FCFE0",
      INIT_14 => X"0304080830408080030408083040808080804030080804038080403008080403",
      INIT_15 => X"C02010100C020101C02010100C0201010101020C101020C00101020C101020C0",
      INIT_16 => X"3048868140202010304886814020201010202040818648301020204081864830",
      INIT_17 => X"0C126181020404080C12618102040408080404028161120C080404028161120C",
      INIT_18 => X"003F0C0C0C0C1C0C003F0C0C0C0C1C0C001C32636363261C001C32636363261C",
      INIT_19 => X"003E63031E0C063F003E63031E0C063F007F703C1E07633E007F703C1E07633E",
      INIT_1A => X"003E6303037E607E003E6303037E607E0006067F66361E0E0006067F66361E0E",
      INIT_1B => X"001818180C06637F001818180C06637F003E63637E60301C003E63637E60301C",
      INIT_1C => X"003C06033F63633E003C06033F63633E003E434F3C72623C003E434F3C72623C",
      INIT_1D => X"0000000000314A0A0000000000314A0A0A724279000000000A72427900000000",
      INIT_1E => X"00000000008C525200000000008C52525252528C000000005252528C00000000",
      INIT_1F => X"001818187E181B0E001818187E181B0E003C607E663C0000003C607E663C0000",
      INIT_20 => X"0063637F6363361C0063637F6363361C3C429DA1A19D423C3C429DA1A19D423C",
      INIT_21 => X"001E33606060331E001E33606060331E007E63637E63637E007E63637E63637E",
      INIT_22 => X"003F30303E30303F003F30303E30303F007C66636363667C007C66636363667C",
      INIT_23 => X"001F33636760301F001F33636760301F006060607E60607F006060607E60607F",
      INIT_24 => X"003F0C0C0C0C0C3F003F0C0C0C0C0C3F006363637F636363006363637F636363",
      INIT_25 => X"00676E7C786C666300676E7C786C6663003E630303030303003E630303030303",
      INIT_26 => X"0063636B7F7F77630063636B7F7F7763003F303030303030003F303030303030",
      INIT_27 => X"003E63636363633E003E63636363633E0063676F7F7B73630063676F7F7B7363",
      INIT_28 => X"003D666F6363633E003D666F6363633E0060607E6363637E0060607E6363637E",
      INIT_29 => X"003E63033E60663C003E63033E60663C00676E7C6763637E00676E7C6763637E",
      INIT_2A => X"003E636363636363003E636363636363000C0C0C0C0C0C3F000C0C0C0C0C0C3F",
      INIT_2B => X"0063777F7F6B63630063777F7F6B636300081C3E7763636300081C3E77636363",
      INIT_2C => X"000C0C0C1E333333000C0C0C1E333333FFC3E7E7E7E7E7C3FFC3E7E7E7E7E7C3",
      INIT_2D => X"0008183F7F3F18080008183F7F3F1808FFC1EBEBEBEBEBC1FFC1EBEBEBEBEBC1",
      INIT_2E => X"00080C7E7F7E0C0800080C7E7F7E0C0800FFFF000000000000FFFF0000000000",
      INIT_2F => X"003E14141414143E003E14141414143E003C18181818183C003C18181818183C",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"7FC08080808080800000000000000000808080808080C07F0000000000000000",
      INIT_32 => X"FE03010101010101000000000000000001010101010103FE0000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0030300000000000003030000000000000000000000000000000000000000000",
      INIT_35 => X"0000007E7E0000000000007E7E000000E3B6A28888A2B6FFE3B6A28080A2B6FF",
      INIT_36 => X"FF3F3F3F3F3F3F00FF3F3F3F3F3F3F3F0000000000030F3F3F3F3F3F3F3F3F3F",
      INIT_37 => X"FFC0F3F3F3F3E3F3FFC0F3F3F3F3E3F3FFE3CD9C9C9CD9E3FFE3CD9C9C9CD9E3",
      INIT_38 => X"FFC19CFCE1F3F9C0FFC19CFCE1F3F9C0FF808FC3E1F89CC1FF808FC3E1F89CC1",
      INIT_39 => X"FFC19CFCFC819F81FFC19CFCFC819F81FFF9F98099C9E1F1FFF9F98099C9E1F1",
      INIT_3A => X"FFE7E7E7F3F99C80FFE7E7E7F3F99C80FFC19C9C819FCFE3FFC19C9C819FCFE3",
      INIT_3B => X"FFC3F9FCC09C9CC1FFC3F9FCC09C9CC1FFC1BCB0C38D9DC3FFC1BCB0C38D9DC3",
      INIT_3C => X"003E63636363633E0000000000000000001F33636760301F0000000000000000",
      INIT_3D => X"00081C3E7763636300000000000000000063637F6363361C0000000000000000",
      INIT_3E => X"003F30303E30303F00000000000000000063636B7F7F77630000000000000000",
      INIT_3F => X"00676E7C6763637E0000000000000000003F30303E30303F0000000000000000",
      INIT_40 => X"0000FF808080809F007F7FBFBFBFA0A08F8F8F878080807FB0B8BCBFBFBF807F",
      INIT_41 => X"0000FE020202F2E200FEFDFFFF07070FE2E2E2C2020202FE0F0F0F1FFFFF03FC",
      INIT_42 => X"0000FF8080878F9E007F7FBFB8B0A7AF9D9D8F878283807FAFAFB7B8BCBE807F",
      INIT_43 => X"0000FE020282C2E200FEFDFF7F3F9FCFE2E2C28232C202FECFCF9F07279F03FC",
      INIT_44 => X"0000FF809E9F9B9D007F7FA1A0A0B4BA8F8480808080807FBDBFBFBFBFBF807F",
      INIT_45 => X"0000FE020202820200FEFDFFFF7F3F7F0282423A322202FE7FBFC7C7EFFF03FC",
      INIT_46 => X"0000FF80909C9E8F007F7FA7A1B0A8BC8F9FBF838381807FB7A2BEBFBFBF807F",
      INIT_47 => X"0000FE021272F2E200FEFDE7871727CFE2F2FA82820202FE87837B3F3F7F03FC",
      INIT_48 => X"0000FF8087889B94007F7FB8BCB4B6A09B949B8F8687807FB6A0B6B8BDBF807F",
      INIT_49 => X"0000FE020282429200FEFDFF7F3F8F075292521222C202FE870787870F1F03FC",
      INIT_4A => X"0000FF80878A9C9F007F7FB8B0AAA8A78F87819F8180807FB8BCA0BEBFBF807F",
      INIT_4B => X"0000FE02F2AA0AF200FEFD0F07B3038BC222C2C2C20202FE37D72F2F1FFF03FC",
      INIT_4C => X"0000FF8080808182007F7FBFBFBEBCB88698BFBF9080807FA187A09FBFBF807F",
      INIT_4D => X"0000FE027A4AEA6A00FEFD8783333333FA12F2E2020202FE03E707CFFFFF03FC",
      INIT_4E => X"7F8080808F9FB9817FFF80808F9FB9818284808080807F008284808282820508",
      INIT_4F => X"FE010101F9FD51F1FEFF0101F9FD11F1614141010101FF00414141390519219C",
      INIT_50 => X"000000000101010300000000010101031F030101010000001F03010101000000",
      INIT_51 => X"00000000000000800000000000000080F080000000000000F080000000000000",
      INIT_52 => X"000000010101030700000001010103073F070301010100003F07030101010000",
      INIT_53 => X"00000000000080C000000000000080C0F8C0800000000000F8C0800000000000",
      INIT_54 => X"000001010103030F000001010103030F7F0F0303010101007F0F030301010100",
      INIT_55 => X"00000000008080E000000000008080E0FCE0808000000000FCE0808000000000",
      INIT_56 => X"000101010303071F000101010303071FFF1F070303010101FF1F070303010101",
      INIT_57 => X"000000008080C0F0000000008080C0F0FEF0C08080000000FEF0C08080000000",
      INIT_58 => X"0000000000001C1C00000000000000001C080000000000000000000000000000",
      INIT_59 => X"000000000000001C00000000000000003C1C0000000000000000000000000000",
      INIT_5A => X"000000000000081C00000000000000001C1C0000000000000000000000000000",
      INIT_5B => X"000000000000003800000000000000003C380000000000000000000000000000",
      INIT_5C => X"0000000000391212000000000039121212123211000000001212321100000000",
      INIT_5D => X"00000000008C525200000000008C52525252528C000000005252528C00000000",
      INIT_5E => X"00000000007942220000000000794222120A4A3100000000120A4A3100000000",
      INIT_5F => X"00000000008C525200000000008C52525252528C000000005252528C00000000",
      INIT_60 => X"0000000000314A0A0000000000314A0A320A4A3100000000320A4A3100000000",
      INIT_61 => X"00000000008C525200000000008C52525252528C000000005252528C00000000",
      INIT_62 => X"000000000011127A000000000011127A52523211000000005252321100000000",
      INIT_63 => X"00000000008C525200000000008C52525252528C000000005252528C00000000",
      INIT_64 => X"000D0F03011D3F3F000D0F03011D3F3D7F3FFD71F163C000772FFD71F163C000",
      INIT_65 => X"00B0F0C080B8FCFC00B0F0C080B8FCBCFEFCBF8ECF860300EEF4BF8E4F860300",
      INIT_66 => X"00000001071F0F0F40404041475F4F6F0F070703010000002F37170B0D040000",
      INIT_67 => X"000000040496F6FC000000040496F6FCFCF8C08000000000FCF8C08000000000",
      INIT_68 => X"002B462D450602000D2F462D6D8603010C020401122000000C02050912200000",
      INIT_69 => X"BE3FBFFFFFBF3E27F3F5E8E5CFFBFFE77F352E1C402000007F3D3E1F47200000",
      INIT_6A => X"7EF7FFFBBAF7DB6C5EAF17677F7FDBFDDF0F926262040400FFEF9EFA72040400",
      INIT_6B => X"A0D8B048A8704482B8D8B078B8F0C486A040B08008040400A040B09008040400",
      INIT_6C => X"0000200010080102000020201008050300102002050607030010270F0D060703",
      INIT_6D => X"0000001040007C6800000010401E7F6BDD53793DBFFFFF7DDDDFFFFEEEF4F2C5",
      INIT_6E => X"00001408240002F30000141C24003AFFE1D9FDFBDF7E7859E7DB7F7FBFB68FCB",
      INIT_6F => X"000004081080B0000000040C1890B0408040B08800C1E2C0E060B0A8F0F1F2D8",
      INIT_70 => X"5C01092D1F1D06075D1B1B3D3F1D060F03020301002044800F0313193062C480",
      INIT_71 => X"FFFFFEEEFFFF7FA783E1ECC3C5DC7DBFFEF72F7FDC080000FFFFDFF7DE0F0000",
      INIT_72 => X"BF7FFFFFFFFEFFBFAF8B5D2F17CBEFFF7BE6FC69723C0600FFFEFE6DF37F1E00",
      INIT_73 => X"CCF052A8B5F46830FCF8DEEFF7F6EEFE9898800010080200FCD8C0C8980C0200",
      INIT_74 => X"8040001022070F0E80482813270F0F0E0D070F0C6FF7F77F0D076FFFFBFFEF7F",
      INIT_75 => X"10082103039ECE1D100831039FDEFE7FBFF7FFE7FFFEFEF9BFFFFD9CC960ADE5",
      INIT_76 => X"00C8FC8E07E3F6CE74FFFF8F75FFFFCF87EFFFFEFFFFEFFFB7FFFB670F2FC887",
      INIT_77 => X"0002800490041263010A9484F0FC9E67F5FAB57AB6EDFCB8FFFBF7FAF7EFFEFE",
      INIT_78 => X"0000000211090702000000021B0D06061D03030C110100001F060F1D11010000",
      INIT_79 => X"000000002468B0E00000002064FCD830A0EC20B02804000018BCF0B828040000",
      INIT_7A => X"0022120A070E0DD500321F1F2D0B3EDC1F060F09314200001E4C1B3F734B0200",
      INIT_7B => X"00002062EC38E0B000B062EEDC683A3CCEE0B8D04C4220001E78DAFC6E622000",
      INIT_7C => X"008040253E4D010D00C8657F3B7F1D7EF61D4F0F09194400F43A5D173F79440A",
      INIT_7D => X"80828498B0728C60A286DCFAF05E3C3C7FA870B0188884003F1C68FDDC8CA612",
      INIT_7E => X"FFFFFFFFFFFFFF00FFFFFFFFFFFFFFFF00030F3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0A0D2E44544C204F434D414E2035383931203138393120544847495259504F43",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => ram_enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => addra(12),
      I1 => ena,
      O => ram_ena
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => addrb(12),
      I1 => enb,
      O => ram_enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VROM_blk_mem_gen_prim_width is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VROM_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end VROM_blk_mem_gen_prim_width;

architecture STRUCTURE of VROM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.VROM_blk_mem_gen_prim_wrapper_init
    port map (
      I1(7 downto 0) => I1(7 downto 0),
      O1(7 downto 0) => O1(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      ena => ena,
      enb => enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VROM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VROM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \VROM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \VROM_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\VROM_blk_mem_gen_prim_wrapper_init__parameterized0\
    port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      ena => ena,
      enb => enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VROM_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VROM_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end VROM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of VROM_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_douta1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_doutb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_doutb0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\has_mux_a.A\: entity work.VROM_blk_mem_gen_mux
    port map (
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      I1(7 downto 0) => ram_douta1_out(7 downto 0),
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
\has_mux_b.B\: entity work.\VROM_blk_mem_gen_mux__parameterized0\
    port map (
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      I1(7 downto 0) => ram_doutb0_out(7 downto 0),
      addrb(0) => addrb(12),
      clkb => clkb,
      doutb(7 downto 0) => doutb(7 downto 0),
      enb => enb
    );
\ramloop[0].ram.r\: entity work.VROM_blk_mem_gen_prim_width
    port map (
      I1(7 downto 0) => ram_douta1_out(7 downto 0),
      O1(7 downto 0) => ram_doutb0_out(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      ena => ena,
      enb => enb
    );
\ramloop[1].ram.r\: entity work.\VROM_blk_mem_gen_prim_width__parameterized0\
    port map (
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(7 downto 0) => ram_doutb(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      ena => ena,
      enb => enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VROM_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VROM_blk_mem_gen_top : entity is "blk_mem_gen_top";
end VROM_blk_mem_gen_top;

architecture STRUCTURE of VROM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.VROM_blk_mem_gen_generic_cstr
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VROM_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VROM_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end VROM_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of VROM_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.VROM_blk_mem_gen_top
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VROM_blk_mem_gen_v8_2__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "artix7";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "./";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "NONE";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "VROM.mif";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "VROM.mem";
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8192;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8192;
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 13;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 8192;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 13;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "ALL";
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "2";
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "Estimated Power for IP     :     4.652799 mW";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \VROM_blk_mem_gen_v8_2__parameterized0\ : entity is "yes";
end \VROM_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \VROM_blk_mem_gen_v8_2__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.VROM_blk_mem_gen_v8_2_synth
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      ena => ena,
      enb => enb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VROM is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of VROM : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of VROM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of VROM : entity is "blk_mem_gen_v8_2,Vivado 2014.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of VROM : entity is "VROM,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of VROM : entity is "VROM,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=4,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=VROM.mif,C_INIT_FILE=VROM.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=8192,C_READ_DEPTH_A=8192,C_ADDRA_WIDTH=13,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=8192,C_READ_DEPTH_B=8192,C_ADDRB_WIDTH=13,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=2,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     4.652799 mW}";
end VROM;

architecture STRUCTURE of VROM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "VROM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "VROM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 4;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\VROM_blk_mem_gen_v8_2__parameterized0\
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      dina(7) => '0',
      dina(6) => '0',
      dina(5) => '0',
      dina(4) => '0',
      dina(3) => '0',
      dina(2) => '0',
      dina(1) => '0',
      dina(0) => '0',
      dinb(7) => '0',
      dinb(6) => '0',
      dinb(5) => '0',
      dinb(4) => '0',
      dinb(3) => '0',
      dinb(2) => '0',
      dinb(1) => '0',
      dinb(0) => '0',
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => doutb(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
