0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/southernMD/vivado/vivado_8/vivado_8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sim_1/new/RAM_test.v,1742379105,verilog,,,,RAM_test,,,,,,,,
C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,1742098393,verilog,,C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/RAM.v,,RAM_B,,,,,,,,
C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/RAM.v,1742379225,verilog,,C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/output_val.v,,RAM,,,,,,,,
C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sources_1/new/output_val.v,1742973508,verilog,,C:/Users/southernMD/vivado/vivado_8/vivado_8.srcs/sim_1/new/RAM_test.v,,output_val,,,,,,,,
