Analysis & Synthesis report for pro
Sun Oct 30 15:46:18 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |pro|adc_module:p7|adc_driver:a1|st
 10. State Machine - |pro|mod_dac:p5|dac_seq_crt:m1|st
 11. State Machine - |pro|mod_dac:p4|dac_seq_crt:m1|st
 12. State Machine - |pro|mod_dac:p3|dac_seq_crt:m1|st
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: pll:p0|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: mod_dac:p3|dac_seq_crt:m1
 20. Parameter Settings for User Entity Instance: mod_dac:p4|dac_seq_crt:m1
 21. Parameter Settings for User Entity Instance: mod_dac:p5|dac_seq_crt:m1
 22. Parameter Settings for User Entity Instance: adc_module:p7|adc_driver:a1
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "mod_dac:p5"
 25. Port Connectivity Checks: "mod_dac:p4"
 26. Port Connectivity Checks: "mod_dac:p3"
 27. Port Connectivity Checks: "chdiv:p2"
 28. Port Connectivity Checks: "pll:p0"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 30 15:46:18 2016       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; pro                                         ;
; Top-level Entity Name              ; pro                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,538                                       ;
;     Total combinational functions  ; 2,012                                       ;
;     Dedicated logic registers      ; 1,770                                       ;
; Total registers                    ; 1770                                        ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; pro                ; pro                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; adc_value_csout.v                ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_value_csout.v ;         ;
; adc_module.v                     ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v      ;         ;
; adc_fir.v                        ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v         ;         ;
; adc_driver.v                     ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v      ;         ;
; tri_gt.v                         ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/tri_gt.v          ;         ;
; mod_dac.v                        ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/mod_dac.v         ;         ;
; dac_seq_crt.v                    ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_seq_crt.v     ;         ;
; dac_clk_src.v                    ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_clk_src.v     ;         ;
; clkdiv.v                         ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/clkdiv.v          ;         ;
; chdiv.v                          ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/chdiv.v           ;         ;
; pro.v                            ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v             ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v             ;         ;
; trsfrm.v                         ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v          ;         ;
; adc_clk_div.v                    ; yes             ; User Verilog HDL File        ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_clk_div.v     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/quartusii/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/quartusii/quartus/libraries/megafunctions/aglobal131.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/quartusii/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/quartusii/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/quartusii/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,538     ;
;                                             ;           ;
; Total combinational functions               ; 2012      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 171       ;
;     -- 3 input functions                    ; 1589      ;
;     -- <=2 input functions                  ; 252       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 512       ;
;     -- arithmetic mode                      ; 1500      ;
;                                             ;           ;
; Total registers                             ; 1770      ;
;     -- Dedicated logic registers            ; 1770      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 64        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 1770      ;
; Total fan-out                               ; 11370     ;
; Average fan-out                             ; 2.90      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                             ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |pro                                 ; 2012 (0)          ; 1770 (0)     ; 0           ; 0            ; 0       ; 0         ; 64   ; 0            ; |pro                                                          ; work         ;
;    |adc_module:p7|                   ; 1826 (0)          ; 1576 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7                                            ; work         ;
;       |adc_clk_div:a9|               ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_clk_div:a9                             ; work         ;
;       |adc_driver:a1|                ; 129 (129)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_driver:a1                              ; work         ;
;       |adc_fir:a2|                   ; 250 (250)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_fir:a2                                 ; work         ;
;       |adc_fir:a3|                   ; 250 (250)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_fir:a3                                 ; work         ;
;       |adc_fir:a4|                   ; 250 (250)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_fir:a4                                 ; work         ;
;       |adc_fir:a5|                   ; 250 (250)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_fir:a5                                 ; work         ;
;       |adc_fir:a6|                   ; 328 (328)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_fir:a6                                 ; work         ;
;       |adc_fir:a7|                   ; 363 (363)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_fir:a7                                 ; work         ;
;       |adc_value_csout:a8|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|adc_module:p7|adc_value_csout:a8                         ; work         ;
;    |chdiv:p2|                        ; 59 (59)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|chdiv:p2                                                 ; work         ;
;    |clkdiv:p1|                       ; 47 (47)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|clkdiv:p1                                                ; work         ;
;    |mod_dac:p3|                      ; 23 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p3                                               ; work         ;
;       |dac_clk_src:m0|               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p3|dac_clk_src:m0                                ; work         ;
;       |dac_seq_crt:m1|               ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p3|dac_seq_crt:m1                                ; work         ;
;    |mod_dac:p4|                      ; 23 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p4                                               ; work         ;
;       |dac_clk_src:m0|               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p4|dac_clk_src:m0                                ; work         ;
;       |dac_seq_crt:m1|               ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p4|dac_seq_crt:m1                                ; work         ;
;    |mod_dac:p5|                      ; 23 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p5                                               ; work         ;
;       |dac_clk_src:m0|               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p5|dac_clk_src:m0                                ; work         ;
;       |dac_seq_crt:m1|               ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|mod_dac:p5|dac_seq_crt:m1                                ; work         ;
;    |pll:p0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|pll:p0                                                   ; work         ;
;       |altpll:altpll_component|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|pll:p0|altpll:altpll_component                           ; work         ;
;          |pll_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|pll:p0|altpll:altpll_component|pll_altpll:auto_generated ; work         ;
;    |trsfrm:p6|                       ; 11 (11)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pro|trsfrm:p6                                                ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |pro|pll:p0     ; C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------+----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pro|adc_module:p7|adc_driver:a1|st                                                                                                            ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; st.s17 ; st.s16 ; st.s15 ; st.s14 ; st.s13 ; st.s12 ; st.s11 ; st.s10 ; st.s9 ; st.s8 ; st.s7 ; st.s6 ; st.s5 ; st.s4 ; st.s3 ; st.s2 ; st.s1 ; st.s0 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; st.s0  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; st.s1  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; st.s2  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; st.s3  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; st.s4  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; st.s5  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s6  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s7  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s8  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s9  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s10 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s11 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s12 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s13 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s14 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s15 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s16 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; st.s17 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |pro|mod_dac:p5|dac_seq_crt:m1|st ;
+-------+-------+-------+---------------------------+
; Name  ; st.s0 ; st.s2 ; st.s1                     ;
+-------+-------+-------+---------------------------+
; st.s0 ; 0     ; 0     ; 0                         ;
; st.s1 ; 1     ; 0     ; 1                         ;
; st.s2 ; 1     ; 1     ; 0                         ;
+-------+-------+-------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |pro|mod_dac:p4|dac_seq_crt:m1|st ;
+-------+-------+-------+---------------------------+
; Name  ; st.s0 ; st.s2 ; st.s1                     ;
+-------+-------+-------+---------------------------+
; st.s0 ; 0     ; 0     ; 0                         ;
; st.s1 ; 1     ; 0     ; 1                         ;
; st.s2 ; 1     ; 1     ; 0                         ;
+-------+-------+-------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |pro|mod_dac:p3|dac_seq_crt:m1|st ;
+-------+-------+-------+---------------------------+
; Name  ; st.s0 ; st.s2 ; st.s1                     ;
+-------+-------+-------+---------------------------+
; st.s0 ; 0     ; 0     ; 0                         ;
; st.s1 ; 1     ; 0     ; 1                         ;
; st.s2 ; 1     ; 1     ; 0                         ;
+-------+-------+-------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; adc_module:p7|adc_driver:a1|v_adc_strg[2][5]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][4]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][3]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][2]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][1]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][0]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][5]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][4]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][3]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][2]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][1]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][0]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][5]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][4]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][3]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][2]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][1]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][0]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][5]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][4]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][3]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][2]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][1]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][0]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][5]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][4]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][3]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][2]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][1]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][0]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][5]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][4]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][3]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][2]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][1]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][0]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][6]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][6]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][6]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][6]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][6]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][6]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][7]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][7]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][7]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][7]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][7]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][7]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][8]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][8]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][8]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][8]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][8]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][8]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][9]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][9]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][9]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][9]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][9]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][9]        ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][10]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][10]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][10]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][10]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][10]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][10]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][11]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][11]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][11]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][11]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][11]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][11]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][12]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][12]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][12]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][12]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][12]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][12]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][13]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][13]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][13]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][13]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][13]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][13]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][14]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][14]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][14]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][14]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][14]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][14]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[2][15]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[1][15]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[0][15]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[3][15]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[4][15]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; adc_module:p7|adc_driver:a1|v_adc_strg[5][15]       ; adc_module:p7|adc_driver:a1|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 96  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; chdiv:p2|ins0[0..3,22,23]              ; Stuck at GND due to stuck port data_in ;
; chdiv:p2|ins1[0..3,22,23]              ; Stuck at GND due to stuck port data_in ;
; chdiv:p2|ins2[0..3,22,23]              ; Stuck at GND due to stuck port data_in ;
; chdiv:p2|ins0[20]                      ; Merged with chdiv:p2|ins0[21]          ;
; chdiv:p2|ins2[20]                      ; Merged with chdiv:p2|ins2[21]          ;
; chdiv:p2|ins1[20]                      ; Merged with chdiv:p2|ins1[21]          ;
; adc_module:p7|adc_driver:a1|st~4       ; Lost fanout                            ;
; adc_module:p7|adc_driver:a1|st~5       ; Lost fanout                            ;
; adc_module:p7|adc_driver:a1|st~6       ; Lost fanout                            ;
; adc_module:p7|adc_driver:a1|st~7       ; Lost fanout                            ;
; adc_module:p7|adc_driver:a1|st~8       ; Lost fanout                            ;
; Total Number of Removed Registers = 26 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1770  ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1769  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 111   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; chdiv:p2|c0                             ; 1       ;
; chdiv:p2|c1                             ; 1       ;
; mod_dac:p3|dac_seq_crt:m1|sync          ; 1       ;
; mod_dac:p4|dac_seq_crt:m1|sync          ; 1       ;
; mod_dac:p5|dac_seq_crt:m1|sync          ; 1       ;
; adc_module:p7|adc_driver:a1|adcrst      ; 1       ;
; adc_module:p7|adc_driver:a1|adcrd       ; 7       ;
; trsfrm:p6|dcnt[11]                      ; 1       ;
; trsfrm:p6|dcnt[10]                      ; 1       ;
; trsfrm:p6|dcnt[9]                       ; 1       ;
; trsfrm:p6|dcnt[7]                       ; 1       ;
; trsfrm:p6|dcnt[5]                       ; 1       ;
; trsfrm:p6|dcnt[2]                       ; 1       ;
; trsfrm:p6|dcnt[0]                       ; 1       ;
; adc_module:p7|adc_driver:a1|radd[0]     ; 6       ;
; adc_module:p7|adc_driver:a1|radd[2]     ; 6       ;
; Total number of inverted registers = 16 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pro|chdiv:p2|ins2[4]               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pro|chdiv:p2|ins0[13]              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |pro|chdiv:p2|ins1[12]              ;
; 6:1                ; 39 bits   ; 156 LEs       ; 156 LEs              ; 0 LEs                  ; No         ; |pro|adc_module:p7|adc_fir:a7|Add14 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:p0|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 40000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 2                     ; Signed Integer      ;
; CLK2_MULTIPLY_BY              ; 4                     ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 18                    ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer      ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped             ;
; PORT_CLK2                     ; PORT_USED             ; Untyped             ;
; PORT_CLK3                     ; PORT_USED             ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mod_dac:p3|dac_seq_crt:m1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; s0             ; 00    ; Unsigned Binary                               ;
; s1             ; 01    ; Unsigned Binary                               ;
; s2             ; 10    ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mod_dac:p4|dac_seq_crt:m1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; s0             ; 00    ; Unsigned Binary                               ;
; s1             ; 01    ; Unsigned Binary                               ;
; s2             ; 10    ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mod_dac:p5|dac_seq_crt:m1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; s0             ; 00    ; Unsigned Binary                               ;
; s1             ; 01    ; Unsigned Binary                               ;
; s2             ; 10    ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_module:p7|adc_driver:a1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; s0             ; 00000 ; Unsigned Binary                                 ;
; s1             ; 00001 ; Unsigned Binary                                 ;
; s2             ; 00010 ; Unsigned Binary                                 ;
; s3             ; 00011 ; Unsigned Binary                                 ;
; s4             ; 00100 ; Unsigned Binary                                 ;
; s5             ; 00101 ; Unsigned Binary                                 ;
; s6             ; 00110 ; Unsigned Binary                                 ;
; s7             ; 00111 ; Unsigned Binary                                 ;
; s8             ; 01000 ; Unsigned Binary                                 ;
; s9             ; 01001 ; Unsigned Binary                                 ;
; s10            ; 01010 ; Unsigned Binary                                 ;
; s11            ; 01011 ; Unsigned Binary                                 ;
; s12            ; 01100 ; Unsigned Binary                                 ;
; s13            ; 01101 ; Unsigned Binary                                 ;
; s14            ; 01110 ; Unsigned Binary                                 ;
; s15            ; 01111 ; Unsigned Binary                                 ;
; s16            ; 10000 ; Unsigned Binary                                 ;
; s17            ; 10001 ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:p0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mod_dac:p5"                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mod_dac:p4"                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mod_dac:p3"                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chdiv:p2"                                                                                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd0 ; Output ; Warning  ; Output or bidir port (24 bits) is smaller than the port expression (32 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; cmd1 ; Output ; Warning  ; Output or bidir port (24 bits) is smaller than the port expression (32 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; cmd2 ; Output ; Warning  ; Output or bidir port (24 bits) is smaller than the port expression (32 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:p0"                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Oct 30 15:45:40 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pro -c pro
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file adc_value_csout.v
    Info (12023): Found entity 1: adc_value_csout
Info (12021): Found 1 design units, including 1 entities, in source file adc_module.v
    Info (12023): Found entity 1: adc_module
Warning (10090): Verilog HDL syntax warning at adc_fir.v(3): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at adc_fir.v(4): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at adc_fir.v(5): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at adc_fir.v(6): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at adc_fir.v(24): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file adc_fir.v
    Info (12023): Found entity 1: adc_fir
Info (12021): Found 1 design units, including 1 entities, in source file adc_driver.v
    Info (12023): Found entity 1: adc_driver
Info (12021): Found 1 design units, including 1 entities, in source file tri_gt.v
    Info (12023): Found entity 1: tri_gt
Info (12021): Found 1 design units, including 1 entities, in source file mod_dac.v
    Info (12023): Found entity 1: mod_dac
Info (12021): Found 1 design units, including 1 entities, in source file dac_seq_crt.v
    Info (12023): Found entity 1: dac_seq_crt
Info (12021): Found 1 design units, including 1 entities, in source file dac_clk_src.v
    Info (12023): Found entity 1: dac_clk_src
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 1 design units, including 1 entities, in source file chdiv.v
    Info (12023): Found entity 1: chdiv
Info (12021): Found 1 design units, including 1 entities, in source file pro.v
    Info (12023): Found entity 1: pro
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file trsfrm.v
    Info (12023): Found entity 1: trsfrm
Info (12021): Found 1 design units, including 1 entities, in source file adc_clk_div.v
    Info (12023): Found entity 1: adc_clk_div
Info (12127): Elaborating entity "pro" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:p0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:p0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:p0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:p0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "18"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:p0|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:p1"
Info (12128): Elaborating entity "chdiv" for hierarchy "chdiv:p2"
Info (12128): Elaborating entity "mod_dac" for hierarchy "mod_dac:p3"
Info (12128): Elaborating entity "dac_clk_src" for hierarchy "mod_dac:p3|dac_clk_src:m0"
Info (12128): Elaborating entity "dac_seq_crt" for hierarchy "mod_dac:p3|dac_seq_crt:m1"
Info (12128): Elaborating entity "trsfrm" for hierarchy "trsfrm:p6"
Info (12128): Elaborating entity "tri_gt" for hierarchy "trsfrm:p6|tri_gt:p1"
Info (12128): Elaborating entity "adc_module" for hierarchy "adc_module:p7"
Info (12128): Elaborating entity "adc_driver" for hierarchy "adc_module:p7|adc_driver:a1"
Info (10041): Inferred latch for "v_adc_strg[0][0]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][1]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][2]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][3]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][4]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][5]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][6]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][7]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][8]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][9]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][10]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][11]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][12]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][13]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][14]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[0][15]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][0]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][1]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][2]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][3]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][4]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][5]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][6]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][7]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][8]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][9]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][10]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][11]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][12]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][13]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][14]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[1][15]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][0]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][1]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][2]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][3]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][4]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][5]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][6]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][7]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][8]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][9]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][10]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][11]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][12]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][13]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][14]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[2][15]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][0]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][1]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][2]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][3]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][4]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][5]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][6]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][7]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][8]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][9]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][10]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][11]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][12]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][13]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][14]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[3][15]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][0]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][1]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][2]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][3]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][4]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][5]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][6]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][7]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][8]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][9]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][10]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][11]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][12]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][13]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][14]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[4][15]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][0]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][1]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][2]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][3]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][4]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][5]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][6]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][7]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][8]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][9]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][10]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][11]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][12]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][13]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][14]" at adc_driver.v(94)
Info (10041): Inferred latch for "v_adc_strg[5][15]" at adc_driver.v(94)
Info (12128): Elaborating entity "adc_fir" for hierarchy "adc_module:p7|adc_fir:a2"
Warning (10036): Verilog HDL or VHDL warning at adc_fir.v(31): object "r16" assigned a value but never read
Info (12128): Elaborating entity "adc_value_csout" for hierarchy "adc_module:p7|adc_value_csout:a8"
Info (12128): Elaborating entity "adc_clk_div" for hierarchy "adc_module:p7|adc_clk_div:a9"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "cmd0[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[24]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[24]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[24]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "cmd0[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[24]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[24]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[24]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "cmd0[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd0[24]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd1[24]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[31]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[30]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[29]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[28]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[27]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[26]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[25]" is missing source, defaulting to GND
    Warning (12110): Net "cmd2[24]" is missing source, defaulting to GND
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:p0|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "busy"
Info (21057): Implemented 3701 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3636 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Sun Oct 30 15:46:19 2016
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.map.smsg.


