<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microsemi)

Click here to go to specific block report:
<a href="rpt_top_areasrr.htm#top"><h5 align="center">top</h5></a><br><a href="rpt_top_areasrr.htm#top.UART_apb"><h5 align="center">UART_apb</h5></a><br><a href="rpt_top_areasrr.htm#UART_apb.UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1"><h5 align="center">UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1</h5></a><br><a href="rpt_top_areasrr.htm#UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1.UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s"><h5 align="center">UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Clock_gen_0s_0s"><h5 align="center">UART_apb_UART_apb_0_Clock_gen_0s_0s</h5></a><br><a href="rpt_top_areasrr.htm#UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s"><h5 align="center">UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s</h5></a><br><a href="rpt_top_areasrr.htm#UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s"><h5 align="center">UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s</h5></a><br><a href="rpt_top_areasrr.htm#top.SPI_Controller"><h5 align="center">SPI_Controller</h5></a><br><a href="rpt_top_areasrr.htm#SPI_Controller.CORESPI_Z3_layer1"><h5 align="center">CORESPI_Z3_layer1</h5></a><br><a href="rpt_top_areasrr.htm#CORESPI_Z3_layer1.spi_32s_8s_32s_16s_0_0_1_0s"><h5 align="center">spi_32s_8s_32s_16s_0_0_1_0s</h5></a><br><a href="rpt_top_areasrr.htm#spi_32s_8s_32s_16s_0_0_1_0s.spi_rf_32s_16s_0"><h5 align="center">spi_rf_32s_16s_0</h5></a><br><a href="rpt_top_areasrr.htm#spi_32s_8s_32s_16s_0_0_1_0s.spi_control_8s"><h5 align="center">spi_control_8s</h5></a><br><a href="rpt_top_areasrr.htm#spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_1"><h5 align="center">spi_fifo_8s_32s_5_1</h5></a><br><a href="rpt_top_areasrr.htm#spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_0"><h5 align="center">spi_fifo_8s_32s_5_0</h5></a><br><a href="rpt_top_areasrr.htm#spi_32s_8s_32s_16s_0_0_1_0s.spi_chanctrl_Z2_layer1"><h5 align="center">spi_chanctrl_Z2_layer1</h5></a><br><a href="rpt_top_areasrr.htm#spi_chanctrl_Z2_layer1.spi_clockmux"><h5 align="center">spi_clockmux</h5></a><br><a href="rpt_top_areasrr.htm#top.reset_syn_1"><h5 align="center">reset_syn_1</h5></a><br><a href="rpt_top_areasrr.htm#reset_syn_1.reset_syn_1_reset_syn_1_0_CORERESET_PF"><h5 align="center">reset_syn_1_reset_syn_1_0_CORERESET_PF</h5></a><br><a href="rpt_top_areasrr.htm#top.reset_syn_0"><h5 align="center">reset_syn_0</h5></a><br><a href="rpt_top_areasrr.htm#reset_syn_0.reset_syn_0_reset_syn_0_0_CORERESET_PF"><h5 align="center">reset_syn_0_reset_syn_0_0_CORERESET_PF</h5></a><br><a href="rpt_top_areasrr.htm#top.MiV_AXI"><h5 align="center">MiV_AXI</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_14"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_14</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_15"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_15</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_16"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_16</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_17"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_17</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_18"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_18</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_19"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_19</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_20"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_20</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_21"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_21</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_22"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_22</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_23"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_23</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_26"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_26</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_28"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_28</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_29"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_29</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_31"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_31</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_30"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_30</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_31"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_31</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_32"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_32</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_33"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_33</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_34"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_34</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_35"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_35</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_36"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_36</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_37"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_37</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_38"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_38</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_39"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_39</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_40"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_40</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_41"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_41</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_42"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_42</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_43"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_43</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_44"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_44</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_45"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_45</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_46"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_46</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_47"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_47</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_48"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_48</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_49"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_49</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_50"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_50</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_51"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_51</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_6"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_6</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_52"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_52</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_53"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_53</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_54"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_54</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_6"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_6</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_7"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_7</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_8"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_8</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_9"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_9</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_10"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_10</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_11"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_11</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_18"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_18</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_12"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_12</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_13"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_13</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_14"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_14</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_15"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_15</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_16"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_16</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_17"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_17</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_18"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_18</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_19"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_19</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_20"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_20</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_21"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_21</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_22"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_22</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_6"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_6</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_7"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_7</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_8"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_8</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_9"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_9</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_10"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_10</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_11"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_11</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_12"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_12</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_13"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_13</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_14"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_14</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_0"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_0</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_8_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_8_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_3"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_3</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5</h5></a><br><a href="rpt_top_areasrr.htm#MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_5"><h5 align="center">MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_5</h5></a><br><a href="rpt_top_areasrr.htm#top.LSRAM"><h5 align="center">LSRAM</h5></a><br><a href="rpt_top_areasrr.htm#LSRAM.LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1"><h5 align="center">LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1</h5></a><br><a href="rpt_top_areasrr.htm#LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s"><h5 align="center">LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s</h5></a><br><a href="rpt_top_areasrr.htm#LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1"><h5 align="center">LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1</h5></a><br><a href="rpt_top_areasrr.htm#LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM"><h5 align="center">LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM</h5></a><br><a href="rpt_top_areasrr.htm#top.INIT_Monitor"><h5 align="center">INIT_Monitor</h5></a><br><a href="rpt_top_areasrr.htm#INIT_Monitor.INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR"><h5 align="center">INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_top_areasrr.htm#top.DDR3_0"><h5 align="center">DDR3_0</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1"><h5 align="center">DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1.C0_sdram_sys_top_Z59_layer1"><h5 align="center">C0_sdram_sys_top_Z59_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_sys_top_Z59_layer1.C0_phy_top_Z7_layer1"><h5 align="center">C0_phy_top_Z7_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_phy_top_Z7_layer1.C0_ddr4_nwl_phy_init_Z6_layer1"><h5 align="center">C0_ddr4_nwl_phy_init_Z6_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_ddr4_nwl_phy_init_Z6_layer1.C0_util_sync_reset_0"><h5 align="center">C0_util_sync_reset_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_reset_0.C0_util_sync_flops_0_61_2"><h5 align="center">C0_util_sync_flops_0_61_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_sys_top_Z59_layer1.C0_util_sync_reset_2"><h5 align="center">C0_util_sync_reset_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_reset_2.C0_util_sync_flops_0_5"><h5 align="center">C0_util_sync_flops_0_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_sys_top_Z59_layer1.C0_sdram_lb_Z58_layer1"><h5 align="center">C0_sdram_lb_Z58_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0"><h5 align="center">C0_util_sync_1s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0.C0_util_sync_flops_0"><h5 align="center">C0_util_sync_flops_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_axi_if_Z11_layer1"><h5 align="center">C0_axi_if_Z11_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_wrap_calc_Z8_layer1"><h5 align="center">C0_wrap_calc_Z8_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_util_fifo_Z13_layer1"><h5 align="center">C0_util_fifo_Z13_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z13_layer1.C0_util_fifo_core_Z12_layer1"><h5 align="center">C0_util_fifo_core_Z12_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z12_layer1.C0_util_lat1_to_lat0_6s"><h5 align="center">C0_util_lat1_to_lat0_6s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z13_layer1.C0_util_ram_4s_6s_6s_1s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_6s_6s_1s_0s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_util_fifo_Z15_layer1"><h5 align="center">C0_util_fifo_Z15_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z15_layer1.C0_util_fifo_core_Z14_layer1"><h5 align="center">C0_util_fifo_core_Z14_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s"><h5 align="center">C0_util_gray_sync_bin_11s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0"><h5 align="center">C0_util_sync_11s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_0"><h5 align="center">C0_util_sync_flops_0_7_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_1"><h5 align="center">C0_util_sync_flops_0_7_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_2"><h5 align="center">C0_util_sync_flops_0_7_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_3"><h5 align="center">C0_util_sync_flops_0_7_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_4"><h5 align="center">C0_util_sync_flops_0_7_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_5"><h5 align="center">C0_util_sync_flops_0_7_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_6"><h5 align="center">C0_util_sync_flops_0_7_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_7"><h5 align="center">C0_util_sync_flops_0_7_7</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_8"><h5 align="center">C0_util_sync_flops_0_7_8</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_9"><h5 align="center">C0_util_sync_flops_0_7_9</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_10"><h5 align="center">C0_util_sync_flops_0_7_10</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s"><h5 align="center">C0_util_gray_to_bin_11s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s_1"><h5 align="center">C0_util_gray_sync_bin_11s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s_1.C0_util_sync_11s_0_0_0"><h5 align="center">C0_util_sync_11s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_11"><h5 align="center">C0_util_sync_flops_0_7_11</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_12"><h5 align="center">C0_util_sync_flops_0_7_12</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_13"><h5 align="center">C0_util_sync_flops_0_7_13</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_14"><h5 align="center">C0_util_sync_flops_0_7_14</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_15"><h5 align="center">C0_util_sync_flops_0_7_15</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_16"><h5 align="center">C0_util_sync_flops_0_7_16</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_17"><h5 align="center">C0_util_sync_flops_0_7_17</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_18"><h5 align="center">C0_util_sync_flops_0_7_18</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_19"><h5 align="center">C0_util_sync_flops_0_7_19</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_20"><h5 align="center">C0_util_sync_flops_0_7_20</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_21"><h5 align="center">C0_util_sync_flops_0_7_21</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s_1.C0_util_gray_to_bin_11s_1"><h5 align="center">C0_util_gray_to_bin_11s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z14_layer1.C0_util_lat1_to_lat0_46s"><h5 align="center">C0_util_lat1_to_lat0_46s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z15_layer1.C0_util_ram_10s_46s_32s_1s_0s_0s_1024s"><h5 align="center">C0_util_ram_10s_46s_32s_1s_0s_0s_1024s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_util_fifo_Z17_layer1"><h5 align="center">C0_util_fifo_Z17_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z17_layer1.C0_util_fifo_core_Z16_layer1"><h5 align="center">C0_util_fifo_core_Z16_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_2"><h5 align="center">C0_util_gray_sync_bin_11s_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_1"><h5 align="center">C0_util_sync_11s_0_0_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_23"><h5 align="center">C0_util_sync_flops_0_7_23</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_24"><h5 align="center">C0_util_sync_flops_0_7_24</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_25"><h5 align="center">C0_util_sync_flops_0_7_25</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_26"><h5 align="center">C0_util_sync_flops_0_7_26</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_27"><h5 align="center">C0_util_sync_flops_0_7_27</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_28"><h5 align="center">C0_util_sync_flops_0_7_28</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_29"><h5 align="center">C0_util_sync_flops_0_7_29</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_30"><h5 align="center">C0_util_sync_flops_0_7_30</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_31"><h5 align="center">C0_util_sync_flops_0_7_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_32"><h5 align="center">C0_util_sync_flops_0_7_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_33"><h5 align="center">C0_util_sync_flops_0_7_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_2"><h5 align="center">C0_util_gray_to_bin_11s_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_1_0"><h5 align="center">C0_util_gray_sync_bin_11s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s_1_0.C0_util_sync_11s_0_0_2"><h5 align="center">C0_util_sync_11s_0_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_34"><h5 align="center">C0_util_sync_flops_0_7_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_35"><h5 align="center">C0_util_sync_flops_0_7_35</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_36"><h5 align="center">C0_util_sync_flops_0_7_36</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_37"><h5 align="center">C0_util_sync_flops_0_7_37</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_38"><h5 align="center">C0_util_sync_flops_0_7_38</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_39"><h5 align="center">C0_util_sync_flops_0_7_39</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_40"><h5 align="center">C0_util_sync_flops_0_7_40</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_41"><h5 align="center">C0_util_sync_flops_0_7_41</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_42"><h5 align="center">C0_util_sync_flops_0_7_42</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_43"><h5 align="center">C0_util_sync_flops_0_7_43</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_44"><h5 align="center">C0_util_sync_flops_0_7_44</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_11s_1_0.C0_util_gray_to_bin_11s_3"><h5 align="center">C0_util_gray_to_bin_11s_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z16_layer1.C0_util_lat1_to_lat0_129s"><h5 align="center">C0_util_lat1_to_lat0_129s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z17_layer1.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s"><h5 align="center">C0_util_ram_10s_129s_32s_4s_0s_0s_1024s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_util_fifo_Z10_layer1"><h5 align="center">C0_util_fifo_Z10_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z10_layer1.C0_util_fifo_core_Z9_layer1"><h5 align="center">C0_util_fifo_core_Z9_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_7_45"><h5 align="center">C0_util_sync_flops_0_7_45</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_2"><h5 align="center">C0_util_sync_flops_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_1"><h5 align="center">C0_util_gray_sync_bin_5s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0"><h5 align="center">C0_util_sync_5s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_3"><h5 align="center">C0_util_sync_flops_0_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_4"><h5 align="center">C0_util_sync_flops_0_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_6"><h5 align="center">C0_util_sync_flops_0_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_8"><h5 align="center">C0_util_sync_flops_0_8</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0.C0_util_sync_flops_0_9"><h5 align="center">C0_util_sync_flops_0_9</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s"><h5 align="center">C0_util_gray_to_bin_5s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_0"><h5 align="center">C0_util_gray_sync_bin_5s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0"><h5 align="center">C0_util_sync_5s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10"><h5 align="center">C0_util_sync_flops_0_10</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11"><h5 align="center">C0_util_sync_flops_0_11</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12"><h5 align="center">C0_util_sync_flops_0_12</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13"><h5 align="center">C0_util_sync_flops_0_13</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14"><h5 align="center">C0_util_sync_flops_0_14</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z9_layer1.C0_util_lat1_to_lat0_95s"><h5 align="center">C0_util_lat1_to_lat0_95s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z10_layer1.C0_util_ram_4s_95s_32s_2s_0s_0s_16s"><h5 align="center">C0_util_ram_4s_95s_32s_2s_0s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_util_fifo_Z19_layer1"><h5 align="center">C0_util_fifo_Z19_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z19_layer1.C0_util_fifo_core_Z18_layer1"><h5 align="center">C0_util_fifo_core_Z18_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_0"><h5 align="center">C0_util_gray_sync_bin_10s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_0.C0_util_sync_10s_0_0"><h5 align="center">C0_util_sync_10s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_16"><h5 align="center">C0_util_sync_flops_0_16</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_17"><h5 align="center">C0_util_sync_flops_0_17</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_18"><h5 align="center">C0_util_sync_flops_0_18</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_19"><h5 align="center">C0_util_sync_flops_0_19</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_20"><h5 align="center">C0_util_sync_flops_0_20</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_21"><h5 align="center">C0_util_sync_flops_0_21</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_22"><h5 align="center">C0_util_sync_flops_0_22</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_23"><h5 align="center">C0_util_sync_flops_0_23</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_24"><h5 align="center">C0_util_sync_flops_0_24</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0.C0_util_sync_flops_0_25"><h5 align="center">C0_util_sync_flops_0_25</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_0.C0_util_gray_to_bin_10s"><h5 align="center">C0_util_gray_to_bin_10s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z18_layer1.C0_util_lat1_to_lat0_145s"><h5 align="center">C0_util_lat1_to_lat0_145s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_1"><h5 align="center">C0_util_gray_sync_bin_10s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0"><h5 align="center">C0_util_sync_10s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_26"><h5 align="center">C0_util_sync_flops_0_26</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_27"><h5 align="center">C0_util_sync_flops_0_27</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_28"><h5 align="center">C0_util_sync_flops_0_28</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_29"><h5 align="center">C0_util_sync_flops_0_29</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_30"><h5 align="center">C0_util_sync_flops_0_30</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_31"><h5 align="center">C0_util_sync_flops_0_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_32"><h5 align="center">C0_util_sync_flops_0_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_33"><h5 align="center">C0_util_sync_flops_0_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_34"><h5 align="center">C0_util_sync_flops_0_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_35"><h5 align="center">C0_util_sync_flops_0_35</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1"><h5 align="center">C0_util_gray_to_bin_10s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z19_layer1.C0_util_ram_9s_145s_32s_4s_0s_0s_512s"><h5 align="center">C0_util_ram_9s_145s_32s_4s_0s_0s_512s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_util_fifo_Z23_layer1"><h5 align="center">C0_util_fifo_Z23_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z23_layer1.C0_util_fifo_core_Z22_layer1"><h5 align="center">C0_util_fifo_core_Z22_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z22_layer1.C0_util_lat1_to_lat0_70s"><h5 align="center">C0_util_lat1_to_lat0_70s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z23_layer1.C0_util_ram_9s_70s_32s_2s_0s_0s_512s"><h5 align="center">C0_util_ram_9s_70s_32s_2s_0s_0s_512s</h5></a><br><a href="rpt_top_areasrr.htm#C0_axi_if_Z11_layer1.C0_util_fifo_Z21_layer1"><h5 align="center">C0_util_fifo_Z21_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z21_layer1.C0_util_fifo_core_Z20_layer1"><h5 align="center">C0_util_fifo_core_Z20_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z20_layer1.C0_util_lat1_to_lat0_77s"><h5 align="center">C0_util_lat1_to_lat0_77s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z21_layer1.C0_util_ram_8s_77s_32s_2s_0s_0s_256s"><h5 align="center">C0_util_ram_8s_77s_32s_2s_0s_0s_256s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_mpfe_Z28_layer1"><h5 align="center">C0_mpfe_Z28_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_Z28_layer1.C0_lb_fifo_13s_1s_37s_50s_1s_115s"><h5 align="center">C0_lb_fifo_13s_1s_37s_50s_1s_115s</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z24_layer1"><h5 align="center">C0_mpfe_req_tracking_Z24_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_req_tracking_Z24_layer1.C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s"><h5 align="center">C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z25_layer1"><h5 align="center">C0_mpfe_req_tracking_Z25_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_mpfe_req_tracking_Z25_layer1.C0_util_fifo_Z27_layer1"><h5 align="center">C0_util_fifo_Z27_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z27_layer1.C0_util_fifo_core_Z26_layer1"><h5 align="center">C0_util_fifo_core_Z26_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_core_Z26_layer1.C0_util_lat1_to_lat0_64s"><h5 align="center">C0_util_lat1_to_lat0_64s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_fifo_Z27_layer1.C0_util_ram_5s_64s_32s_2s_0s_0s_32s"><h5 align="center">C0_util_ram_5s_64s_32s_2s_0s_0s_32s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_rmw_Z32_layer1"><h5 align="center">C0_rmw_Z32_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z32_layer1.C0_multiburst_qr_Z33_layer1"><h5 align="center">C0_multiburst_qr_Z33_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s"><h5 align="center">C0_util_param_latency_1s_2s_0_0s</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s_0"><h5 align="center">C0_util_param_latency_1s_2s_0_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_rmw_Z32_layer1.C0_util_param_latency_3s_2s_0_0s"><h5 align="center">C0_util_param_latency_3s_2s_0_0s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_dfi_rddata_align_Z34_layer1"><h5 align="center">C0_dfi_rddata_align_Z34_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_util_sync_bus_16s_0_1024s"><h5 align="center">C0_util_sync_bus_16s_0_1024s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_36"><h5 align="center">C0_util_sync_flops_0_36</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s"><h5 align="center">C0_util_sync_toggle_pos_0s</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_39"><h5 align="center">C0_util_sync_flops_0_39</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1"><h5 align="center">C0_util_sync_toggle_pos_0s_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40"><h5 align="center">C0_util_sync_flops_0_40</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_42"><h5 align="center">C0_util_sync_flops_0_42</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0_0"><h5 align="center">C0_util_sync_1s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_43"><h5 align="center">C0_util_sync_flops_0_43</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_fastinit_Z47_layer1"><h5 align="center">C0_fastinit_Z47_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastinit_Z47_layer1.C0_fastsdram_Z41_layer1"><h5 align="center">C0_fastsdram_Z41_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_openbank_6"><h5 align="center">C0_openbank_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_openbank_6_0"><h5 align="center">C0_openbank_6_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_openbank_6_1"><h5 align="center">C0_openbank_6_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_openbank_6_2"><h5 align="center">C0_openbank_6_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_openrank_Z45_layer1"><h5 align="center">C0_openrank_Z45_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z45_layer1.C0_wtr_tracking_Z43_layer1"><h5 align="center">C0_wtr_tracking_Z43_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z45_layer1.C0_rw_tracking_Z42_layer1"><h5 align="center">C0_rw_tracking_Z42_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_openrank_Z45_layer1.C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s"><h5 align="center">C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1"><h5 align="center">C0_qm_Z46_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_0"><h5 align="center">C0_qm_Z46_layer1_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_1"><h5 align="center">C0_qm_Z46_layer1_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_odt_gen_Z35_layer1"><h5 align="center">C0_odt_gen_Z35_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_prog_pipe_delay_4s_0_7s_40s"><h5 align="center">C0_prog_pipe_delay_4s_0_7s_40s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_wrcmd_data_delay_Z39_layer1"><h5 align="center">C0_wrcmd_data_delay_Z39_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_util_param_latency_130s_3s_0s_1s"><h5 align="center">C0_util_param_latency_130s_3s_0s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastsdram_Z41_layer1.C0_util_param_latency_48s_3s_1s_1s"><h5 align="center">C0_util_param_latency_48s_3s_1s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_1"><h5 align="center">C0_util_sync_1s_0_0_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_44"><h5 align="center">C0_util_sync_flops_0_44</h5></a><br><a href="rpt_top_areasrr.htm#C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_2"><h5 align="center">C0_util_sync_1s_0_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_45"><h5 align="center">C0_util_sync_flops_0_45</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_freq_ratio_cac_Z48_layer1"><h5 align="center">C0_freq_ratio_cac_Z48_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_freq_ratio_data_Z49_layer1"><h5 align="center">C0_freq_ratio_data_Z49_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_0"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_1"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_1</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_2"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_2</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_3"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_3</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_4"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_4</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_5"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_5</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_6"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_6</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_7"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_7</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_8"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_8</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_9"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_9</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_10"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_10</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_11"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_11</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_12"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_12</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_13"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_13</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_14"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_14</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_15"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_15</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_16"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_16</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_17"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_17</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_18"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_18</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_19"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_19</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_20"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_20</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_21"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_21</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_22"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_22</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_23"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_23</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_24"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_24</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_25"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_25</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_26"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_26</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_27"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_27</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_28"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_28</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_29"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_29</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_30"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_30</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_31"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_31</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_32"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_32</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_33"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_33</h5></a><br><a href="rpt_top_areasrr.htm#C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_34"><h5 align="center">C0_dfi_phase_shift_static_4s_0s_0_34</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_160s_0_1s_1s"><h5 align="center">C0_prog_pipe_delay_160s_0_1s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_64s_1_1s_1s"><h5 align="center">C0_prog_pipe_delay_64s_1_1s_1s</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_dfi_timing_gen_Z52_layer1"><h5 align="center">C0_dfi_timing_gen_Z52_layer1</h5></a><br><a href="rpt_top_areasrr.htm#C0_sdram_lb_Z58_layer1.C0_merge_read_valid_40s_32s_5s_0_1"><h5 align="center">C0_merge_read_valid_40s_32s_5s_0_1</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0.DDR3_0_CCC_0_PF_CCC"><h5 align="center">DDR3_0_CCC_0_PF_CCC</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0.DDR3_0_DDRPHY_BLK"><h5 align="center">DDR3_0_DDRPHY_BLK</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.COREDDR_TIP_Z65_layer1"><h5 align="center">COREDDR_TIP_Z65_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_Z65_layer1.COREDDR_TIP_INT_Z64_layer1"><h5 align="center">COREDDR_TIP_INT_Z64_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_INT_Z64_layer1.TIP_CTRL_BLK_Z63_layer1"><h5 align="center">TIP_CTRL_BLK_Z63_layer1</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z63_layer1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s"><h5 align="center">TRN_CLK_2s_1s_0s_1s_2s_3s_4s</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s"><h5 align="center">flag_generator_1s</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s.noisy_data_detector_1s"><h5 align="center">noisy_data_detector_1s</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s.data_transition_detector_1s_4"><h5 align="center">data_transition_detector_1s_4</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_4"><h5 align="center">flag_generator_1s_4</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_4.noisy_data_detector_1s_0"><h5 align="center">noisy_data_detector_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_4.data_transition_detector_1s_4_0"><h5 align="center">data_transition_detector_1s_4_0</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_5"><h5 align="center">flag_generator_1s_5</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_5.noisy_data_detector_1s_1"><h5 align="center">noisy_data_detector_1s_1</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_5.data_transition_detector_1s_4_1"><h5 align="center">data_transition_detector_1s_4_1</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_6"><h5 align="center">flag_generator_1s_6</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_6.noisy_data_detector_1s_2"><h5 align="center">noisy_data_detector_1s_2</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_6.data_transition_detector_1s_4_2"><h5 align="center">data_transition_detector_1s_4_2</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk"><h5 align="center">trn_bclksclk</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr"><h5 align="center">trn_cmd_addr</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_7"><h5 align="center">flag_generator_1s_7</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_7.noisy_data_detector_1s_3"><h5 align="center">noisy_data_detector_1s_3</h5></a><br><a href="rpt_top_areasrr.htm#flag_generator_1s_7.data_transition_detector_1s_4_3"><h5 align="center">data_transition_detector_1s_4_3</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw"><h5 align="center">trn_dqsw</h5></a><br><a href="rpt_top_areasrr.htm#TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_1"><h5 align="center">trn_dqsw_1</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z63_layer1.LEVELLING_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">LEVELLING_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8"><h5 align="center">RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN"><h5 align="center">RDLVL_TRAIN</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN.gate_training_1"><h5 align="center">gate_training_1</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN.dq_align_dqs_optimization_1"><h5 align="center">dq_align_dqs_optimization_1</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1"><h5 align="center">RDLVL_TRAIN_1</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_1.gate_training_1_0"><h5 align="center">gate_training_1_0</h5></a><br><a href="rpt_top_areasrr.htm#RDLVL_TRAIN_1.dq_align_dqs_optimization_1_0"><h5 align="center">dq_align_dqs_optimization_1_0</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s"><h5 align="center">WRLVL_2s</h5></a><br><a href="rpt_top_areasrr.htm#WRLVL_2s.WRLVL_BOT"><h5 align="center">WRLVL_BOT</h5></a><br><a href="rpt_top_areasrr.htm#WRLVL_2s.WRLVL_BOT_1"><h5 align="center">WRLVL_BOT_1</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s"><h5 align="center">VREF_TR_2s</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1"><h5 align="center">IOG_IF_2s_18s_0_1</h5></a><br><a href="rpt_top_areasrr.htm#IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM"><h5 align="center">APB_IOG_CTRL_SM</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z61_layer1"><h5 align="center">TRN_COMPLETE_Z61_layer1</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s"><h5 align="center">DELAY_CTRL_8s_1s</h5></a><br><a href="rpt_top_areasrr.htm#LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_1"><h5 align="center">DELAY_CTRL_8s_1s_1</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z63_layer1.PHY_SIG_MOD_2s_2s"><h5 align="center">PHY_SIG_MOD_2s_2s</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z63_layer1.ddr4_vref"><h5 align="center">ddr4_vref</h5></a><br><a href="rpt_top_areasrr.htm#TIP_CTRL_BLK_Z63_layer1.write_callibrator_Z62_layer1"><h5 align="center">write_callibrator_Z62_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_INT_Z64_layer1.LANE_ALIGNMENT_2s_2s_3s_7s"><h5 align="center">LANE_ALIGNMENT_2s_2s_3s_7s</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s"><h5 align="center">FIFO_BLK_3s_2s</h5></a><br><a href="rpt_top_areasrr.htm#FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s"><h5 align="center">ram_simple_dp_3s_64s_2s_2s</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0"><h5 align="center">FIFO_BLK_3s_2s_0</h5></a><br><a href="rpt_top_areasrr.htm#FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0"><h5 align="center">ram_simple_dp_3s_64s_2s_2s_0</h5></a><br><a href="rpt_top_areasrr.htm#LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s"><h5 align="center">LANE_CTRL_2s_1s</h5></a><br><a href="rpt_top_areasrr.htm#COREDDR_TIP_INT_Z64_layer1.ddr_init_iterator"><h5 align="center">ddr_init_iterator</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD"><h5 align="center">DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL"><h5 align="center">DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0"><h5 align="center">DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0</h5></a><br><a href="rpt_top_areasrr.htm#DDR3_0.DDR3_0_DLL_0_PF_CCC"><h5 align="center">DDR3_0_DLL_0_PF_CCC</h5></a><br><a href="rpt_top_areasrr.htm#top.COREGPIO_0"><h5 align="center">COREGPIO_0</h5></a><br><a href="rpt_top_areasrr.htm#COREGPIO_0.COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1"><h5 align="center">COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1</h5></a><br><a href="rpt_top_areasrr.htm#top.COREAHBTOAPB3_0"><h5 align="center">COREAHBTOAPB3_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBTOAPB3_0.COREAHBTOAPB3_17s_0s"><h5 align="center">COREAHBTOAPB3_17s_0s</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4"><h5 align="center">CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2"><h5 align="center">CoreAHBtoAPB3_PenableScheduler_0s_0_1_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_ApbAddrData_0s"><h5 align="center">CoreAHBtoAPB3_ApbAddrData_0s</h5></a><br><a href="rpt_top_areasrr.htm#top.COREAHBLITE_0"><h5 align="center">COREAHBLITE_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_0.COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1"><h5 align="center">COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z71_layer1_1"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z71_layer1_1</h5></a><br><a href="rpt_top_areasrr.htm#top.CORAXITOAHBL_0"><h5 align="center">CORAXITOAHBL_0</h5></a><br><a href="rpt_top_areasrr.htm#CORAXITOAHBL_0.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s"><h5 align="center">CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s</h5></a><br><a href="rpt_top_areasrr.htm#CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z73_layer1"><h5 align="center">COREAXITOAHBL_AXISlaveCtrl_Z73_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSTRBPopCntr_64s_8s"><h5 align="center">COREAXITOAHBL_WSTRBPopCntr_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSRTBAddrOffset_64s_8s"><h5 align="center">COREAXITOAHBL_WSRTBAddrOffset_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_readByteCnt"><h5 align="center">COREAXITOAHBL_readByteCnt</h5></a><br><a href="rpt_top_areasrr.htm#CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_4s_64s_8s"><h5 align="center">COREAXITOAHBL_AXIOutReg_4s_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s"><h5 align="center">COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s</h5></a><br><a href="rpt_top_areasrr.htm#CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0"><h5 align="center">COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0</h5></a><br><a href="rpt_top_areasrr.htm#CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z74_layer1"><h5 align="center">COREAXITOAHBL_AHBMasterCtrl_Z74_layer1</h5></a><br><a href="rpt_top_areasrr.htm#top.CCC_0"><h5 align="center">CCC_0</h5></a><br><a href="rpt_top_areasrr.htm#CCC_0.CCC_0_CCC_0_0_PF_CCC"><h5 align="center">CCC_0_CCC_0_0_PF_CCC</h5></a><br><a href="rpt_top_areasrr.htm#top.AXI4_Interconnect"><h5 align="center">AXI4_Interconnect</h5></a><br><a href="rpt_top_areasrr.htm#AXI4_Interconnect.COREAXI4INTERCONNECT_Z92_layer1"><h5 align="center">COREAXI4INTERCONNECT_Z92_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_ResetSycnc_1"><h5 align="center">caxi4interconnect_ResetSycnc_1</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_Axi4CrossBar_Z75_layer1"><h5 align="center">caxi4interconnect_Axi4CrossBar_Z75_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z77_layer1"><h5 align="center">caxi4interconnect_AddressController_Z77_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1"><h5 align="center">caxi4interconnect_MasterControl_Z82_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_DependenceChecker_Z78_layer1"><h5 align="center">caxi4interconnect_DependenceChecker_Z78_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s"><h5 align="center">caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1_3"><h5 align="center">caxi4interconnect_MasterControl_Z82_layer1_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z82_layer1_3.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2"><h5 align="center">caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0"><h5 align="center">caxi4interconnect_RoundRobinArb_2s_1s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_0"><h5 align="center">caxi4interconnect_TargetMuxController_Z76_layer1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RDataController_Z83_layer1"><h5 align="center">caxi4interconnect_RDataController_Z83_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z84_layer1"><h5 align="center">caxi4interconnect_ReadDataController_Z84_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0"><h5 align="center">caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0"><h5 align="center">caxi4interconnect_RoundRobinArb_4s_2s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s"><h5 align="center">caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z85_layer1"><h5 align="center">caxi4interconnect_ReadDataController_Z85_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1"><h5 align="center">caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0"><h5 align="center">caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0"><h5 align="center">caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z86_layer1"><h5 align="center">caxi4interconnect_AddressController_Z86_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_0"><h5 align="center">caxi4interconnect_MasterControl_Z82_layer1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_DependenceChecker_Z78_layer1_0"><h5 align="center">caxi4interconnect_DependenceChecker_Z78_layer1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_79_layer1_1"><h5 align="center">caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_79_layer1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_1"><h5 align="center">caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_80_layer1_1"><h5 align="center">caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_80_layer1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0"><h5 align="center">caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_3_0"><h5 align="center">caxi4interconnect_MasterControl_Z82_layer1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_DependenceChecker_Z78_layer1_2_0"><h5 align="center">caxi4interconnect_DependenceChecker_Z78_layer1_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_DependenceChecker_Z78_layer1_2_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_2"><h5 align="center">caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2_0"><h5 align="center">caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0"><h5 align="center">caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_1"><h5 align="center">caxi4interconnect_TargetMuxController_Z76_layer1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_WDataController_Z87_layer1"><h5 align="center">caxi4interconnect_WDataController_Z87_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_1s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_0"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_1"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2"><h5 align="center">caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_2"><h5 align="center">caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1"><h5 align="center">caxi4interconnect_WriteDataMux_Z88_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_0"><h5 align="center">caxi4interconnect_WriteDataMux_Z88_layer1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_2"><h5 align="center">caxi4interconnect_WriteDataMux_Z88_layer1_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RespController_Z90_layer1"><h5 align="center">caxi4interconnect_RespController_Z90_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_RoundRobinArb_4s_2s_0s_0"><h5 align="center">caxi4interconnect_RoundRobinArb_4s_2s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_SlaveDataMuxController_Z89_layer1"><h5 align="center">caxi4interconnect_SlaveDataMuxController_Z89_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_DERR_Slave_Z91_layer1"><h5 align="center">caxi4interconnect_DERR_Slave_Z91_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z95_layer1"><h5 align="center">caxi4interconnect_MasterConvertor_Z95_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterConvertor_Z95_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_78s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z97_layer1"><h5 align="center">caxi4interconnect_MasterConvertor_Z97_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_MasterConvertor_Z97_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_67s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_72s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_78s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_7s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z105_layer1"><h5 align="center">caxi4interconnect_SlaveConvertor_Z105_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_ResetSycnc_0"><h5 align="center">caxi4interconnect_ResetSycnc_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_5"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_73s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_73s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_79s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_79s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_8s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_8s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvProtocolConverter_Z103_layer1"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z103_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1"><h5 align="center">caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0"><h5 align="center">caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvClockDomainCrossing_Z104_layer1"><h5 align="center">caxi4interconnect_SlvClockDomainCrossing_Z104_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_14"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3.caxi4interconnect_Bin2Gray_3s_5_14_2"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_74s_0s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4.caxi4interconnect_Bin2Gray_3s_5_14_4"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1.caxi4interconnect_Bin2Gray_3s_5_14_7"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_7</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_1"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5.caxi4interconnect_Bin2Gray_3s_5_14_9"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_9</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_5"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_5</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_2"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2.caxi4interconnect_Bin2Gray_3s_5_14_12"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_12</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_73s_0s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3.caxi4interconnect_Bin2Gray_3s_5_14_14"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_14</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_3"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6.caxi4interconnect_Bin2Gray_3s_5_14_17"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_17</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_6"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_6</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s"><h5 align="center">caxi4interconnect_CDC_FIFO_8s_8s_0s_3s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4.caxi4interconnect_Bin2Gray_3s_5_14_19"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_19</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_4"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_2"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1_0"><h5 align="center">caxi4interconnect_CDC_wrCtrl_3s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_14_22"><h5 align="center">caxi4interconnect_Bin2Gray_3s_5_14_22</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7"><h5 align="center">caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1_0"><h5 align="center">caxi4interconnect_CDC_rdCtrl_3s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z111_layer1"><h5 align="center">caxi4interconnect_SlaveConvertor_Z111_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_2"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_73s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_73s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_79s_0_1_3_1"><h5 align="center">caxi4interconnect_RegSliceFull_79s_0_1_3_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_8s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_8s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_SlvProtocolConverter_Z107_layer1"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z107_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z107_layer1.caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0"><h5 align="center">caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_9s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_73s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_13s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1"><h5 align="center">caxi4interconnect_FifoDualPort_0_2s_4s_71s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s"><h5 align="center">caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s</h5></a><br><a href="rpt_top_areasrr.htm#COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z101_layer1"><h5 align="center">caxi4interconnect_SlaveConvertor_Z101_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2"><h5 align="center">caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_4"><h5 align="center">caxi4interconnect_RegSliceFull_68s_0_1_3_4</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_73s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_73s_0_1_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_79s_0_1_3_0"><h5 align="center">caxi4interconnect_RegSliceFull_79s_0_1_3_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_8s_0_1_3_3"><h5 align="center">caxi4interconnect_RegSliceFull_8s_0_1_3_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_SlvProtocolConverter_Z99_layer1"><h5 align="center">caxi4interconnect_SlvProtocolConverter_Z99_layer1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1"><h5 align="center">caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2"><h5 align="center">caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0"><h5 align="center">caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_0"><h5 align="center">caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_0</h5></a><br><a href="rpt_top_areasrr.htm#caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_0"><h5 align="center">caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_0</h5></a><br><a href="rpt_top_areasrr.htm#top.APB3"><h5 align="center">APB3</h5></a><br><a href="rpt_top_areasrr.htm#APB3.CoreAPB3_Z112_layer1"><h5 align="center">CoreAPB3_Z112_layer1</h5></a><br><a href="rpt_top_areasrr.htm#CoreAPB3_Z112_layer1.COREAPB3_MUXPTOB3"><h5 align="center">COREAPB3_MUXPTOB3</h5></a><br><a href="rpt_top_areasrr.htm#top.COREJTAGDebug_0"><h5 align="center">COREJTAGDebug_0</h5></a><br><a href="rpt_top_areasrr.htm#COREJTAGDebug_0.COREJTAGDEBUG_Z67_layer1"><h5 align="center">COREJTAGDEBUG_Z67_layer1</h5></a><br><a href="rpt_top_areasrr.htm#COREJTAGDEBUG_Z67_layer1.COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0"><h5 align="center">COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0</h5></a><br><a href="rpt_top_areasrr.htm#COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s"><h5 align="center">corejtagdebug_bufd_34s</h5></a><br><a href="rpt_top_areasrr.htm#COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s_0"><h5 align="center">corejtagdebug_bufd_34s_0</h5></a><br><a href="rpt_top_areasrr.htm#COREJTAGDEBUG_Z67_layer1.corejtagdebug_bufd_34s_2"><h5 align="center">corejtagdebug_bufd_34s_2</h5></a><br><a name=top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22730              100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block top:	22730 (41.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           23674              100 %                
ARI1          6024               100 %                
BLACK BOX     500                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block top:	30198 (55.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block top:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      60                 100 %                
RAM64X12     94                 100 %                
=====================================================
Total MEMORY ELEMENTS in the block top:	154 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     15                 100 %                
===================================================
Total GLOBAL BUFFERS in the block top:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       56                 100 %                
=================================================
Total IO PADS in the block top:	56 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.APB3>
----------------------------------------------------------
########   Utilization report for  cell:   APB3   ########
Instance path:   top.APB3                                 
==========================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block top.APB3:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=APB3.CoreAPB3_Z112_layer1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z112_layer1   ########
Instance path:   APB3.CoreAPB3_Z112_layer1                                
==========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block APB3.CoreAPB3_Z112_layer1:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAPB3_Z112_layer1.COREAPB3_MUXPTOB3>
-----------------------------------------------------------------------
########   Utilization report for  cell:   COREAPB3_MUXPTOB3   ########
Instance path:   CoreAPB3_Z112_layer1.COREAPB3_MUXPTOB3                
=======================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.05910 %            
=================================================
Total COMBINATIONAL LOGIC in the block CoreAPB3_Z112_layer1.COREAPB3_MUXPTOB3:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.AXI4_Interconnect>
-----------------------------------------------------------------------
########   Utilization report for  cell:   AXI4_Interconnect   ########
Instance path:   top.AXI4_Interconnect                                 
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3096               13.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.AXI4_Interconnect:	3096 (5.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2946               12.4 %               
ARI1     290                4.81 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.AXI4_Interconnect:	3236 (5.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     44                 46.8 %               
=====================================================
Total MEMORY ELEMENTS in the block top.AXI4_Interconnect:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block top.AXI4_Interconnect:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AXI4_Interconnect.COREAXI4INTERCONNECT_Z92_layer1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXI4INTERCONNECT_Z92_layer1   ########
Instance path:   AXI4_Interconnect.COREAXI4INTERCONNECT_Z92_layer1                   
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3096               13.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z92_layer1:	3096 (5.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2946               12.4 %               
ARI1     290                4.81 %               
=================================================
Total COMBINATIONAL LOGIC in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z92_layer1:	3236 (5.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     44                 46.8 %               
=====================================================
Total MEMORY ELEMENTS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z92_layer1:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block AXI4_Interconnect.COREAXI4INTERCONNECT_Z92_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_Axi4CrossBar_Z75_layer1>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Axi4CrossBar_Z75_layer1   ########
Instance path:   COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_Axi4CrossBar_Z75_layer1     
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      308                1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_Axi4CrossBar_Z75_layer1:	308 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1019               4.3 %                
ARI1     51                 0.8470 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_Axi4CrossBar_Z75_layer1:	1070 (1.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z77_layer1>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AddressController_Z77_layer1   ########     
Instance path:   caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z77_layer1
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      74                 0.3260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z77_layer1:	74 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      126                0.5320 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z77_layer1:	126 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z82_layer1   ########          
Instance path:   caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      25                 0.1060 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_DependenceChecker_Z78_layer1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z78_layer1   ########      
Instance path:   caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_DependenceChecker_Z78_layer1
==========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_DependenceChecker_Z78_layer1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s   ########      
Instance path:   caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z82_layer1.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1_3>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z82_layer1_3   ########          
Instance path:   caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1_3
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1_3:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.08030 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_MasterControl_Z82_layer1_3:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z82_layer1_3.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2   ########        
Instance path:   caxi4interconnect_MasterControl_Z82_layer1_3.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z82_layer1_3.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.08030 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z82_layer1_3.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_2s_1s_1s_0   ########          
Instance path:   caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.1180 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0:	28 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TargetMuxController_Z76_layer1_0   ########          
Instance path:   caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      47                 0.2070 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_0:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.2280 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z77_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_0:	54 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z86_layer1>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_AddressController_Z86_layer1   ########     
Instance path:   caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z86_layer1
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.3430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z86_layer1:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      128                0.5410 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_AddressController_Z86_layer1:	128 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z82_layer1_0   ########          
Instance path:   caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.1690 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_0:	40 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_DependenceChecker_Z78_layer1_0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z78_layer1_0   ########        
Instance path:   caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_DependenceChecker_Z78_layer1_0
==============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_DependenceChecker_Z78_layer1_0:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_79_layer1_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_79_layer1_1   ########            
Instance path:   caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_79_layer1_1
================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_79_layer1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_80_layer1_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_80_layer1_1   ########            
Instance path:   caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_80_layer1_1
================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_80_layer1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_1   ########            
Instance path:   caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_1
================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z78_layer1_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0   ########        
Instance path:   caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z82_layer1_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_3_0>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterControl_Z82_layer1_3_0   ########          
Instance path:   caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_3_0
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_3_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.1010 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_MasterControl_Z82_layer1_3_0:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_DependenceChecker_Z78_layer1_2_0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DependenceChecker_Z78_layer1_2_0   ########          
Instance path:   caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_DependenceChecker_Z78_layer1_2_0
==================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_DependenceChecker_Z78_layer1_2_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_DependenceChecker_Z78_layer1_2_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_2   ########              
Instance path:   caxi4interconnect_DependenceChecker_Z78_layer1_2_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_2
==================================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_DependenceChecker_Z78_layer1_2_0.caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_81_layer1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2_0   ########          
Instance path:   caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2_0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.08030 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterControl_Z82_layer1_3_0.caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2_0:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0   ########          
Instance path:   caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.0380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_1>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_TargetMuxController_Z76_layer1_1   ########          
Instance path:   caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_1
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.2240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_1:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      53                 0.2240 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_AddressController_Z86_layer1.caxi4interconnect_TargetMuxController_Z76_layer1_1:	53 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_DERR_Slave_Z91_layer1>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DERR_Slave_Z91_layer1   ########     
Instance path:   caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_DERR_Slave_Z91_layer1
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_DERR_Slave_Z91_layer1:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.1180 %             
ARI1     9                  0.1490 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_DERR_Slave_Z91_layer1:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RDataController_Z83_layer1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RDataController_Z83_layer1   ########     
Instance path:   caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RDataController_Z83_layer1
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.1850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RDataController_Z83_layer1:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      366                1.55 %               
ARI1     24                 0.3980 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RDataController_Z83_layer1:	390 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z84_layer1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z84_layer1   ########        
Instance path:   caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z84_layer1
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09240 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z84_layer1:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      170                0.7180 %             
ARI1     12                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z84_layer1:	182 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s   ########           
Instance path:   caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      144                0.6080 %             
ARI1     12                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s:	156 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0   ########           
Instance path:   caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0
===============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_4s_2s_1s_0   ########           
Instance path:   caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z84_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z85_layer1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataController_Z85_layer1   ########        
Instance path:   caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z85_layer1
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09240 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z85_layer1:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      192                0.8110 %             
ARI1     12                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RDataController_Z83_layer1.caxi4interconnect_ReadDataController_Z85_layer1:	204 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0   ########           
Instance path:   caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      166                0.7010 %             
ARI1     12                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0:	178 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1   ########           
Instance path:   caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1
===============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0   ########           
Instance path:   caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_ReadDataController_Z85_layer1.caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RespController_Z90_layer1>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RespController_Z90_layer1   ########     
Instance path:   caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RespController_Z90_layer1
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RespController_Z90_layer1:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.1650 %             
ARI1     10                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_RespController_Z90_layer1:	49 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_RoundRobinArb_4s_2s_0s_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RoundRobinArb_4s_2s_0s_0   ########       
Instance path:   caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_RoundRobinArb_4s_2s_0s_0
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_RoundRobinArb_4s_2s_0s_0:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08870 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_RoundRobinArb_4s_2s_0s_0:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_SlaveDataMuxController_Z89_layer1>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveDataMuxController_Z89_layer1   ########       
Instance path:   caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_SlaveDataMuxController_Z89_layer1
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_SlaveDataMuxController_Z89_layer1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
ARI1     10                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RespController_Z90_layer1.caxi4interconnect_SlaveDataMuxController_Z89_layer1:	28 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_WDataController_Z87_layer1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WDataController_Z87_layer1   ########     
Instance path:   caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_WDataController_Z87_layer1
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      64                 0.2820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_WDataController_Z87_layer1:	64 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      332                1.4 %                
ARI1     8                  0.1330 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_Axi4CrossBar_Z75_layer1.caxi4interconnect_WDataController_Z87_layer1:	340 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2   ########        
Instance path:   caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s   ########       
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0   ########        
Instance path:   caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_0   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1   ########        
Instance path:   caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_1   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2   ########        
Instance path:   caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_2   ########         
Instance path:   caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
ARI1     2                  0.03320 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z88_layer1   ########        
Instance path:   caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1
=======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z88_layer1_0   ########        
Instance path:   caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_0
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_0:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_2>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_WriteDataMux_Z88_layer1_2   ########        
Instance path:   caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_2
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      78                 0.3290 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_WDataController_Z87_layer1.caxi4interconnect_WriteDataMux_Z88_layer1_2:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z95_layer1>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z95_layer1   ########
Instance path:   COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z95_layer1     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      478                2.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z95_layer1:	478 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      254                1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z95_layer1:	254 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z95_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0   ########        
Instance path:   caxi4interconnect_MasterConvertor_Z95_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      478                2.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z95_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0:	478 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      254                1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z95_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0:	254 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1940 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_0:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_4:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1940 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_67s_0_1_3_4:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.6340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.3170 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_72s_0_1_3_2:	75 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_78s_0_1_3_2:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_7s_0_1_3_2:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z97_layer1>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_MasterConvertor_Z97_layer1   ########
Instance path:   COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z97_layer1     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      470                2.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z97_layer1:	470 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      257                1.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_MasterConvertor_Z97_layer1:	257 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_MasterConvertor_Z97_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1   ########        
Instance path:   caxi4interconnect_MasterConvertor_Z97_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      470                2.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_MasterConvertor_Z97_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1:	470 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      257                1.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_MasterConvertor_Z97_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1:	257 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      82                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_1:	82 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.1860 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_1:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_67s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      82                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	82 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.1860 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_67s_0_1_3_2:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_72s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                0.6340 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      82                 0.3460 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_72s_0_1_3_0:	82 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_78s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_78s_0_1_3_0:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_7s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_7s_0_1_3_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_ResetSycnc_1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_1   ########
Instance path:   COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_ResetSycnc_1     
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_ResetSycnc_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_ResetSycnc_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z101_layer1>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z101_layer1   ########
Instance path:   COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z101_layer1     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      442                1.94 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z101_layer1:	442 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      309                1.31 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z101_layer1:	309 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z101_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      410                1.8 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2:	410 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      220                0.9290 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2:	220 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      54                 0.2380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_3:	54 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_3:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_4>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_4   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_4
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      54                 0.2380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_4:	54 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      30                 0.1270 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_68s_0_1_3_4:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_73s_0_1_3_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_73s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_73s_0_1_3_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      142                0.6250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_73s_0_1_3_3:	142 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      74                 0.3130 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_73s_0_1_3_3:	74 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_79s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_79s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_79s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_79s_0_1_3_0:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_79s_0_1_3_0:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_8s_0_1_3_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_8s_0_1_3_3   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_8s_0_1_3_3
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.05280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_8s_0_1_3_3:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.0380 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.caxi4interconnect_RegSliceFull_8s_0_1_3_3:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_SlvProtocolConverter_Z99_layer1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z99_layer1   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_SlvProtocolConverter_Z99_layer1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_SlvProtocolConverter_Z99_layer1:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      89                 0.3760 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_SlvProtocolConverter_Z99_layer1:	89 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z101_layer1.caxi4interconnect_SlvProtocolConverter_Z99_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.190 %              
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0   ########               
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.1690 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0:	40 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_2.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_0   ########                     
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_0
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.1690 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_0:	40 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_0   ########                     
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_0
=====================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3   ########             
Instance path:   caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.1860 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z99_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1   ########               
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.1690 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1:	40 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_3.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1   ########                   
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      40                 0.1690 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1:	40 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s   ########                   
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s
=================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z105_layer1>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z105_layer1   ########
Instance path:   COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z105_layer1     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      740                3.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z105_layer1:	740 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      560                2.37 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z105_layer1:	560 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     26                 27.7 %               
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z105_layer1:	26 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      486                2.14 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0:	486 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      258                1.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0:	258 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      88                 0.3870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_0:	88 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_0:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_5>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_5   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_5
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      88                 0.3870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_5:	88 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_68s_0_1_3_5:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_73s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_73s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_73s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                0.6420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_73s_0_1_3_2:	146 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      76                 0.3210 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_73s_0_1_3_2:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_79s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_79s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_79s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_79s_0_1_3_2:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_79s_0_1_3_2:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_8s_0_1_3_2>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_8s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_8s_0_1_3_2
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_8s_0_1_3_2:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04650 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.caxi4interconnect_RegSliceFull_8s_0_1_3_2:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_ResetSycnc_0>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_ResetSycnc_0   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_ResetSycnc_0
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_ResetSycnc_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvClockDomainCrossing_Z104_layer1>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvClockDomainCrossing_Z104_layer1   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvClockDomainCrossing_Z104_layer1
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      220                0.9680 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvClockDomainCrossing_Z104_layer1:	220 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      218                0.9210 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvClockDomainCrossing_Z104_layer1:	218 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     24                 25.5 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvClockDomainCrossing_Z104_layer1:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1   ########                
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.1860 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  5.32 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_14>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14   ########          
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_14
==================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s.caxi4interconnect_Bin2Gray_3s_5_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3.caxi4interconnect_Bin2Gray_3s_5_14_2>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_2   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3.caxi4interconnect_Bin2Gray_3s_5_14_2
======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3.caxi4interconnect_Bin2Gray_3s_5_14_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_rdCtrl_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_CDC_wrCtrl_3s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s   ########     
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s
===================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  5.32 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0   ########                
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.1860 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  5.32 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2.caxi4interconnect_Bin2Gray_3s_5_14_12>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_12   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2.caxi4interconnect_Bin2Gray_3s_5_14_12
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_2.caxi4interconnect_Bin2Gray_3s_5_14_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5.caxi4interconnect_Bin2Gray_3s_5_14_9>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_9   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5.caxi4interconnect_Bin2Gray_3s_5_14_9
======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_5.caxi4interconnect_Bin2Gray_3s_5_14_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_2>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_2   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_2
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_2:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_5>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_5   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_5
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_5:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_3>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_3   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_3
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_2   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_rdCtrl_3s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_2>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_2   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_2
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_CDC_wrCtrl_3s_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s_0   ########       
Instance path:   caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s_0
=======================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     5                  5.32 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1_0.caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s   ########                
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3.caxi4interconnect_Bin2Gray_3s_5_14_14>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_14   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3.caxi4interconnect_Bin2Gray_3s_5_14_14
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_3.caxi4interconnect_Bin2Gray_3s_5_14_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6.caxi4interconnect_Bin2Gray_3s_5_14_17>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_17   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6.caxi4interconnect_Bin2Gray_3s_5_14_17
=======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_6.caxi4interconnect_Bin2Gray_3s_5_14_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_3>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_3   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_3
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_3:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_3:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_6>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_6   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_6
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_6:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_6:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_1   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_1   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s
=================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_73s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s   ########                
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.1860 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  7.45 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1.caxi4interconnect_Bin2Gray_3s_5_14_7>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_7   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1.caxi4interconnect_Bin2Gray_3s_5_14_7
========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_1.caxi4interconnect_Bin2Gray_3s_5_14_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4.caxi4interconnect_Bin2Gray_3s_5_14_4>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_4   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4.caxi4interconnect_Bin2Gray_3s_5_14_4
======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4.caxi4interconnect_Bin2Gray_3s_5_14_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_1   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_1
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_1>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_1   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_1
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_1_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_0   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_0   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s   ########   
Instance path:   caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s
=================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  7.45 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_74s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s   ########                
Instance path:   caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s
============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      44                 0.1940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4.caxi4interconnect_Bin2Gray_3s_5_14_19>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_19   ########              
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4.caxi4interconnect_Bin2Gray_3s_5_14_19
=========================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_3_4.caxi4interconnect_Bin2Gray_3s_5_14_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_14_22>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_Bin2Gray_3s_5_14_22   ########            
Instance path:   caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_14_22
=======================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7.caxi4interconnect_Bin2Gray_3s_5_14_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_4>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_4   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_4
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_3_4:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_2>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_2   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_2
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_2:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_rdCtrl_3s_1_0   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1_0
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_rdCtrl_3s_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_CDC_wrCtrl_3s_1_0   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1_0
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_CDC_wrCtrl_3s_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s   ########  
Instance path:   caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s
===============================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_CDC_FIFO_8s_8s_0s_3s.caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvProtocolConverter_Z103_layer1>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z103_layer1   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvProtocolConverter_Z103_layer1
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvProtocolConverter_Z103_layer1:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      84                 0.3550 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvProtocolConverter_Z103_layer1:	84 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z105_layer1.caxi4interconnect_SlvProtocolConverter_Z103_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0   ########              
Instance path:   caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1730 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0   ########               
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1730 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_0.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1_0   ########                       
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1_0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1730 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1_0:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3_0>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3_0   ########                       
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3_0
=========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1_0.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1   ########              
Instance path:   caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z103_layer1.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1   ########               
Instance path:   caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1730 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0_1.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1   ########                     
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1730 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_3_1:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3   ########                     
Instance path:   caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3
=====================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1.caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z111_layer1>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlaveConvertor_Z111_layer1   ########
Instance path:   COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z111_layer1     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      656                2.89 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z111_layer1:	656 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      547                2.31 %               
ARI1     239                3.97 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z111_layer1:	786 (1.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 17 %                 
=====================================================
Total MEMORY ELEMENTS in the block COREAXI4INTERCONNECT_Z92_layer1.caxi4interconnect_SlaveConvertor_Z111_layer1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      478                2.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1:	478 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      254                1.07 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1:	254 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      82                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_1:	82 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      44                 0.1860 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_1:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_2>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_68s_0_1_3_2   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_2
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      88                 0.3870 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_2:	88 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_68s_0_1_3_2:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_73s_0_1_3_0>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_73s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_73s_0_1_3_0
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      146                0.6420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_73s_0_1_3_0:	146 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      76                 0.3210 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_73s_0_1_3_0:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_79s_0_1_3_1>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_79s_0_1_3_1   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_79s_0_1_3_1
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      148                0.6510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_79s_0_1_3_1:	148 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 0.3250 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_79s_0_1_3_1:	77 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_8s_0_1_3_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_RegSliceFull_8s_0_1_3_0   ########                      
Instance path:   caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_8s_0_1_3_0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_8s_0_1_3_0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.caxi4interconnect_RegSliceFull_8s_0_1_3_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_SlvProtocolConverter_Z107_layer1>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvProtocolConverter_Z107_layer1   ########        
Instance path:   caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_SlvProtocolConverter_Z107_layer1
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      178                0.7830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_SlvProtocolConverter_Z107_layer1:	178 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      293                1.24 %               
ARI1     239                3.97 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_SlvProtocolConverter_Z107_layer1:	532 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 17 %                 
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlaveConvertor_Z111_layer1.caxi4interconnect_SlvProtocolConverter_Z107_layer1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvProtocolConverter_Z107_layer1.caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0   ########              
Instance path:   caxi4interconnect_SlvProtocolConverter_Z107_layer1.caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      178                0.7830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z107_layer1.caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0:	178 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      293                1.24 %               
ARI1     239                3.97 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvProtocolConverter_Z107_layer1.caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0:	532 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     16                 17 %                 
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvProtocolConverter_Z107_layer1.caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1   ########                               
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 0.3740 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1:	85 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      150                0.6340 %             
ARI1     130                2.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1:	280 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  8.51 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_13s_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      112                0.4730 %             
ARI1     68                 1.13 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1:	180 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_13s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_71s_1   ########             
Instance path:   caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1310 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1:	31 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_71s_1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_71s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1   ########                               
Instance path:   caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      93                 0.4090 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1:	93 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      143                0.6040 %             
ARI1     109                1.81 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1:	252 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  8.51 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1   ########              
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.1730 %             
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  7.45 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s   ########        
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s
========================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     7                  7.45 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_73s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_FifoDualPort_0_2s_4s_9s_1   ########              
Instance path:   caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      87                 0.3670 %             
ARI1     83                 1.38 %               
=================================================
Total COMBINATIONAL LOGIC in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1:	170 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s   ########       
Instance path:   caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s
======================================================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block caxi4interconnect_FifoDualPort_0_2s_4s_9s_1.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.CCC_0>
-----------------------------------------------------------
########   Utilization report for  cell:   CCC_0   ########
Instance path:   top.CCC_0                                 
===========================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.CCC_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block top.CCC_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CCC_0.CCC_0_CCC_0_0_PF_CCC>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CCC_0_CCC_0_0_PF_CCC   ########
Instance path:   CCC_0.CCC_0_CCC_0_0_PF_CCC                               
==========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block CCC_0.CCC_0_CCC_0_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block CCC_0.CCC_0_CCC_0_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.CORAXITOAHBL_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   CORAXITOAHBL_0   ########
Instance path:   top.CORAXITOAHBL_0                                 
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      368                1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.CORAXITOAHBL_0:	368 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      835                3.53 %               
ARI1     91                 1.51 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.CORAXITOAHBL_0:	926 (1.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     9                  9.57 %               
=====================================================
Total MEMORY ELEMENTS in the block top.CORAXITOAHBL_0:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORAXITOAHBL_0.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s   ########
Instance path:   CORAXITOAHBL_0.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s                      
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      368                1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CORAXITOAHBL_0.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s:	368 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      835                3.53 %               
ARI1     91                 1.51 %               
=================================================
Total COMBINATIONAL LOGIC in the block CORAXITOAHBL_0.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s:	926 (1.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     9                  9.57 %               
=====================================================
Total MEMORY ELEMENTS in the block CORAXITOAHBL_0.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z74_layer1>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AHBMasterCtrl_Z74_layer1   ########                                     
Instance path:   CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z74_layer1
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      160                0.7040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z74_layer1:	160 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      517                2.18 %               
ARI1     40                 0.6640 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AHBMasterCtrl_Z74_layer1:	557 (1.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_4s_64s_8s>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AXIOutReg_4s_64s_8s   ########                                     
Instance path:   CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_4s_64s_8s
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXIOutReg_4s_64s_8s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z73_layer1>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_AXISlaveCtrl_Z73_layer1   ########                                     
Instance path:   CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z73_layer1
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                0.5150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z73_layer1:	117 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      318                1.34 %               
ARI1     51                 0.8470 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_AXISlaveCtrl_Z73_layer1:	369 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSRTBAddrOffset_64s_8s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_WSRTBAddrOffset_64s_8s   ######## 
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSRTBAddrOffset_64s_8s
===========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSRTBAddrOffset_64s_8s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSTRBPopCntr_64s_8s>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_WSTRBPopCntr_64s_8s   ######## 
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSTRBPopCntr_64s_8s
========================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.1440 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_WSTRBPopCntr_64s_8s:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_readByteCnt>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_readByteCnt   ######## 
Instance path:   COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_readByteCnt
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.06160 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_readByteCnt:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.190 %              
ARI1     4                  0.06640 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAXITOAHBL_AXISlaveCtrl_Z73_layer1.COREAXITOAHBL_readByteCnt:	49 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s   ########                                     
Instance path:   CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  3.19 %               
=====================================================
Total MEMORY ELEMENTS in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0   ########                                     
Instance path:   CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      69                 0.3040 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0:	69 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s.COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.COREAHBLITE_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_0   ########
Instance path:   top.COREAHBLITE_0                                 
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block top.COREAHBLITE_0:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      83                 0.3510 %             
=================================================
Total COMBINATIONAL LOGIC in the block top.COREAHBLITE_0:	83 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_0.COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1   ########
Instance path:   COREAHBLITE_0.COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1                       
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_0.COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      83                 0.3510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_0.COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1:	83 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s   ########                
Instance path:   COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      83                 0.3510 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s:	83 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0   ########    
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      37                 0.1630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      59                 0.2490 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0:	59 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0   ########     
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_0   ########    
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.1010 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z71_layer1_1>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z71_layer1_1   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z71_layer1_1     
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z71_layer1_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z71_layer1_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.COREAHBTOAPB3_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_0   ########
Instance path:   top.COREAHBTOAPB3_0                                 
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.2240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block top.COREAHBTOAPB3_0:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.1650 %             
=================================================
Total COMBINATIONAL LOGIC in the block top.COREAHBTOAPB3_0:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_0.COREAHBTOAPB3_17s_0s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_17s_0s   ########
Instance path:   COREAHBTOAPB3_0.COREAHBTOAPB3_17s_0s                     
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.2240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_0.COREAHBTOAPB3_17s_0s:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.1650 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_0.COREAHBTOAPB3_17s_0s:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4   ########
Instance path:   COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4                
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.1010 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_ApbAddrData_0s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_ApbAddrData_0s   ########
Instance path:   COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_ApbAddrData_0s                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      40                 0.1760 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	40 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05490 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_PenableScheduler_0s_0_1_2   ########
Instance path:   COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2                
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_17s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.COREGPIO_0>
----------------------------------------------------------------
########   Utilization report for  cell:   COREGPIO_0   ########
Instance path:   top.COREGPIO_0                                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block top.COREGPIO_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block top.COREGPIO_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREGPIO_0.COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1   ########
Instance path:   COREGPIO_0.COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1                          
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREGPIO_0.COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREGPIO_0.COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.COREJTAGDebug_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDebug_0   ########
Instance path:   top.COREJTAGDebug_0                                 
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.07480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block top.COREJTAGDebug_0:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           118                0.4980 %             
BLACK BOX     103                20.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.COREJTAGDebug_0:	221 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block top.COREJTAGDebug_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDebug_0.COREJTAGDEBUG_Z67_layer1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_Z67_layer1   ########
Instance path:   COREJTAGDebug_0.COREJTAGDEBUG_Z67_layer1                     
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.07480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREJTAGDebug_0.COREJTAGDEBUG_Z67_layer1:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           118                0.4980 %             
BLACK BOX     103                20.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDebug_0.COREJTAGDEBUG_Z67_layer1:	221 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block COREJTAGDebug_0.COREJTAGDEBUG_Z67_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_Z67_layer1.COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0   ########
Instance path:   COREJTAGDEBUG_Z67_layer1.COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0            
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.07480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREJTAGDEBUG_Z67_layer1.COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           113                0.4770 %             
BLACK BOX     68                 13.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_Z67_layer1.COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0:	181 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   corejtagdebug_bufd_34s   ########   
Instance path:   COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s
===============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     34                 6.8 %                
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s_0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   corejtagdebug_bufd_34s_0   ########   
Instance path:   COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s_0
=================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     34                 6.8 %                
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0.corejtagdebug_bufd_34s_0:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_Z67_layer1.corejtagdebug_bufd_34s_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   corejtagdebug_bufd_34s_2   ########
Instance path:   COREJTAGDEBUG_Z67_layer1.corejtagdebug_bufd_34s_2            
==============================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2                  0.008450 %           
BLACK BOX     34                 6.8 %                
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_Z67_layer1.corejtagdebug_bufd_34s_2:	36 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.DDR3_0>
------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0   ########
Instance path:   top.DDR3_0                                 
============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9320               41 %                 
=================================================
Total SEQUENTIAL ELEMENTS in the block top.DDR3_0:	9320 (17.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           8418               35.6 %               
ARI1          2456               40.8 %               
BLACK BOX     67                 13.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.DDR3_0:	10941 (20.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 30 %                 
RAM64X12     33                 35.1 %               
=====================================================
Total MEMORY ELEMENTS in the block top.DDR3_0:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     10                 66.7 %               
===================================================
Total GLOBAL BUFFERS in the block top.DDR3_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 76.8 %               
=================================================
Total IO PADS in the block top.DDR3_0:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0.DDR3_0_CCC_0_PF_CCC>
-------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_CCC_0_PF_CCC   ########
Instance path:   DDR3_0.DDR3_0_CCC_0_PF_CCC                              
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.60 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0.DDR3_0_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block DDR3_0.DDR3_0_CCC_0_PF_CCC:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1   ########
Instance path:   DDR3_0.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1                              
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7132               31.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_0.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1:	7132 (13.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5659               23.9 %               
ARI1     1414               23.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block DDR3_0.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1:	7073 (12.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 30 %                 
RAM64X12     19                 20.2 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR3_0.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_0.DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1.C0_sdram_sys_top_Z59_layer1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_sys_top_Z59_layer1   ########       
Instance path:   DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1.C0_sdram_sys_top_Z59_layer1
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7132               31.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1.C0_sdram_sys_top_Z59_layer1:	7132 (13.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5659               23.9 %               
ARI1     1414               23.5 %               
=================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1.C0_sdram_sys_top_Z59_layer1:	7073 (12.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 30 %                 
RAM64X12     19                 20.2 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1.C0_sdram_sys_top_Z59_layer1:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1.C0_sdram_sys_top_Z59_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z59_layer1.C0_phy_top_Z7_layer1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_phy_top_Z7_layer1   ########
Instance path:   C0_sdram_sys_top_Z59_layer1.C0_phy_top_Z7_layer1         
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.3960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z59_layer1.C0_phy_top_Z7_layer1:	90 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      400                1.69 %               
ARI1     17                 0.2820 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z59_layer1.C0_phy_top_Z7_layer1:	417 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_phy_top_Z7_layer1.C0_ddr4_nwl_phy_init_Z6_layer1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_ddr4_nwl_phy_init_Z6_layer1   ########
Instance path:   C0_phy_top_Z7_layer1.C0_ddr4_nwl_phy_init_Z6_layer1                
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.3960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_phy_top_Z7_layer1.C0_ddr4_nwl_phy_init_Z6_layer1:	90 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      396                1.67 %               
ARI1     17                 0.2820 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_phy_top_Z7_layer1.C0_ddr4_nwl_phy_init_Z6_layer1:	413 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_ddr4_nwl_phy_init_Z6_layer1.C0_util_sync_reset_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset_0   ########
Instance path:   C0_ddr4_nwl_phy_init_Z6_layer1.C0_util_sync_reset_0      
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_ddr4_nwl_phy_init_Z6_layer1.C0_util_sync_reset_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset_0.C0_util_sync_flops_0_61_2>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_61_2   ########
Instance path:   C0_util_sync_reset_0.C0_util_sync_flops_0_61_2                
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset_0.C0_util_sync_flops_0_61_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z59_layer1.C0_sdram_lb_Z58_layer1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_sdram_lb_Z58_layer1   ########
Instance path:   C0_sdram_sys_top_Z59_layer1.C0_sdram_lb_Z58_layer1         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6908               30.4 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z59_layer1.C0_sdram_lb_Z58_layer1:	6908 (12.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5259               22.2 %               
ARI1     1397               23.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_sys_top_Z59_layer1.C0_sdram_lb_Z58_layer1:	6656 (12.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 30 %                 
RAM64X12     19                 20.2 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_sys_top_Z59_layer1.C0_sdram_lb_Z58_layer1:	37 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_axi_if_Z11_layer1>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_axi_if_Z11_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_axi_if_Z11_layer1              
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3671               16.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_axi_if_Z11_layer1:	3671 (6.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2312               9.77 %               
ARI1     403                6.69 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_axi_if_Z11_layer1:	2715 (4.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      18                 30 %                 
RAM64X12     9                  9.57 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_axi_if_Z11_layer1:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_util_fifo_Z10_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z10_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_util_fifo_Z10_layer1                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      338                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z10_layer1:	338 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      255                1.08 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z10_layer1:	255 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  8.51 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z10_layer1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z10_layer1.C0_util_fifo_core_Z9_layer1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z9_layer1   ########
Instance path:   C0_util_fifo_Z10_layer1.C0_util_fifo_core_Z9_layer1             
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      338                1.49 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z10_layer1.C0_util_fifo_core_Z9_layer1:	338 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      255                1.08 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z10_layer1.C0_util_fifo_core_Z9_layer1:	255 (0.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_0>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s_0   ########
Instance path:   C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_0         
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s_0.C0_util_sync_5s_0_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_10   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_11   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_12   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_13   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_14   ########
Instance path:   C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0_0.C0_util_sync_flops_0_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_5s_1   ########
Instance path:   C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_1         
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z9_layer1.C0_util_gray_sync_bin_5s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_5s   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s          
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_5s_1.C0_util_gray_to_bin_5s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_5s_0_0   ########
Instance path:   C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0          
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_5s_1.C0_util_sync_5s_0_0:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_3>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_3   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_3                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_4>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_4   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_4                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_6>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_6   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_6                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_8>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_8   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_8                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_5s_0_0.C0_util_sync_flops_0_9>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_9   ########
Instance path:   C0_util_sync_5s_0_0.C0_util_sync_flops_0_9                 
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_5s_0_0.C0_util_sync_flops_0_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z9_layer1.C0_util_lat1_to_lat0_95s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_95s   ########
Instance path:   C0_util_fifo_core_Z9_layer1.C0_util_lat1_to_lat0_95s         
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      290                1.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z9_layer1.C0_util_lat1_to_lat0_95s:	290 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      203                0.8570 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z9_layer1.C0_util_lat1_to_lat0_95s:	203 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_2   ########
Instance path:   C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_2         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_7_45>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_45   ########
Instance path:   C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_7_45         
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_7_45:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z9_layer1.C0_util_sync_flops_0_7_45:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z10_layer1.C0_util_ram_4s_95s_32s_2s_0s_0s_16s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_95s_32s_2s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z10_layer1.C0_util_ram_4s_95s_32s_2s_0s_0s_16s             
=========================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     8                  8.51 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z10_layer1.C0_util_ram_4s_95s_32s_2s_0s_0s_16s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_util_fifo_Z13_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z13_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_util_fifo_Z13_layer1                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z13_layer1:	38 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z13_layer1:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z13_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z13_layer1.C0_util_fifo_core_Z12_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z12_layer1   ########
Instance path:   C0_util_fifo_Z13_layer1.C0_util_fifo_core_Z12_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.1670 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z13_layer1.C0_util_fifo_core_Z12_layer1:	38 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z13_layer1.C0_util_fifo_core_Z12_layer1:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z12_layer1.C0_util_lat1_to_lat0_6s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_6s   ########
Instance path:   C0_util_fifo_core_Z12_layer1.C0_util_lat1_to_lat0_6s        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.07480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z12_layer1.C0_util_lat1_to_lat0_6s:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06340 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z12_layer1.C0_util_lat1_to_lat0_6s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z13_layer1.C0_util_ram_4s_6s_6s_1s_0s_0s_16s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_4s_6s_6s_1s_0s_0s_16s   ########
Instance path:   C0_util_fifo_Z13_layer1.C0_util_ram_4s_6s_6s_1s_0s_0s_16s             
=======================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z13_layer1.C0_util_ram_4s_6s_6s_1s_0s_0s_16s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_util_fifo_Z15_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z15_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_util_fifo_Z15_layer1                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      227                0.9990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z15_layer1:	227 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      202                0.8530 %             
ARI1     46                 0.7640 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z15_layer1:	248 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     3                  5 %                  
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z15_layer1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z15_layer1.C0_util_fifo_core_Z14_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z14_layer1   ########
Instance path:   C0_util_fifo_Z15_layer1.C0_util_fifo_core_Z14_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      227                0.9990 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z15_layer1.C0_util_fifo_core_Z14_layer1:	227 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      202                0.8530 %             
ARI1     46                 0.7640 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z15_layer1.C0_util_fifo_core_Z14_layer1:	248 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s   ########
Instance path:   C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s        
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1450 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s:	33 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08450 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s   ########
Instance path:   C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s           
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s.C0_util_gray_to_bin_11s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0   ########
Instance path:   C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0           
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.09680 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s.C0_util_sync_11s_0_0:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_0   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_0                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_1   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_1                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_10>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_10   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_10                
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_10:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_2   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_2                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_3   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_3                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_4>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_4   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_4                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_4:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_5>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_5   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_5                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_6>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_6   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_6                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_6:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_7>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_7   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_7                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_7:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_8>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_8   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_8                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_8:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_9>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_9   ########
Instance path:   C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_9                
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0.C0_util_sync_flops_0_7_9:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s_1   ########
Instance path:   C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s_1        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1450 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s_1:	33 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05490 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z14_layer1.C0_util_gray_sync_bin_11s_1:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_1.C0_util_gray_to_bin_11s_1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s_1   ########
Instance path:   C0_util_gray_sync_bin_11s_1.C0_util_gray_to_bin_11s_1         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s_1.C0_util_gray_to_bin_11s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_1.C0_util_sync_11s_0_0_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_11s_1.C0_util_sync_11s_0_0_0         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.09680 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s_1.C0_util_sync_11s_0_0_0:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_11>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_11   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_11              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_11:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_12>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_12   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_12              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_12:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_13>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_13   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_13              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_13:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_14>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_14   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_14              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_14:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_15>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_15   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_15              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_15:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_16>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_16   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_16              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_17>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_17   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_17              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_18>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_18   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_18              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_19>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_19   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_19              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_20>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_20   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_20              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_20:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_21>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_21   ########
Instance path:   C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_21              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_0.C0_util_sync_flops_0_7_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z14_layer1.C0_util_lat1_to_lat0_46s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_46s   ########
Instance path:   C0_util_fifo_core_Z14_layer1.C0_util_lat1_to_lat0_46s        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      137                0.6030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z14_layer1.C0_util_lat1_to_lat0_46s:	137 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      154                0.6510 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z14_layer1.C0_util_lat1_to_lat0_46s:	154 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z15_layer1.C0_util_ram_10s_46s_32s_1s_0s_0s_1024s>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_10s_46s_32s_1s_0s_0s_1024s   ########
Instance path:   C0_util_fifo_Z15_layer1.C0_util_ram_10s_46s_32s_1s_0s_0s_1024s             
============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     3                  5 %                  
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z15_layer1.C0_util_ram_10s_46s_32s_1s_0s_0s_1024s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_util_fifo_Z17_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z17_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_util_fifo_Z17_layer1                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      485                2.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z17_layer1:	485 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      319                1.35 %               
ARI1     46                 0.7640 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z17_layer1:	365 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     7                  11.7 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z17_layer1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z17_layer1.C0_util_fifo_core_Z16_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z16_layer1   ########
Instance path:   C0_util_fifo_Z17_layer1.C0_util_fifo_core_Z16_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      485                2.13 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z17_layer1.C0_util_fifo_core_Z16_layer1:	485 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      319                1.35 %               
ARI1     46                 0.7640 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z17_layer1.C0_util_fifo_core_Z16_layer1:	365 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_1_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s_1_0   ########
Instance path:   C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_1_0        
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1450 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_1_0:	33 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05490 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_1_0:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_1_0.C0_util_gray_to_bin_11s_3>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s_3   ########
Instance path:   C0_util_gray_sync_bin_11s_1_0.C0_util_gray_to_bin_11s_3       
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s_1_0.C0_util_gray_to_bin_11s_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_1_0.C0_util_sync_11s_0_0_2>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0_2   ########
Instance path:   C0_util_gray_sync_bin_11s_1_0.C0_util_sync_11s_0_0_2       
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.09680 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s_1_0.C0_util_sync_11s_0_0_2:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_34>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_34   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_34              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_35>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_35   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_35              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_35:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_36>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_36   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_36              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_36:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_37>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_37   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_37              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_37:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_38>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_38   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_38              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_38:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_39>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_39   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_39              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_39:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_40>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_40   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_40              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_40:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_41>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_41   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_41              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_41:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_42>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_42   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_42              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_42:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_43>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_43   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_43              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_43:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_44>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_44   ########
Instance path:   C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_44              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_2.C0_util_sync_flops_0_7_44:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_2>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_11s_2   ########
Instance path:   C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_2        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.1450 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_2:	33 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08450 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z16_layer1.C0_util_gray_sync_bin_11s_2:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_2>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_11s_2   ########
Instance path:   C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_2         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_11s_2.C0_util_gray_to_bin_11s_2:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_11s_0_0_1   ########
Instance path:   C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_1         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.09680 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_11s_2.C0_util_sync_11s_0_0_1:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_23>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_23   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_23              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_24>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_24   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_24              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_25>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_25   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_25              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_26>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_26   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_26              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_27>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_27   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_27              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_28>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_28   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_28              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_29>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_29   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_29              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_30>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_30   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_30              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_31>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_31   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_31              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_32>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_32   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_32              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_33>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_7_33   ########
Instance path:   C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_33              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_11s_0_0_1.C0_util_sync_flops_0_7_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z16_layer1.C0_util_lat1_to_lat0_129s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_129s   ########
Instance path:   C0_util_fifo_core_Z16_layer1.C0_util_lat1_to_lat0_129s        
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      395                1.74 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z16_layer1.C0_util_lat1_to_lat0_129s:	395 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      272                1.15 %               
ARI1     1                  0.01660 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z16_layer1.C0_util_lat1_to_lat0_129s:	273 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z17_layer1.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_10s_129s_32s_4s_0s_0s_1024s   ########
Instance path:   C0_util_fifo_Z17_layer1.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s             
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     7                  11.7 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z17_layer1.C0_util_ram_10s_129s_32s_4s_0s_0s_1024s:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_util_fifo_Z19_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z19_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_util_fifo_Z19_layer1                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      526                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z19_layer1:	526 (0.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      353                1.49 %               
ARI1     42                 0.6970 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z19_layer1:	395 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.67 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z19_layer1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z19_layer1.C0_util_fifo_core_Z18_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z18_layer1   ########
Instance path:   C0_util_fifo_Z19_layer1.C0_util_fifo_core_Z18_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      526                2.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z19_layer1.C0_util_fifo_core_Z18_layer1:	526 (0.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      353                1.49 %               
ARI1     42                 0.6970 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z19_layer1.C0_util_fifo_core_Z18_layer1:	395 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s_0   ########
Instance path:   C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_0        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_0:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05070 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_0:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_0.C0_util_gray_to_bin_10s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s   ########
Instance path:   C0_util_gray_sync_bin_10s_0.C0_util_gray_to_bin_10s         
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s_0.C0_util_gray_to_bin_10s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_0.C0_util_sync_10s_0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0   ########
Instance path:   C0_util_gray_sync_bin_10s_0.C0_util_sync_10s_0_0         
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.0880 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s_0.C0_util_sync_10s_0_0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_16>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_16   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_16                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_16:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_17>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_17   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_17                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_17:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_18>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_18   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_18                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_18:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_19>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_19   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_19                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_19:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_20>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_20   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_20                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_20:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_21>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_21   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_21                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_21:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_22>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_22   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_22                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_22:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_23>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_23   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_23                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_23:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_24>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_24   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_24                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_24:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0.C0_util_sync_flops_0_25>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_25   ########
Instance path:   C0_util_sync_10s_0_0.C0_util_sync_flops_0_25                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0.C0_util_sync_flops_0_25:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_sync_bin_10s_1   ########
Instance path:   C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_1        
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_1:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z18_layer1.C0_util_gray_sync_bin_10s_1:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_gray_to_bin_10s_1   ########
Instance path:   C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1         
===============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.0380 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_gray_sync_bin_10s_1.C0_util_gray_to_bin_10s_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_10s_0_0_0   ########
Instance path:   C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.0880 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_gray_sync_bin_10s_1.C0_util_sync_10s_0_0_0:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_26>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_26   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_26              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_26:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_27>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_27   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_27              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_27:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_28>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_28   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_28              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_28:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_29>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_29   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_29              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_29:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_30>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_30   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_30              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_30:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_31>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_31   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_31              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_32>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_32   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_32              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_32:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_33>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_33   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_33              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_33:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_34>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_34   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_34              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_34:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_35>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_35   ########
Instance path:   C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_35              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_10s_0_0_0.C0_util_sync_flops_0_35:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z18_layer1.C0_util_lat1_to_lat0_145s>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_145s   ########
Instance path:   C0_util_fifo_core_Z18_layer1.C0_util_lat1_to_lat0_145s        
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      443                1.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z18_layer1.C0_util_lat1_to_lat0_145s:	443 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      305                1.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z18_layer1.C0_util_lat1_to_lat0_145s:	305 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z19_layer1.C0_util_ram_9s_145s_32s_4s_0s_0s_512s>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_9s_145s_32s_4s_0s_0s_512s   ########
Instance path:   C0_util_fifo_Z19_layer1.C0_util_ram_9s_145s_32s_4s_0s_0s_512s             
===========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.67 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z19_layer1.C0_util_ram_9s_145s_32s_4s_0s_0s_512s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_util_fifo_Z21_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z21_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_util_fifo_Z21_layer1                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      267                1.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z21_layer1:	267 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      170                0.7180 %             
ARI1     35                 0.5810 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z21_layer1:	205 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.33 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z21_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z21_layer1.C0_util_fifo_core_Z20_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z20_layer1   ########
Instance path:   C0_util_fifo_Z21_layer1.C0_util_fifo_core_Z20_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      267                1.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z21_layer1.C0_util_fifo_core_Z20_layer1:	267 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      170                0.7180 %             
ARI1     35                 0.5810 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z21_layer1.C0_util_fifo_core_Z20_layer1:	205 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z20_layer1.C0_util_lat1_to_lat0_77s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_77s   ########
Instance path:   C0_util_fifo_core_Z20_layer1.C0_util_lat1_to_lat0_77s        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      230                1.01 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z20_layer1.C0_util_lat1_to_lat0_77s:	230 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      157                0.6630 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z20_layer1.C0_util_lat1_to_lat0_77s:	157 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z21_layer1.C0_util_ram_8s_77s_32s_2s_0s_0s_256s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_8s_77s_32s_2s_0s_0s_256s   ########
Instance path:   C0_util_fifo_Z21_layer1.C0_util_ram_8s_77s_32s_2s_0s_0s_256s             
==========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.33 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z21_layer1.C0_util_ram_8s_77s_32s_2s_0s_0s_256s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_util_fifo_Z23_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z23_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_util_fifo_Z23_layer1                
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      250                1.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z23_layer1:	250 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      157                0.6630 %             
ARI1     38                 0.6310 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z23_layer1:	195 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.33 %               
====================================================
Total MEMORY ELEMENTS in the block C0_axi_if_Z11_layer1.C0_util_fifo_Z23_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z23_layer1.C0_util_fifo_core_Z22_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z22_layer1   ########
Instance path:   C0_util_fifo_Z23_layer1.C0_util_fifo_core_Z22_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      250                1.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z23_layer1.C0_util_fifo_core_Z22_layer1:	250 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      157                0.6630 %             
ARI1     38                 0.6310 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z23_layer1.C0_util_fifo_core_Z22_layer1:	195 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z22_layer1.C0_util_lat1_to_lat0_70s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_70s   ########
Instance path:   C0_util_fifo_core_Z22_layer1.C0_util_lat1_to_lat0_70s        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      209                0.9190 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z22_layer1.C0_util_lat1_to_lat0_70s:	209 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      144                0.6080 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z22_layer1.C0_util_lat1_to_lat0_70s:	144 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z23_layer1.C0_util_ram_9s_70s_32s_2s_0s_0s_512s>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_9s_70s_32s_2s_0s_0s_512s   ########
Instance path:   C0_util_fifo_Z23_layer1.C0_util_ram_9s_70s_32s_2s_0s_0s_512s             
==========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  3.33 %               
====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z23_layer1.C0_util_ram_9s_70s_32s_2s_0s_0s_512s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_axi_if_Z11_layer1.C0_wrap_calc_Z8_layer1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrap_calc_Z8_layer1   ########
Instance path:   C0_axi_if_Z11_layer1.C0_wrap_calc_Z8_layer1                
============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      305                1.29 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_axi_if_Z11_layer1.C0_wrap_calc_Z8_layer1:	305 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_dfi_rddata_align_Z34_layer1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_rddata_align_Z34_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_dfi_rddata_align_Z34_layer1              
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.4360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_dfi_rddata_align_Z34_layer1:	99 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      134                0.5660 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_dfi_rddata_align_Z34_layer1:	134 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_dfi_timing_gen_Z52_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_timing_gen_Z52_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_dfi_timing_gen_Z52_layer1              
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_dfi_timing_gen_Z52_layer1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_fastinit_Z47_layer1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastinit_Z47_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_fastinit_Z47_layer1              
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1092               4.8 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_fastinit_Z47_layer1:	1092 (2.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1481               6.26 %               
ARI1     417                6.92 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_fastinit_Z47_layer1:	1898 (3.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z47_layer1.C0_fastsdram_Z41_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_fastsdram_Z41_layer1   ########
Instance path:   C0_fastinit_Z47_layer1.C0_fastsdram_Z41_layer1              
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      981                4.32 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z47_layer1.C0_fastsdram_Z41_layer1:	981 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1200               5.07 %               
ARI1     372                6.18 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastinit_Z47_layer1.C0_fastsdram_Z41_layer1:	1572 (2.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_odt_gen_Z35_layer1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_odt_gen_Z35_layer1   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_odt_gen_Z35_layer1             
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_odt_gen_Z35_layer1:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06340 %            
ARI1     10                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_odt_gen_Z35_layer1:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_openbank_6>
-------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_openbank_6             
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.3210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_openbank_6:	73 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.3080 %             
ARI1     36                 0.5980 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_openbank_6:	109 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_openbank_6_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6_0   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_openbank_6_0             
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.3210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_openbank_6_0:	73 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.3080 %             
ARI1     36                 0.5980 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_openbank_6_0:	109 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_openbank_6_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6_1   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_openbank_6_1             
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.3210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_openbank_6_1:	73 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.3080 %             
ARI1     36                 0.5980 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_openbank_6_1:	109 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_openbank_6_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   C0_openbank_6_2   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_openbank_6_2             
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 0.3210 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_openbank_6_2:	73 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      73                 0.3080 %             
ARI1     36                 0.5980 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_openbank_6_2:	109 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_openrank_Z45_layer1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_openrank_Z45_layer1   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_openrank_Z45_layer1             
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      119                0.5240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_openrank_Z45_layer1:	119 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      458                1.93 %               
ARI1     89                 1.48 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_openrank_Z45_layer1:	547 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z45_layer1.C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s   ########
Instance path:   C0_openrank_Z45_layer1.C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s              
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 0.2110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z45_layer1.C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s:	48 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.2750 %             
ARI1     36                 0.5980 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z45_layer1.C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s:	101 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z45_layer1.C0_rw_tracking_Z42_layer1>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_rw_tracking_Z42_layer1   ########
Instance path:   C0_openrank_Z45_layer1.C0_rw_tracking_Z42_layer1              
===============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z45_layer1.C0_rw_tracking_Z42_layer1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1350 %             
ARI1     15                 0.2490 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z45_layer1.C0_rw_tracking_Z42_layer1:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_openrank_Z45_layer1.C0_wtr_tracking_Z43_layer1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wtr_tracking_Z43_layer1   ########
Instance path:   C0_openrank_Z45_layer1.C0_wtr_tracking_Z43_layer1              
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_openrank_Z45_layer1.C0_wtr_tracking_Z43_layer1:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.0380 %             
ARI1     8                  0.1330 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_openrank_Z45_layer1.C0_wtr_tracking_Z43_layer1:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_prog_pipe_delay_4s_0_7s_40s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_4s_0_7s_40s   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_prog_pipe_delay_4s_0_7s_40s             
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      80                 0.3520 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_prog_pipe_delay_4s_0_7s_40s:	80 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_prog_pipe_delay_4s_0_7s_40s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1>
----------------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z46_layer1   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1             
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      57                 0.2510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1:	57 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      71                 0.30 %               
ARI1     43                 0.7140 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1:	114 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z46_layer1_0   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_0             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      59                 0.260 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_0:	59 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      88                 0.3720 %             
ARI1     43                 0.7140 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_0:	131 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_qm_Z46_layer1_1   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_1             
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      57                 0.2510 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_1:	57 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      128                0.5410 %             
ARI1     43                 0.7140 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_qm_Z46_layer1_1:	171 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_util_param_latency_130s_3s_0s_1s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_130s_3s_0s_1s   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_util_param_latency_130s_3s_0s_1s             
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      66                 0.290 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_util_param_latency_130s_3s_0s_1s:	66 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_util_param_latency_130s_3s_0s_1s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_util_param_latency_48s_3s_1s_1s>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_48s_3s_1s_1s   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_util_param_latency_48s_3s_1s_1s             
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.05280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastsdram_Z41_layer1.C0_util_param_latency_48s_3s_1s_1s:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastsdram_Z41_layer1.C0_wrcmd_data_delay_Z39_layer1>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_wrcmd_data_delay_Z39_layer1   ########
Instance path:   C0_fastsdram_Z41_layer1.C0_wrcmd_data_delay_Z39_layer1             
====================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_fastsdram_Z41_layer1.C0_wrcmd_data_delay_Z39_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_1>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_1   ########
Instance path:   C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_1              
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_44>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_44   ########
Instance path:   C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_44               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_1.C0_util_sync_flops_0_44:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_2>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_2   ########
Instance path:   C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_2              
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_fastinit_Z47_layer1.C0_util_sync_1s_0_0_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_45>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_45   ########
Instance path:   C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_45               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_2.C0_util_sync_flops_0_45:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_freq_ratio_cac_Z48_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_cac_Z48_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_freq_ratio_cac_Z48_layer1              
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      55                 0.2420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_freq_ratio_cac_Z48_layer1:	55 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_freq_ratio_data_Z49_layer1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_freq_ratio_data_Z49_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_freq_ratio_data_Z49_layer1              
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      110                0.4840 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_freq_ratio_data_Z49_layer1:	110 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_freq_ratio_data_Z49_layer1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0       
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_0   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_0       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_1>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_1   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_1       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_10>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_10   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_10       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_11>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_11   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_11       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_12>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_12   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_12       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_13>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_13   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_13       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_14>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_14   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_14       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_15>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_15   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_15       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_16>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_16   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_16       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_17>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_17   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_17       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_18>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_18   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_18       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_19>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_19   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_19       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_2>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_2   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_2       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_20>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_20   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_20       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_21>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_21   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_21       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_22>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_22   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_22       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_23>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_23   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_23       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_24>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_24   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_24       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_24:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_25>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_25   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_25       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_25:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_26>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_26   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_26       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_27>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_27   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_27       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_27:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_28>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_28   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_28       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_29>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_29   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_29       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_3>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_3   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_3       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_30>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_30   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_30       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_31>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_31   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_31       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_32>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_32   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_32       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_33>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_33   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_33       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_34>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_34   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_34       
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_4>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_4   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_4       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_5>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_5   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_5       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_6>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_6   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_6       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_7>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_7   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_7       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_8>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_8   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_8       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_9>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_dfi_phase_shift_static_4s_0s_0_9   ########
Instance path:   C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_9       
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_freq_ratio_data_Z49_layer1.C0_dfi_phase_shift_static_4s_0s_0_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_merge_read_valid_40s_32s_5s_0_1>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_merge_read_valid_40s_32s_5s_0_1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_merge_read_valid_40s_32s_5s_0_1              
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      141                0.620 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_merge_read_valid_40s_32s_5s_0_1:	141 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                0.4440 %             
ARI1     66                 1.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_merge_read_valid_40s_32s_5s_0_1:	171 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_mpfe_Z28_layer1>
------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_Z28_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_mpfe_Z28_layer1              
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      455                2 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_mpfe_Z28_layer1:	455 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      437                1.85 %               
ARI1     41                 0.6810 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_mpfe_Z28_layer1:	478 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     9                  9.57 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_mpfe_Z28_layer1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z28_layer1.C0_lb_fifo_13s_1s_37s_50s_1s_115s>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_lb_fifo_13s_1s_37s_50s_1s_115s   ########
Instance path:   C0_mpfe_Z28_layer1.C0_lb_fifo_13s_1s_37s_50s_1s_115s                  
=======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      195                0.8580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z28_layer1.C0_lb_fifo_13s_1s_37s_50s_1s_115s:	195 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      98                 0.4140 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z28_layer1.C0_lb_fifo_13s_1s_37s_50s_1s_115s:	98 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z24_layer1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z24_layer1   ########
Instance path:   C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z24_layer1                  
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      30                 0.1320 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z24_layer1:	30 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      64                 0.270 %              
ARI1     16                 0.2660 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z24_layer1:	80 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  3.19 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z24_layer1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z24_layer1.C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s   ########
Instance path:   C0_mpfe_req_tracking_Z24_layer1.C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s     
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.08360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z24_layer1.C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.1610 %             
ARI1     6                  0.09960 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z24_layer1.C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s:	44 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     3                  3.19 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z24_layer1.C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z25_layer1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_mpfe_req_tracking_Z25_layer1   ########
Instance path:   C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z25_layer1                  
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      230                1.01 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z25_layer1:	230 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      181                0.7650 %             
ARI1     25                 0.4150 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z25_layer1:	206 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_Z28_layer1.C0_mpfe_req_tracking_Z25_layer1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_mpfe_req_tracking_Z25_layer1.C0_util_fifo_Z27_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_Z27_layer1   ########
Instance path:   C0_mpfe_req_tracking_Z25_layer1.C0_util_fifo_Z27_layer1     
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      218                0.9590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_mpfe_req_tracking_Z25_layer1.C0_util_fifo_Z27_layer1:	218 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      147                0.6210 %             
ARI1     12                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_mpfe_req_tracking_Z25_layer1.C0_util_fifo_Z27_layer1:	159 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_mpfe_req_tracking_Z25_layer1.C0_util_fifo_Z27_layer1:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z27_layer1.C0_util_fifo_core_Z26_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_fifo_core_Z26_layer1   ########
Instance path:   C0_util_fifo_Z27_layer1.C0_util_fifo_core_Z26_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      218                0.9590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_Z27_layer1.C0_util_fifo_core_Z26_layer1:	218 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      147                0.6210 %             
ARI1     12                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_Z27_layer1.C0_util_fifo_core_Z26_layer1:	159 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_core_Z26_layer1.C0_util_lat1_to_lat0_64s>
------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_lat1_to_lat0_64s   ########
Instance path:   C0_util_fifo_core_Z26_layer1.C0_util_lat1_to_lat0_64s        
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      194                0.8530 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_fifo_core_Z26_layer1.C0_util_lat1_to_lat0_64s:	194 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      130                0.5490 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_fifo_core_Z26_layer1.C0_util_lat1_to_lat0_64s:	130 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_fifo_Z27_layer1.C0_util_ram_5s_64s_32s_2s_0s_0s_32s>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_ram_5s_64s_32s_2s_0s_0s_32s   ########
Instance path:   C0_util_fifo_Z27_layer1.C0_util_ram_5s_64s_32s_2s_0s_0s_32s             
=========================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_util_fifo_Z27_layer1.C0_util_ram_5s_64s_32s_2s_0s_0s_32s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_160s_0_1s_1s>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_160s_0_1s_1s   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_160s_0_1s_1s              
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      147                0.6470 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_160s_0_1s_1s:	147 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_64s_1_1s_1s>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_prog_pipe_delay_64s_1_1s_1s   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_64s_1_1s_1s              
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_prog_pipe_delay_64s_1_1s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_rmw_Z32_layer1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   C0_rmw_Z32_layer1   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_rmw_Z32_layer1              
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      690                3.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_rmw_Z32_layer1:	690 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      599                2.53 %               
ARI1     462                7.67 %               
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_rmw_Z32_layer1:	1061 (1.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_rmw_Z32_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z32_layer1.C0_multiburst_qr_Z33_layer1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_multiburst_qr_Z33_layer1   ########
Instance path:   C0_rmw_Z32_layer1.C0_multiburst_qr_Z33_layer1                   
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 0.3480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z32_layer1.C0_multiburst_qr_Z33_layer1:	79 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      140                0.5910 %             
ARI1     27                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_rmw_Z32_layer1.C0_multiburst_qr_Z33_layer1:	167 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s   ########
Instance path:   C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s                   
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_1s_2s_0_0s_0   ########
Instance path:   C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s_0                   
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z32_layer1.C0_util_param_latency_1s_2s_0_0s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_rmw_Z32_layer1.C0_util_param_latency_3s_2s_0_0s>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_param_latency_3s_2s_0_0s   ########
Instance path:   C0_rmw_Z32_layer1.C0_util_param_latency_3s_2s_0_0s                   
======================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_rmw_Z32_layer1.C0_util_param_latency_3s_2s_0_0s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block C0_rmw_Z32_layer1.C0_util_param_latency_3s_2s_0_0s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0              
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0.C0_util_sync_flops_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0   ########
Instance path:   C0_util_sync_1s_0_0.C0_util_sync_flops_0                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0.C0_util_sync_flops_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_1s_0_0_0   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0_0              
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_util_sync_1s_0_0_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_43>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_43   ########
Instance path:   C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_43               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_1s_0_0_0.C0_util_sync_flops_0_43:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_lb_Z58_layer1.C0_util_sync_bus_16s_0_1024s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_bus_16s_0_1024s   ########
Instance path:   C0_sdram_lb_Z58_layer1.C0_util_sync_bus_16s_0_1024s              
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.150 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_lb_Z58_layer1.C0_util_sync_bus_16s_0_1024s:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.1310 %             
ARI1     8                  0.1330 %             
=================================================
Total COMBINATIONAL LOGIC in the block C0_sdram_lb_Z58_layer1.C0_util_sync_bus_16s_0_1024s:	39 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_36>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_36   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_36        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_flops_0_36:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s        
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_39>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_39   ########
Instance path:   C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_39          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s.C0_util_sync_flops_0_39:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_toggle_pos_0s_1   ########
Instance path:   C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1        
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block C0_util_sync_bus_16s_0_1024s.C0_util_sync_toggle_pos_0s_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_40   ########
Instance path:   C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_40:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_42>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_42   ########
Instance path:   C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_42        
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_toggle_pos_0s_1.C0_util_sync_flops_0_42:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_sdram_sys_top_Z59_layer1.C0_util_sync_reset_2>
--------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_reset_2   ########
Instance path:   C0_sdram_sys_top_Z59_layer1.C0_util_sync_reset_2         
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_sdram_sys_top_Z59_layer1.C0_util_sync_reset_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block C0_sdram_sys_top_Z59_layer1.C0_util_sync_reset_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=C0_util_sync_reset_2.C0_util_sync_flops_0_5>
----------------------------------------------------------------------------
########   Utilization report for  cell:   C0_util_sync_flops_0_5   ########
Instance path:   C0_util_sync_reset_2.C0_util_sync_flops_0_5                
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block C0_util_sync_reset_2.C0_util_sync_flops_0_5:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block C0_util_sync_reset_2.C0_util_sync_flops_0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0.DDR3_0_DDRPHY_BLK>
-----------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK   ########
Instance path:   DDR3_0.DDR3_0_DDRPHY_BLK                              
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2188               9.63 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_0.DDR3_0_DDRPHY_BLK:	2188 (4.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           2759               11.7 %               
ARI1          1042               17.3 %               
BLACK BOX     63                 12.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0.DDR3_0_DDRPHY_BLK:	3864 (7.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 14.9 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR3_0.DDR3_0_DDRPHY_BLK:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     6                  40 %                 
===================================================
Total GLOBAL BUFFERS in the block DDR3_0.DDR3_0_DDRPHY_BLK:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       43                 76.8 %               
=================================================
Total IO PADS in the block DDR3_0.DDR3_0_DDRPHY_BLK:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.COREDDR_TIP_Z65_layer1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_Z65_layer1   ########
Instance path:   DDR3_0_DDRPHY_BLK.COREDDR_TIP_Z65_layer1                   
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2188               9.63 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block DDR3_0_DDRPHY_BLK.COREDDR_TIP_Z65_layer1:	2188 (4.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2759               11.7 %               
ARI1     1042               17.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.COREDDR_TIP_Z65_layer1:	3801 (6.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 14.9 %               
=====================================================
Total MEMORY ELEMENTS in the block DDR3_0_DDRPHY_BLK.COREDDR_TIP_Z65_layer1:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_0_DDRPHY_BLK.COREDDR_TIP_Z65_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_Z65_layer1.COREDDR_TIP_INT_Z64_layer1>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   COREDDR_TIP_INT_Z64_layer1   ########
Instance path:   COREDDR_TIP_Z65_layer1.COREDDR_TIP_INT_Z64_layer1              
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2188               9.63 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_Z65_layer1.COREDDR_TIP_INT_Z64_layer1:	2188 (4.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2759               11.7 %               
ARI1     1042               17.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_Z65_layer1.COREDDR_TIP_INT_Z64_layer1:	3801 (6.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     14                 14.9 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_Z65_layer1.COREDDR_TIP_INT_Z64_layer1:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block COREDDR_TIP_Z65_layer1.COREDDR_TIP_INT_Z64_layer1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z64_layer1.LANE_ALIGNMENT_2s_2s_3s_7s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   LANE_ALIGNMENT_2s_2s_3s_7s   ########
Instance path:   COREDDR_TIP_INT_Z64_layer1.LANE_ALIGNMENT_2s_2s_3s_7s          
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z64_layer1.LANE_ALIGNMENT_2s_2s_3s_7s:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08870 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z64_layer1.LANE_ALIGNMENT_2s_2s_3s_7s:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     12                 12.8 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z64_layer1.LANE_ALIGNMENT_2s_2s_3s_7s:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s>
--------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s          
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s   ########
Instance path:   FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s                      
================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s.ram_simple_dp_3s_64s_2s_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   FIFO_BLK_3s_2s_0   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.FIFO_BLK_3s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   ram_simple_dp_3s_64s_2s_2s_0   ########
Instance path:   FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0                    
==================================================================================

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block FIFO_BLK_3s_2s_0.ram_simple_dp_3s_64s_2s_2s_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s>
---------------------------------------------------------------------
########   Utilization report for  cell:   LANE_CTRL_2s_1s   ########
Instance path:   LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s          
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LANE_ALIGNMENT_2s_2s_3s_7s.LANE_CTRL_2s_1s:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z64_layer1.TIP_CTRL_BLK_Z63_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   TIP_CTRL_BLK_Z63_layer1   ########
Instance path:   COREDDR_TIP_INT_Z64_layer1.TIP_CTRL_BLK_Z63_layer1          
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2060               9.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z64_layer1.TIP_CTRL_BLK_Z63_layer1:	2060 (3.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2637               11.1 %               
ARI1     1019               16.9 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z64_layer1.TIP_CTRL_BLK_Z63_layer1:	3656 (6.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block COREDDR_TIP_INT_Z64_layer1.TIP_CTRL_BLK_Z63_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z63_layer1.LEVELLING_2s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   LEVELLING_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   TIP_CTRL_BLK_Z63_layer1.LEVELLING_2s_8_8_8_8_8_8_8_8_8             
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1191               5.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z63_layer1.LEVELLING_2s_8_8_8_8_8_8_8_8_8:	1191 (2.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1637               6.91 %               
ARI1     605                10 %                 
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z63_layer1.LEVELLING_2s_8_8_8_8_8_8_8_8_8:	2242 (4.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s>
----------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s      
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
ARI1     8                  0.1330 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   DELAY_CTRL_8s_1s_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_1      
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
ARI1     8                  0.1330 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.DELAY_CTRL_8s_1s_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   IOG_IF_2s_18s_0_1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1      
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 0.2460 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1:	56 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      51                 0.2150 %             
ARI1     9                  0.1490 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.IOG_IF_2s_18s_0_1:	60 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM>
---------------------------------------------------------------------
########   Utilization report for  cell:   APB_IOG_CTRL_SM   ########
Instance path:   IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM                   
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      26                 0.1140 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM:	26 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06340 %            
ARI1     9                  0.1490 %             
=================================================
Total COMBINATIONAL LOGIC in the block IOG_IF_2s_18s_0_1.APB_IOG_CTRL_SM:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8>
--------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8      
================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      996                4.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8:	996 (1.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1453               6.14 %               
ARI1     552                9.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.RDLVL_2s_8_8_8_8_8_8_8_8_8:	2005 (3.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8>
------------------------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8   ########
Instance path:   RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8          
====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      996                4.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8:	996 (1.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1453               6.14 %               
ARI1     552                9.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_2s_8_8_8_8_8_8_8_8_8.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8:	2005 (3.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN>
-----------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                2.19 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN:	498 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      718                3.03 %               
ARI1     280                4.65 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN:	998 (1.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN.dq_align_dqs_optimization_1>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1   ########
Instance path:   RDLVL_TRAIN.dq_align_dqs_optimization_1                         
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      237                1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN.dq_align_dqs_optimization_1:	237 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      320                1.35 %               
ARI1     223                3.7 %                
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN.dq_align_dqs_optimization_1:	543 (0.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN.gate_training_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_1   ########
Instance path:   RDLVL_TRAIN.gate_training_1                         
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN.gate_training_1:	261 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      397                1.68 %               
ARI1     57                 0.9460 %             
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN.gate_training_1:	454 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   RDLVL_TRAIN_1   ########
Instance path:   RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1      
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      498                2.19 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1:	498 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      735                3.1 %                
ARI1     272                4.52 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8.RDLVL_TRAIN_1:	1007 (1.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_1.dq_align_dqs_optimization_1_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   dq_align_dqs_optimization_1_0   ########
Instance path:   RDLVL_TRAIN_1.dq_align_dqs_optimization_1_0                       
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      237                1.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_1.dq_align_dqs_optimization_1_0:	237 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      336                1.42 %               
ARI1     215                3.57 %               
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_1.dq_align_dqs_optimization_1_0:	551 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=RDLVL_TRAIN_1.gate_training_1_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   gate_training_1_0   ########
Instance path:   RDLVL_TRAIN_1.gate_training_1_0                       
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block RDLVL_TRAIN_1.gate_training_1_0:	261 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      399                1.69 %               
ARI1     57                 0.9460 %             
=================================================
Total COMBINATIONAL LOGIC in the block RDLVL_TRAIN_1.gate_training_1_0:	456 (0.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z61_layer1>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_COMPLETE_Z61_layer1   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z61_layer1      
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z61_layer1:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.TRN_COMPLETE_Z61_layer1:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s>
----------------------------------------------------------------
########   Utilization report for  cell:   VREF_TR_2s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s      
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.VREF_TR_2s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s>
--------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_2s   ########
Instance path:   LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s      
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                0.4580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s:	104 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      88                 0.3720 %             
ARI1     28                 0.4650 %             
=================================================
Total COMBINATIONAL LOGIC in the block LEVELLING_2s_8_8_8_8_8_8_8_8_8.WRLVL_2s:	116 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s.WRLVL_BOT>
---------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT   ########
Instance path:   WRLVL_2s.WRLVL_BOT                            
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.2290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s.WRLVL_BOT:	52 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.1820 %             
ARI1     14                 0.2320 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s.WRLVL_BOT:	57 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=WRLVL_2s.WRLVL_BOT_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   WRLVL_BOT_1   ########
Instance path:   WRLVL_2s.WRLVL_BOT_1                            
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      52                 0.2290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block WRLVL_2s.WRLVL_BOT_1:	52 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.190 %              
ARI1     14                 0.2320 %             
=================================================
Total COMBINATIONAL LOGIC in the block WRLVL_2s.WRLVL_BOT_1:	59 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z63_layer1.PHY_SIG_MOD_2s_2s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   PHY_SIG_MOD_2s_2s   ########
Instance path:   TIP_CTRL_BLK_Z63_layer1.PHY_SIG_MOD_2s_2s             
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      274                1.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z63_layer1.PHY_SIG_MOD_2s_2s:	274 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      458                1.93 %               
ARI1     180                2.99 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z63_layer1.PHY_SIG_MOD_2s_2s:	638 (1.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z63_layer1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s   ########
Instance path:   TIP_CTRL_BLK_Z63_layer1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      341                1.5 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z63_layer1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	341 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      373                1.58 %               
ARI1     194                3.22 %               
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z63_layer1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	567 (1.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block TIP_CTRL_BLK_Z63_layer1.TRN_CLK_2s_1s_0s_1s_2s_3s_4s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s>
-----------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s        
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.data_transition_detector_1s_4>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4   ########
Instance path:   flag_generator_1s.data_transition_detector_1s_4                   
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.data_transition_detector_1s_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.data_transition_detector_1s_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s.noisy_data_detector_1s>
----------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s   ########
Instance path:   flag_generator_1s.noisy_data_detector_1s                   
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s.noisy_data_detector_1s:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s.noisy_data_detector_1s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_4>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_4   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_4        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_4:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_4.data_transition_detector_1s_4_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_0   ########
Instance path:   flag_generator_1s_4.data_transition_detector_1s_4_0                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_4.data_transition_detector_1s_4_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_4.data_transition_detector_1s_4_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_4.noisy_data_detector_1s_0>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_0   ########
Instance path:   flag_generator_1s_4.noisy_data_detector_1s_0                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_4.noisy_data_detector_1s_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_4.noisy_data_detector_1s_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_5>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_5   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_5        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_5:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_5:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_5.data_transition_detector_1s_4_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_1   ########
Instance path:   flag_generator_1s_5.data_transition_detector_1s_4_1                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_5.data_transition_detector_1s_4_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_5.data_transition_detector_1s_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_5.noisy_data_detector_1s_1>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_1   ########
Instance path:   flag_generator_1s_5.noisy_data_detector_1s_1                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_5.noisy_data_detector_1s_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_5.noisy_data_detector_1s_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_6>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_6   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_6        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_6:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_6:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_6.data_transition_detector_1s_4_2>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_2   ########
Instance path:   flag_generator_1s_6.data_transition_detector_1s_4_2                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_6.data_transition_detector_1s_4_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_6.data_transition_detector_1s_4_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_6.noisy_data_detector_1s_2>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_2   ########
Instance path:   flag_generator_1s_6.noisy_data_detector_1s_2                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_6.noisy_data_detector_1s_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_6.noisy_data_detector_1s_2:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_7>
-------------------------------------------------------------------------
########   Utilization report for  cell:   flag_generator_1s_7   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_7        
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.02640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_7:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.flag_generator_1s_7:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_7.data_transition_detector_1s_4_3>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   data_transition_detector_1s_4_3   ########
Instance path:   flag_generator_1s_7.data_transition_detector_1s_4_3                 
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_7.data_transition_detector_1s_4_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_7.data_transition_detector_1s_4_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=flag_generator_1s_7.noisy_data_detector_1s_3>
------------------------------------------------------------------------------
########   Utilization report for  cell:   noisy_data_detector_1s_3   ########
Instance path:   flag_generator_1s_7.noisy_data_detector_1s_3                 
==============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block flag_generator_1s_7.noisy_data_detector_1s_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block flag_generator_1s_7.noisy_data_detector_1s_3:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_bclksclk   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      50                 0.220 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	50 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.2070 %             
ARI1     19                 0.3150 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_bclksclk:	68 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr>
------------------------------------------------------------------
########   Utilization report for  cell:   trn_cmd_addr   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr        
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      99                 0.4360 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	99 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                0.4440 %             
ARI1     61                 1.01 %               
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	166 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_cmd_addr:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw>
--------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw        
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.3430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      101                0.4270 %             
ARI1     57                 0.9460 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw:	158 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_1>
----------------------------------------------------------------
########   Utilization report for  cell:   trn_dqsw_1   ########
Instance path:   TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_1        
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.3430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_1:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      98                 0.4140 %             
ARI1     57                 0.9460 %             
=================================================
Total COMBINATIONAL LOGIC in the block TRN_CLK_2s_1s_0s_1s_2s_3s_4s.trn_dqsw_1:	155 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z63_layer1.ddr4_vref>
---------------------------------------------------------------
########   Utilization report for  cell:   ddr4_vref   ########
Instance path:   TIP_CTRL_BLK_Z63_layer1.ddr4_vref             
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z63_layer1.ddr4_vref:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z63_layer1.ddr4_vref:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=TIP_CTRL_BLK_Z63_layer1.write_callibrator_Z62_layer1>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   write_callibrator_Z62_layer1   ########
Instance path:   TIP_CTRL_BLK_Z63_layer1.write_callibrator_Z62_layer1             
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 0.3430 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block TIP_CTRL_BLK_Z63_layer1.write_callibrator_Z62_layer1:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      148                0.6250 %             
ARI1     40                 0.6640 %             
=================================================
Total COMBINATIONAL LOGIC in the block TIP_CTRL_BLK_Z63_layer1.write_callibrator_Z62_layer1:	188 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREDDR_TIP_INT_Z64_layer1.ddr_init_iterator>
-----------------------------------------------------------------------
########   Utilization report for  cell:   ddr_init_iterator   ########
Instance path:   COREDDR_TIP_INT_Z64_layer1.ddr_init_iterator          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      29                 0.1280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREDDR_TIP_INT_Z64_layer1.ddr_init_iterator:	29 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
ARI1     23                 0.3820 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREDDR_TIP_INT_Z64_layer1.ddr_init_iterator:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD                   
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     12                 2.4 %                
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       12                 21.4 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD                   
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD                   
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD                   
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD                   
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD                   
=====================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     3                  0.60 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       3                  5.36 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD                   
================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD                   
========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD                   
======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD                   
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD                   
======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD                   
========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD                   
===================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD                   
==========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD>
---------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD                   
=======================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       1                  1.79 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL                   
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0   ########             
Instance path:   DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
=================================================================================================================================
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL                   
===============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD                   
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.40 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD                   
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD                   
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.40 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD                   
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  1.6 %                
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  14.3 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD                   
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL                   
===============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD                   
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.40 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD                   
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD                   
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.40 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD                   
============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     8                  1.6 %                
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       8                  14.3 %               
=================================================
Total IO PADS in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD   ########
Instance path:   DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD                   
=======================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0_DDRPHY_BLK.DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=DDR3_0.DDR3_0_DLL_0_PF_CCC>
-------------------------------------------------------------------------
########   Utilization report for  cell:   DDR3_0_DLL_0_PF_CCC   ########
Instance path:   DDR3_0.DDR3_0_DLL_0_PF_CCC                              
=========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.20 %               
======================================================
Total COMBINATIONAL LOGIC in the block DDR3_0.DDR3_0_DLL_0_PF_CCC:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.INIT_Monitor>
------------------------------------------------------------------
########   Utilization report for  cell:   INIT_Monitor   ########
Instance path:   top.INIT_Monitor                                 
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.40 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.INIT_Monitor:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=INIT_Monitor.INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR   ########
Instance path:   INIT_Monitor.INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR                        
=================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  0.40 %               
======================================================
Total COMBINATIONAL LOGIC in the block INIT_Monitor.INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.LSRAM>
-----------------------------------------------------------
########   Utilization report for  cell:   LSRAM   ########
Instance path:   top.LSRAM                                 
===========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.LSRAM:	261 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           270                1.14 %               
ARI1          64                 1.06 %               
BLACK BOX     327                65.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block top.LSRAM:	661 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     32                 53.3 %               
====================================================
Total MEMORY ELEMENTS in the block top.LSRAM:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM.LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1   ########
Instance path:   LSRAM.LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1                               
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      261                1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM.LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1:	261 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      262                1.11 %               
ARI1     64                 1.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block LSRAM.LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1:	326 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1   ########       
Instance path:   LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      253                1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1:	253 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      262                1.11 %               
ARI1     64                 1.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1:	326 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s   ########       
Instance path:   LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.03520 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM   ########
Instance path:   LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM                               
=========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           8                  0.03380 %            
BLACK BOX     324                64.8 %               
======================================================
Total COMBINATIONAL LOGIC in the block LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	332 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     32                 53.3 %               
====================================================
Total MEMORY ELEMENTS in the block LSRAM.LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.MiV_AXI>
-------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI   ########
Instance path:   top.MiV_AXI                                 
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9238               40.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block top.MiV_AXI:	9238 (16.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10506              44.4 %               
ARI1     3078               51.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block top.MiV_AXI:	13584 (24.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block top.MiV_AXI:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.7 %               
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block top.MiV_AXI:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s   ########
Instance path:   MiV_AXI.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s                             
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9238               40.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s:	9238 (16.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10506              44.4 %               
ARI1     3078               51.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s:	13584 (24.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MiV_AXI.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.7 %               
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_AXI.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM   ########                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9238               40.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM:	9238 (16.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10506              44.4 %               
ARI1     3078               51.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM:	13584 (24.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.7 %               
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      471                2.07 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER:	471 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      266                1.12 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER:	266 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29_0   ########           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      149                0.6560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29_0:	149 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      81                 0.3420 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29_0:	81 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1_0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1_0   ########           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1_0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1_0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05490 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1_0:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32_0   ########           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                0.6380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32_0:	145 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 0.3340 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32_0:	79 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33   ########           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 0.3560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33:	81 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      47                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33:	47 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0   ########           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0
================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 0.3560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0:	81 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1940 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      479                2.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER:	479 (0.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      275                1.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER:	275 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 0.3740 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28:	85 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      51                 0.2150 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28:	51 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 0.3740 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0:	85 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.2110 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0:	50 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      149                0.6560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29:	149 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      81                 0.3420 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29:	81 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.06340 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                0.6380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32:	145 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      78                 0.3290 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3099               13.6 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER:	3099 (5.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      443                1.87 %               
ARI1     1891               31.4 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER:	2334 (4.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      615                2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48:	615 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08450 %            
ARI1     380                6.31 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48:	400 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_0   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      615                2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_0:	615 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
ARI1     378                6.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_0:	400 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_1>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_1   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_1
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      615                2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_1:	615 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08870 %            
ARI1     378                6.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_1:	399 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_2>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_2   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_2
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      615                2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_2:	615 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.08450 %            
ARI1     378                6.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_2:	398 (0.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_3>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_3   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_3
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      615                2.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_3:	615 (1.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      21                 0.08870 %            
ARI1     375                6.23 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48_3:	396 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      104                0.4390 %             
ARI1     12                 0.1990 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER:	116 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_10>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_10   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_10
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_10:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_10:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_11>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_11   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_11
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_11:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_11:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_12>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_12   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_12
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_12:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_12:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_13>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_13   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_13
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_13:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_13:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_14>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_14   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_14
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_14:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_14:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_7>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_7   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_7
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_7:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_7:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_8>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_8   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_8
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_8:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_8:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_9>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_9   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_9
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_9:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_9:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_4>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_4   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_4
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_4:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_4:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_5>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_5   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_5
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_5:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.0380 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_5:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      149                0.6290 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK:	149 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_0   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_0
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_0:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_1>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_1   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_1
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_1:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_2>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_2   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_2
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_2:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_3>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_3   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_3
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_3:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.0380 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_3:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_4>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_4   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_4
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_4:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_4:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_5>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_5   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_5
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_5:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_5:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_6>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_6   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_6
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.03080 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_6:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18_6:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_3>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_3   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_3
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_3:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.05070 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_3:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                0.5680 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT:	129 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      241                1.02 %               
ARI1     192                3.19 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT:	433 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      166                0.730 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG:	166 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      149                0.6290 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG:	149 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      88                 0.3720 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1:	88 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER:	22 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_0   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_0
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_1>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_1   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_1
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_2>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_2   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_2
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_1>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_1   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_1
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32   ########                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_0   ########                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_0
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_1   ########                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_1
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      469                2.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS:	469 (0.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      935                3.95 %               
ARI1     32                 0.5310 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS:	967 (1.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER>
----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER
================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                0.5410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	123 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      382                1.61 %               
ARI1     32                 0.5310 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	414 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      226                0.9940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	226 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      124                0.5240 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	124 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0_0>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0_0   ########                                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0_0
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                0.6380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0_0:	145 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      78                 0.3290 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0_0:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1_0>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1_0   ########                                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1_0
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 0.3560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1_0:	81 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1940 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1_0:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                0.4880 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	111 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      200                0.8450 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	200 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.08030 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.150 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1350 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.0880 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3:	20 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.1010 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.03960 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      229                0.9670 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS:	229 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5   ########                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_5>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_5   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_5
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_3>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_3   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_3
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_8_5>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_8_5   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_8_5
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_8_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2177               9.58 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE:	2177 (3.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4501               19 %                 
ARI1     567                9.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE:	5068 (9.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K20      10                 16.7 %               
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      377                1.66 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE:	377 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      783                3.31 %               
ARI1     123                2.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE:	906 (1.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU
===============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      354                1.5 %                
ARI1     68                 1.13 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU:	422 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER>
----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER
================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 0.3340 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER:	79 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1
==================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      112                0.4730 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1:	112 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07180 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.06760 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.06760 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY
==================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT   ########          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT
==================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB
============================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      177                0.7480 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB:	177 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      575                2.53 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND:	575 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      846                3.57 %               
ARI1     54                 0.8960 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND:	900 (1.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      182                0.8010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE:	182 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      413                1.74 %               
ARI1     24                 0.3980 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE:	437 (0.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  8.33 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.04840 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.0760 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  6.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0
====================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT   ########            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT
======================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.02530 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  1.67 %               
====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      325                1.43 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE:	325 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      349                1.47 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE:	349 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1   ########                  
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1
==================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.04650 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1:	11 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3   ########                       
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      840                3.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET:	840 (1.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2539               10.7 %               
ARI1     380                6.31 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET:	2919 (5.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     6                  6.38 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET:	6 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU   ########       
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU
=====================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      465                1.96 %               
ARI1     33                 0.5480 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU:	498 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT   ########       
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT
=================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      523                2.21 %               
ARI1     192                3.19 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT:	715 (1.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE   ########       
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      287                1.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE:	287 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      522                2.2 %                
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE:	522 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV   ########       
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                0.5280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV:	120 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      273                1.15 %               
ARI1     121                2.01 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV:	394 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name        Total elements     Utilization     Notes
----------------------------------------------------
MACC_PA     2                  100 %                
====================================================
Total DSP in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      369                1.62 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS:	369 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      203                0.8570 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS:	203 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      161                0.7080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11:	161 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      87                 0.3670 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11:	87 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                0.5410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14:	123 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.2830 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14:	67 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 0.3740 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2:	85 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      49                 0.2070 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2:	49 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.05720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      130                0.5490 %             
ARI1     10                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR:	140 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      694                3.05 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS:	694 (1.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      948                4 %                  
ARI1     51                 0.8470 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS:	999 (1.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      67                 0.2950 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE:	67 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      304                1.28 %               
ARI1     41                 0.6810 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE:	345 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      240                1.01 %               
ARI1     21                 0.3490 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS:	261 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_0>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_0   ########                        
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_0
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.05720 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_0:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.05490 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_0:	13 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_1>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_1   ########                        
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_1
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0220 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_1:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.0380 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6_1:	9 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.1060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      64                 0.270 %              
ARI1     20                 0.3320 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS:	84 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      512                2.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER:	512 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      287                1.21 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER:	287 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0   ########                                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      155                0.6820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0:	155 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      86                 0.3630 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_0:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1   ########                                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 0.3560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1:	81 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2   ########                                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      149                0.6560 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2:	149 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      80                 0.3380 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2:	80 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_0   ########                                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_0
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.1010 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_0:	23 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.06760 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_0:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_1>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_1   ########                                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_1
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 0.3650 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_1:	83 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.1940 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3_1:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4   ########                                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4
=====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09240 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.06760 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.05280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      42                 0.1770 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      156                0.6590 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET:	156 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER>
--------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER   ########                                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER
==================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.1820 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS   ########                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.07480 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      159                0.6720 %             
ARI1     10                 0.1660 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS:	169 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      833                3.66 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG:	833 (1.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1526               6.45 %               
ARI1     288                4.78 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG:	1814 (3.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      691                3.04 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER:	691 (1.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1448               6.12 %               
ARI1     288                4.78 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER:	1736 (3.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.110 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_15>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_15   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_15
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_19>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_19   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_19
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_16>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_16   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_16
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_17>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_17   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_17
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_18>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_18   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_18
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_1   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_4>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_4   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_4
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_2>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_2   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_2
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_20>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_20   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_20
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_21>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_21   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_21
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_22>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_22   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_22
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.05280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1:	12 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4   ########                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34   ########                          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34_0   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34_0
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_34_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_4>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_4   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_4
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_10_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                0.440 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING:	100 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.02110 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING:	5 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      55                 0.2420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1:	55 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_3>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_3   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_3
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_1   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_2>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_2   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_2
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_1   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_3>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_3   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_3
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_2>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_2   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_2
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_41_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_4>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_4   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_4
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_5>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_5   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_5
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_6>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_6   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_6
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.1850 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1:	42 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.1980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_11>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_11   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_11
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_7>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_7   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_7
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_9>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_9   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_9
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_10>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_10   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_10
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_8>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_8   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_8
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_18>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_18   ########                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_18
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_32_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_1   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_2>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_2   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_2
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_39_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_12>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_12   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_12
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_13>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_13   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_13
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_14>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_14   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_14
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_40_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      563                2.48 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER:	563 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1439               6.08 %               
ARI1     288                4.78 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER:	1727 (3.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      142                0.6250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	142 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      78                 0.3290 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	78 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.110 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1:	25 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.06760 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_47>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_47   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_47
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_47:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_47:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_51>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_51   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_51
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_51:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_51:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_48>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_48   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_48
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_48:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_49>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_49   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_49
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_49:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_50>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_50   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_50
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_50:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_3>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_3   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_3
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_4>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_4   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_4
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_5>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_5   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_5
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45_0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_6>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_6   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_6
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_52>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_52   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_52
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_52:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_52:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_53>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_53   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_53
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_53:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_54>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_54   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_54
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_54:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL
==============================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                0.440 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER:	100 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.07180 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER:	17 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK   ########                                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.1980 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK:	45 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_43>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_43   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_43
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_43:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_43:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_39>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_39   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_39
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_39:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_41>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_41   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_41
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_41:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_42>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_42   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_42
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_42:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_40>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_40   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_40
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_40:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_40:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_1>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_1   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_1
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_38_6_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_1   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_2>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_2   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_2
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_43_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2   ########                     
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_44>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_44   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_44
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_44:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_45>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_45   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_45
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_45:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_46>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_46   ########                               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_46
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_46:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.1410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1:	32 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE   ########                                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      55                 0.2420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE:	55 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      7                  0.02960 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE:	7 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_31>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_31   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_31
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_35>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_35   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_35
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_35:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_32>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_32   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_32
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_32:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_33>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_33   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_33
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_33:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3   ########                                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_34>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_34   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_34
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_34:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0   ########                 
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.01760 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_1   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8
==================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_45:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2   ########                                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_2>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_2   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_2
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_42_2:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0   ########                   
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_36>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_36   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_36
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_36:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_37>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_37   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_37
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_37:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7   ########                                                
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_38>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_38   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_38
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_38:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.07040 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER:	16 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      27                 0.1140 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_30>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_30   ########                            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_30
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_30:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0   ########                              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.0660 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0:	15 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.05910 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0:	14 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_31>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_31   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_31
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_31:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_31:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_14>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_14   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_14
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_14:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_15>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_15   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_15
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_15:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_16>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_16   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_16
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_16:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_17>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_17   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_17
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_17:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_18>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_18   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_18
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_18:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_19>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_19   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_19
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_19:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_20>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_20   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_20
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_20:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_21>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_21   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_21
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_21:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_22>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_22   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_22
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_22:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_23>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_23   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_23
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_23:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_26>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_26   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_26
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_26:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_28>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_28   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_28
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_28:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_29>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_29   ########                           
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_29
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_44_29:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR   ########                                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.00440 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR>
----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR
======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 0.2530 %             
ARI1     31                 0.5150 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR:	91 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.0440 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55:	10 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.008450 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      139                0.6120 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC:	139 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      260                1.1 %                
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC:	260 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10   ########            
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      70                 0.3080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10:	70 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.01690 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10:	4 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      135                0.5940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4:	135 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      254                1.07 %               
ARI1     7                  0.1160 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4:	261 (0.48 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16_0>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16_0   ########          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16_0
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      74                 0.3260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16_0:	74 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      76                 0.3210 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16_0:	76 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54   ########          
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.2020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54:	46 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      48                 0.2030 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54:	48 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      135                0.5940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER:	135 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      219                0.9250 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER:	219 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      74                 0.3260 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16:	74 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      84                 0.3550 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16:	84 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17   ########                    
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      48                 0.2110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17:	48 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      63                 0.2660 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17:	63 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET   ########              
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      86                 0.3780 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET:	86 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      172                0.7270 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET:	172 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4   ########               
Instance path:   MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      52                 0.220 %              
=================================================
Total COMBINATIONAL LOGIC in the block MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4:	52 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.SPI_Controller>
--------------------------------------------------------------------
########   Utilization report for  cell:   SPI_Controller   ########
Instance path:   top.SPI_Controller                                 
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      214                0.9410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block top.SPI_Controller:	214 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      301                1.27 %               
ARI1     26                 0.4320 %             
=================================================
Total COMBINATIONAL LOGIC in the block top.SPI_Controller:	327 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block top.SPI_Controller:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_Controller.CORESPI_Z3_layer1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   CORESPI_Z3_layer1   ########
Instance path:   SPI_Controller.CORESPI_Z3_layer1                      
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      214                0.9410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_Controller.CORESPI_Z3_layer1:	214 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      301                1.27 %               
ARI1     26                 0.4320 %             
=================================================
Total COMBINATIONAL LOGIC in the block SPI_Controller.CORESPI_Z3_layer1:	327 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block SPI_Controller.CORESPI_Z3_layer1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORESPI_Z3_layer1.spi_32s_8s_32s_16s_0_0_1_0s>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   spi_32s_8s_32s_16s_0_0_1_0s   ########
Instance path:   CORESPI_Z3_layer1.spi_32s_8s_32s_16s_0_0_1_0s                   
=================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      214                0.9410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORESPI_Z3_layer1.spi_32s_8s_32s_16s_0_0_1_0s:	214 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      301                1.27 %               
ARI1     26                 0.4320 %             
=================================================
Total COMBINATIONAL LOGIC in the block CORESPI_Z3_layer1.spi_32s_8s_32s_16s_0_0_1_0s:	327 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     2                  2.13 %               
=====================================================
Total MEMORY ELEMENTS in the block CORESPI_Z3_layer1.spi_32s_8s_32s_16s_0_0_1_0s:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_16s_0_0_1_0s.spi_chanctrl_Z2_layer1>
----------------------------------------------------------------------------
########   Utilization report for  cell:   spi_chanctrl_Z2_layer1   ########
Instance path:   spi_32s_8s_32s_16s_0_0_1_0s.spi_chanctrl_Z2_layer1         
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      135                0.5940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_chanctrl_Z2_layer1:	135 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      147                0.6210 %             
ARI1     14                 0.2320 %             
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_chanctrl_Z2_layer1:	161 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_chanctrl_Z2_layer1.spi_clockmux>
------------------------------------------------------------------
########   Utilization report for  cell:   spi_clockmux   ########
Instance path:   spi_chanctrl_Z2_layer1.spi_clockmux              
==================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block spi_chanctrl_Z2_layer1.spi_clockmux:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_16s_0_0_1_0s.spi_control_8s>
--------------------------------------------------------------------
########   Utilization report for  cell:   spi_control_8s   ########
Instance path:   spi_32s_8s_32s_16s_0_0_1_0s.spi_control_8s         
====================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.03380 %            
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_control_8s:	8 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   spi_fifo_8s_32s_5_0   ########
Instance path:   spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_0         
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_0:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.1180 %             
ARI1     6                  0.09960 %            
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_0:	34 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_1>
-------------------------------------------------------------------------
########   Utilization report for  cell:   spi_fifo_8s_32s_5_1   ########
Instance path:   spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_1         
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      18                 0.07920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_1:	18 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.1350 %             
ARI1     6                  0.09960 %            
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_1:	38 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X12     1                  1.06 %               
=====================================================
Total MEMORY ELEMENTS in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_fifo_8s_32s_5_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=spi_32s_8s_32s_16s_0_0_1_0s.spi_rf_32s_16s_0>
----------------------------------------------------------------------
########   Utilization report for  cell:   spi_rf_32s_16s_0   ########
Instance path:   spi_32s_8s_32s_16s_0_0_1_0s.spi_rf_32s_16s_0         
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 0.1890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_rf_32s_16s_0:	43 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.2870 %             
=================================================
Total COMBINATIONAL LOGIC in the block spi_32s_8s_32s_16s_0_0_1_0s.spi_rf_32s_16s_0:	68 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.UART_apb>
--------------------------------------------------------------
########   Utilization report for  cell:   UART_apb   ########
Instance path:   top.UART_apb                                 
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      114                0.5020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block top.UART_apb:	114 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                0.5580 %             
ARI1     19                 0.3150 %             
=================================================
Total COMBINATIONAL LOGIC in the block top.UART_apb:	151 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_apb.UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1   ########
Instance path:   UART_apb.UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1                            
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      114                0.5020 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_apb.UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1:	114 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                0.5580 %             
ARI1     19                 0.3150 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_apb.UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1:	151 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1.UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s   ########     
Instance path:   UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1.UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      90                 0.3960 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1.UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s:	90 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                0.4440 %             
ARI1     19                 0.3150 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1.UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s:	124 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Clock_gen_0s_0s>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_apb_UART_apb_0_Clock_gen_0s_0s   ########           
Instance path:   UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Clock_gen_0s_0s
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.08360 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Clock_gen_0s_0s:	19 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.04220 %            
ARI1     14                 0.2320 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Clock_gen_0s_0s:	24 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s   ########           
Instance path:   UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.180 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s:	41 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      67                 0.2830 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s:	67 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s   ########           
Instance path:   UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.09240 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	21 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.09290 %            
ARI1     5                  0.0830 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s:	27 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.reset_syn_0>
-----------------------------------------------------------------
########   Utilization report for  cell:   reset_syn_0   ########
Instance path:   top.reset_syn_0                                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block top.reset_syn_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block top.reset_syn_0:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block top.reset_syn_0:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=reset_syn_0.reset_syn_0_reset_syn_0_0_CORERESET_PF>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   reset_syn_0_reset_syn_0_0_CORERESET_PF   ########
Instance path:   reset_syn_0.reset_syn_0_reset_syn_0_0_CORERESET_PF                         
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.01320 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block reset_syn_0.reset_syn_0_reset_syn_0_0_CORERESET_PF:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.01270 %            
=================================================
Total COMBINATIONAL LOGIC in the block reset_syn_0.reset_syn_0_reset_syn_0_0_CORERESET_PF:	3 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block reset_syn_0.reset_syn_0_reset_syn_0_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=top.reset_syn_1>
-----------------------------------------------------------------
########   Utilization report for  cell:   reset_syn_1   ########
Instance path:   top.reset_syn_1                                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block top.reset_syn_1:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block top.reset_syn_1:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=reset_syn_1.reset_syn_1_reset_syn_1_0_CORERESET_PF>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   reset_syn_1_reset_syn_1_0_CORERESET_PF   ########
Instance path:   reset_syn_1.reset_syn_1_reset_syn_1_0_CORERESET_PF                         
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.00880 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block reset_syn_1.reset_syn_1_reset_syn_1_0_CORERESET_PF:	2 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.004220 %           
=================================================
Total COMBINATIONAL LOGIC in the block reset_syn_1.reset_syn_1_reset_syn_1_0_CORERESET_PF:	1 (0.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
