//File packet_data/pci_sim_data created Wed May 22 16:02:30 2013
//
//This is a data file intended to be read in by a Verilog simulation.
//
// WRITE:  Address: 0x8 Data: 0x0
00000002 // WRITE
00000008 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
// WRITE:  Address: 0x40 Data: 0x0
00000002 // WRITE
00000040 // Address 
00000000 // Data (0x0)
00000000 // Mask (0x0)
00000005 // DELAY 
00000000 // Delay (MSB) 1000 ns
000003e8 // Delay (LSB) 1000 ns
00000004 // BARRIER
00000000 // Number of expected pkts received via DMA port 1
00000000 // Number of expected pkts received via DMA port 2
00000000 // Number of expected pkts received via DMA port 3
00000000 // Number of expected pkts received via DMA port 4
// DMA: QUEUE: 0x1 LENGTH: 0x13f
00000003 // DMA
00000001 // Queue (0x1)
0000013f // Length (0x13f)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0x16d
00000003 // DMA
00000002 // Queue (0x2)
0000016d // Length (0x16d)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x37f
00000003 // DMA
00000003 // Queue (0x3)
0000037f // Length (0x37f)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x102
00000003 // DMA
00000004 // Queue (0x4)
00000102 // Length (0x102)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x1 LENGTH: 0x2ff
00000003 // DMA
00000001 // Queue (0x1)
000002ff // Length (0x2ff)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x2 LENGTH: 0xdd
00000003 // DMA
00000002 // Queue (0x2)
000000dd // Length (0xdd)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x3 LENGTH: 0x2d3
00000003 // DMA
00000003 // Queue (0x3)
000002d3 // Length (0x2d3)
00000000 // Mask (0x0)
// DMA: QUEUE: 0x4 LENGTH: 0x26d
00000003 // DMA
00000004 // Queue (0x4)
0000026d // Length (0x26d)
00000000 // Mask (0x0)
00000004 // BARRIER
00000002 // Number of expected pkts received via DMA port 1
00000002 // Number of expected pkts received via DMA port 2
00000002 // Number of expected pkts received via DMA port 3
00000002 // Number of expected pkts received via DMA port 4
