-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Tue Jun 17 13:17:31 2025
-- Host        : administrateur-ThinkStation-P2-Tower running 64-bit Ubuntu 24.04.2 LTS
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_toyuv_0_0_stub.vhdl
-- Design      : design_1_toyuv_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    ch_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ch_r_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch_r_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_r_TREADY : out STD_LOGIC;
    ch_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_r_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch_r_TVALID : in STD_LOGIC;
    ch_g_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ch_g_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch_g_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch_g_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_g_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_g_TREADY : out STD_LOGIC;
    ch_g_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_g_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch_g_TVALID : in STD_LOGIC;
    ch_b_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ch_b_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ch_b_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ch_b_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_b_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_b_TREADY : out STD_LOGIC;
    ch_b_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_b_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ch_b_TVALID : in STD_LOGIC;
    ch_y_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch_y_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch_y_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch_y_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_y_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch_y_TREADY : in STD_LOGIC;
    ch_y_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_y_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch_y_TVALID : out STD_LOGIC;
    ch_u_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch_u_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch_u_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch_u_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_u_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch_u_TREADY : in STD_LOGIC;
    ch_u_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_u_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch_u_TVALID : out STD_LOGIC;
    ch_v_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ch_v_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ch_v_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ch_v_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_v_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch_v_TREADY : in STD_LOGIC;
    ch_v_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ch_v_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ch_v_TVALID : out STD_LOGIC
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_toyuv_0_0,toyuv,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_toyuv_0_0,toyuv,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=hls,x_ipName=toyuv,x_ipVersion=1.0,x_ipCoreRevision=2114131814,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_S_AXI_CONTROL_ADDR_WIDTH=5,C_S_AXI_CONTROL_DATA_WIDTH=32,C_S_AXI_CONTROL_R_ADDR_WIDTH=5,C_S_AXI_CONTROL_R_DATA_WIDTH=32}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "s_axi_control_ARADDR[4:0],s_axi_control_ARREADY,s_axi_control_ARVALID,s_axi_control_AWADDR[4:0],s_axi_control_AWREADY,s_axi_control_AWVALID,s_axi_control_BREADY,s_axi_control_BRESP[1:0],s_axi_control_BVALID,s_axi_control_RDATA[31:0],s_axi_control_RREADY,s_axi_control_RRESP[1:0],s_axi_control_RVALID,s_axi_control_WDATA[31:0],s_axi_control_WREADY,s_axi_control_WSTRB[3:0],s_axi_control_WVALID,s_axi_control_r_ARADDR[4:0],s_axi_control_r_ARREADY,s_axi_control_r_ARVALID,s_axi_control_r_AWADDR[4:0],s_axi_control_r_AWREADY,s_axi_control_r_AWVALID,s_axi_control_r_BREADY,s_axi_control_r_BRESP[1:0],s_axi_control_r_BVALID,s_axi_control_r_RDATA[31:0],s_axi_control_r_RREADY,s_axi_control_r_RRESP[1:0],s_axi_control_r_RVALID,s_axi_control_r_WDATA[31:0],s_axi_control_r_WREADY,s_axi_control_r_WSTRB[3:0],s_axi_control_r_WVALID,ap_clk,ap_rst_n,interrupt,ch_r_TDATA[31:0],ch_r_TDEST[5:0],ch_r_TID[4:0],ch_r_TKEEP[3:0],ch_r_TLAST[0:0],ch_r_TREADY,ch_r_TSTRB[3:0],ch_r_TUSER[1:0],ch_r_TVALID,ch_g_TDATA[31:0],ch_g_TDEST[5:0],ch_g_TID[4:0],ch_g_TKEEP[3:0],ch_g_TLAST[0:0],ch_g_TREADY,ch_g_TSTRB[3:0],ch_g_TUSER[1:0],ch_g_TVALID,ch_b_TDATA[31:0],ch_b_TDEST[5:0],ch_b_TID[4:0],ch_b_TKEEP[3:0],ch_b_TLAST[0:0],ch_b_TREADY,ch_b_TSTRB[3:0],ch_b_TUSER[1:0],ch_b_TVALID,ch_y_TDATA[31:0],ch_y_TDEST[5:0],ch_y_TID[4:0],ch_y_TKEEP[3:0],ch_y_TLAST[0:0],ch_y_TREADY,ch_y_TSTRB[3:0],ch_y_TUSER[1:0],ch_y_TVALID,ch_u_TDATA[31:0],ch_u_TDEST[5:0],ch_u_TID[4:0],ch_u_TKEEP[3:0],ch_u_TLAST[0:0],ch_u_TREADY,ch_u_TSTRB[3:0],ch_u_TUSER[1:0],ch_u_TVALID,ch_v_TDATA[31:0],ch_v_TDEST[5:0],ch_v_TID[4:0],ch_v_TKEEP[3:0],ch_v_TLAST[0:0],ch_v_TREADY,ch_v_TSTRB[3:0],ch_v_TUSER[1:0],ch_v_TVALID";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_r_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_r_ARADDR : signal is "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:ch_r:ch_g:ch_b:ch_y:ch_u:ch_v, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of ch_r_TDATA : signal is "xilinx.com:interface:axis:1.0 ch_r TDATA";
  attribute X_INTERFACE_MODE of ch_r_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ch_r_TDATA : signal is "XIL_INTERFACENAME ch_r, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch_r_TDEST : signal is "xilinx.com:interface:axis:1.0 ch_r TDEST";
  attribute X_INTERFACE_INFO of ch_r_TID : signal is "xilinx.com:interface:axis:1.0 ch_r TID";
  attribute X_INTERFACE_INFO of ch_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 ch_r TKEEP";
  attribute X_INTERFACE_INFO of ch_r_TLAST : signal is "xilinx.com:interface:axis:1.0 ch_r TLAST";
  attribute X_INTERFACE_INFO of ch_r_TREADY : signal is "xilinx.com:interface:axis:1.0 ch_r TREADY";
  attribute X_INTERFACE_INFO of ch_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 ch_r TSTRB";
  attribute X_INTERFACE_INFO of ch_r_TUSER : signal is "xilinx.com:interface:axis:1.0 ch_r TUSER";
  attribute X_INTERFACE_INFO of ch_r_TVALID : signal is "xilinx.com:interface:axis:1.0 ch_r TVALID";
  attribute X_INTERFACE_INFO of ch_g_TDATA : signal is "xilinx.com:interface:axis:1.0 ch_g TDATA";
  attribute X_INTERFACE_MODE of ch_g_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ch_g_TDATA : signal is "XIL_INTERFACENAME ch_g, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch_g_TDEST : signal is "xilinx.com:interface:axis:1.0 ch_g TDEST";
  attribute X_INTERFACE_INFO of ch_g_TID : signal is "xilinx.com:interface:axis:1.0 ch_g TID";
  attribute X_INTERFACE_INFO of ch_g_TKEEP : signal is "xilinx.com:interface:axis:1.0 ch_g TKEEP";
  attribute X_INTERFACE_INFO of ch_g_TLAST : signal is "xilinx.com:interface:axis:1.0 ch_g TLAST";
  attribute X_INTERFACE_INFO of ch_g_TREADY : signal is "xilinx.com:interface:axis:1.0 ch_g TREADY";
  attribute X_INTERFACE_INFO of ch_g_TSTRB : signal is "xilinx.com:interface:axis:1.0 ch_g TSTRB";
  attribute X_INTERFACE_INFO of ch_g_TUSER : signal is "xilinx.com:interface:axis:1.0 ch_g TUSER";
  attribute X_INTERFACE_INFO of ch_g_TVALID : signal is "xilinx.com:interface:axis:1.0 ch_g TVALID";
  attribute X_INTERFACE_INFO of ch_b_TDATA : signal is "xilinx.com:interface:axis:1.0 ch_b TDATA";
  attribute X_INTERFACE_MODE of ch_b_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ch_b_TDATA : signal is "XIL_INTERFACENAME ch_b, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch_b_TDEST : signal is "xilinx.com:interface:axis:1.0 ch_b TDEST";
  attribute X_INTERFACE_INFO of ch_b_TID : signal is "xilinx.com:interface:axis:1.0 ch_b TID";
  attribute X_INTERFACE_INFO of ch_b_TKEEP : signal is "xilinx.com:interface:axis:1.0 ch_b TKEEP";
  attribute X_INTERFACE_INFO of ch_b_TLAST : signal is "xilinx.com:interface:axis:1.0 ch_b TLAST";
  attribute X_INTERFACE_INFO of ch_b_TREADY : signal is "xilinx.com:interface:axis:1.0 ch_b TREADY";
  attribute X_INTERFACE_INFO of ch_b_TSTRB : signal is "xilinx.com:interface:axis:1.0 ch_b TSTRB";
  attribute X_INTERFACE_INFO of ch_b_TUSER : signal is "xilinx.com:interface:axis:1.0 ch_b TUSER";
  attribute X_INTERFACE_INFO of ch_b_TVALID : signal is "xilinx.com:interface:axis:1.0 ch_b TVALID";
  attribute X_INTERFACE_INFO of ch_y_TDATA : signal is "xilinx.com:interface:axis:1.0 ch_y TDATA";
  attribute X_INTERFACE_MODE of ch_y_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of ch_y_TDATA : signal is "XIL_INTERFACENAME ch_y, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch_y_TDEST : signal is "xilinx.com:interface:axis:1.0 ch_y TDEST";
  attribute X_INTERFACE_INFO of ch_y_TID : signal is "xilinx.com:interface:axis:1.0 ch_y TID";
  attribute X_INTERFACE_INFO of ch_y_TKEEP : signal is "xilinx.com:interface:axis:1.0 ch_y TKEEP";
  attribute X_INTERFACE_INFO of ch_y_TLAST : signal is "xilinx.com:interface:axis:1.0 ch_y TLAST";
  attribute X_INTERFACE_INFO of ch_y_TREADY : signal is "xilinx.com:interface:axis:1.0 ch_y TREADY";
  attribute X_INTERFACE_INFO of ch_y_TSTRB : signal is "xilinx.com:interface:axis:1.0 ch_y TSTRB";
  attribute X_INTERFACE_INFO of ch_y_TUSER : signal is "xilinx.com:interface:axis:1.0 ch_y TUSER";
  attribute X_INTERFACE_INFO of ch_y_TVALID : signal is "xilinx.com:interface:axis:1.0 ch_y TVALID";
  attribute X_INTERFACE_INFO of ch_u_TDATA : signal is "xilinx.com:interface:axis:1.0 ch_u TDATA";
  attribute X_INTERFACE_MODE of ch_u_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of ch_u_TDATA : signal is "XIL_INTERFACENAME ch_u, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch_u_TDEST : signal is "xilinx.com:interface:axis:1.0 ch_u TDEST";
  attribute X_INTERFACE_INFO of ch_u_TID : signal is "xilinx.com:interface:axis:1.0 ch_u TID";
  attribute X_INTERFACE_INFO of ch_u_TKEEP : signal is "xilinx.com:interface:axis:1.0 ch_u TKEEP";
  attribute X_INTERFACE_INFO of ch_u_TLAST : signal is "xilinx.com:interface:axis:1.0 ch_u TLAST";
  attribute X_INTERFACE_INFO of ch_u_TREADY : signal is "xilinx.com:interface:axis:1.0 ch_u TREADY";
  attribute X_INTERFACE_INFO of ch_u_TSTRB : signal is "xilinx.com:interface:axis:1.0 ch_u TSTRB";
  attribute X_INTERFACE_INFO of ch_u_TUSER : signal is "xilinx.com:interface:axis:1.0 ch_u TUSER";
  attribute X_INTERFACE_INFO of ch_u_TVALID : signal is "xilinx.com:interface:axis:1.0 ch_u TVALID";
  attribute X_INTERFACE_INFO of ch_v_TDATA : signal is "xilinx.com:interface:axis:1.0 ch_v TDATA";
  attribute X_INTERFACE_MODE of ch_v_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of ch_v_TDATA : signal is "XIL_INTERFACENAME ch_v, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ch_v_TDEST : signal is "xilinx.com:interface:axis:1.0 ch_v TDEST";
  attribute X_INTERFACE_INFO of ch_v_TID : signal is "xilinx.com:interface:axis:1.0 ch_v TID";
  attribute X_INTERFACE_INFO of ch_v_TKEEP : signal is "xilinx.com:interface:axis:1.0 ch_v TKEEP";
  attribute X_INTERFACE_INFO of ch_v_TLAST : signal is "xilinx.com:interface:axis:1.0 ch_v TLAST";
  attribute X_INTERFACE_INFO of ch_v_TREADY : signal is "xilinx.com:interface:axis:1.0 ch_v TREADY";
  attribute X_INTERFACE_INFO of ch_v_TSTRB : signal is "xilinx.com:interface:axis:1.0 ch_v TSTRB";
  attribute X_INTERFACE_INFO of ch_v_TUSER : signal is "xilinx.com:interface:axis:1.0 ch_v TUSER";
  attribute X_INTERFACE_INFO of ch_v_TVALID : signal is "xilinx.com:interface:axis:1.0 ch_v TVALID";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of stub : architecture is "toyuv,Vivado 2024.2";
begin
end;
