TimeQuest Timing Analyzer report for lights
Tue Jan 26 16:31:31 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Max Skew Summary
 13. Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Setup: 'clock50Mhz'
 15. Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 16. Slow Model Setup: 'inst13'
 17. Slow Model Hold: 'clock50Mhz'
 18. Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 19. Slow Model Hold: 'inst13'
 20. Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 22. Slow Model Recovery: 'clock50Mhz'
 23. Slow Model Removal: 'clock50Mhz'
 24. Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clock50Mhz'
 26. Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 28. Slow Model Minimum Pulse Width: 'inst13'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Max Skew Summary
 44. Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Setup: 'clock50Mhz'
 46. Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 47. Fast Model Setup: 'inst13'
 48. Fast Model Hold: 'clock50Mhz'
 49. Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 50. Fast Model Hold: 'inst13'
 51. Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 52. Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 53. Fast Model Recovery: 'clock50Mhz'
 54. Fast Model Removal: 'clock50Mhz'
 55. Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 56. Fast Model Minimum Pulse Width: 'clock50Mhz'
 57. Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 58. Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 59. Fast Model Minimum Pulse Width: 'inst13'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Tue Jan 26 16:31:27 2016 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                          ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; altera_reserved_tck                                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { altera_reserved_tck }                                                    ;
; clock50Mhz                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { CLOCK_50 }                                                               ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] }          ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] }          ;
; inst13                                                                 ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { inst13 }                                                                 ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock } ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 72.66 MHz  ; 72.66 MHz       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;      ;
; 140.92 MHz ; 140.92 MHz      ; clock50Mhz                                                             ;      ;
; 180.96 MHz ; 180.96 MHz      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;      ;
; 200.76 MHz ; 200.76 MHz      ; inst13                                                                 ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.839  ; 0.000         ;
; clock50Mhz                                                             ; 6.231  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 34.474 ; 0.000         ;
; inst13                                                                 ; 35.019 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -2.558 ; -45.822       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.391  ; 0.000         ;
; inst13                                                                 ; 0.391  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.391  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 4.861  ; 0.000         ;
; clock50Mhz                                                    ; 17.968 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 1.040 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.895 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.052 ; 0.500         ; 0.448       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.839 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.360     ; 3.837      ;
; 3.905 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.367     ; 3.764      ;
; 3.914 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.339     ; 3.783      ;
; 4.238 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 3.390      ;
; 4.446 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.408     ; 3.182      ;
; 4.678 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.415     ; 2.943      ;
; 4.689 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.938      ;
; 4.689 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.348     ; 2.999      ;
; 4.694 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.940      ;
; 4.710 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 2.926      ;
; 4.737 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.897      ;
; 4.782 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.396     ; 2.858      ;
; 4.792 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.411     ; 2.833      ;
; 4.824 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.389     ; 2.823      ;
; 4.846 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.781      ;
; 4.876 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.751      ;
; 4.900 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 2.723      ;
; 4.902 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 2.729      ;
; 4.915 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.719      ;
; 4.918 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.716      ;
; 4.931 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.703      ;
; 4.945 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 2.686      ;
; 4.948 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 2.675      ;
; 4.960 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 2.671      ;
; 4.973 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.395     ; 2.668      ;
; 4.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.407     ; 2.652      ;
; 4.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.407     ; 2.639      ;
; 5.012 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.396     ; 2.628      ;
; 5.012 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.407     ; 2.617      ;
; 5.112 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 2.519      ;
; 5.122 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 2.509      ;
; 5.128 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.506      ;
; 5.142 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.492      ;
; 5.148 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.486      ;
; 5.161 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.407     ; 2.468      ;
; 5.191 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.407     ; 2.438      ;
; 5.211 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.407     ; 2.418      ;
; 5.256 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.407     ; 2.373      ;
; 5.264 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.398     ; 2.374      ;
; 5.393 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 2.230      ;
; 5.418 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 2.205      ;
; 5.438 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.406     ; 2.192      ;
; 5.448 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 2.175      ;
; 5.587 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.413     ; 2.036      ;
; 5.794 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 1.837      ;
; 5.803 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.405     ; 1.828      ;
; 5.906 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 1.750      ;
; 5.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.387     ; 1.680      ;
; 6.186 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.387     ; 1.463      ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[11]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[10]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[13]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.813     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[11]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[10]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[13]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.293 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.757     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[11]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[10]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[13]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 13.722     ;
; 6.334 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.387     ; 1.315      ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[11]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[10]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[13]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.692     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[11]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[10]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[13]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.664     ;
; 6.396 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.387     ; 1.253      ;
; 6.427 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[26]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.620     ;
; 6.427 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[30]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.620     ;
; 6.427 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.620     ;
; 6.427 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.620     ;
; 6.427 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[25]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 13.620     ;
; 6.445 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.387     ; 1.204      ;
; 6.464 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.582     ;
; 6.464 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[19]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.582     ;
; 6.464 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[9]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.582     ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 6.231 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.180      ;
; 6.231 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.180      ;
; 6.231 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.180      ;
; 6.276 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.135      ;
; 6.276 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.135      ;
; 6.276 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.135      ;
; 6.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.151      ;
; 6.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.151      ;
; 6.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.151      ;
; 6.323 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.108      ;
; 6.323 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.108      ;
; 6.323 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.108      ;
; 6.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.053      ;
; 6.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.053      ;
; 6.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.053      ;
; 6.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.015      ;
; 6.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.015      ;
; 6.416 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.015      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.473 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.917      ;
; 6.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.365      ; 5.923      ;
; 6.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.365      ; 5.923      ;
; 6.493 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 5.918      ;
; 6.493 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 5.918      ;
; 6.493 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 5.918      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.872      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.888      ;
; 6.523 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.365      ; 5.878      ;
; 6.523 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.365      ; 5.878      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 5.894      ;
; 6.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 5.894      ;
; 6.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 5.886      ;
; 6.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 5.886      ;
; 6.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 5.886      ;
; 6.561 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.223      ; 3.627      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.845      ;
; 6.570 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 5.851      ;
; 6.570 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 5.851      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[7]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[5]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.837      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.354      ; 5.790      ;
; 6.605 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.365      ; 5.796      ;
; 6.605 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.365      ; 5.796      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[7]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[5]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.625 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 5.792      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[7]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[5]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.629 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.401      ; 5.808      ;
; 6.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.374      ; 5.752      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 34.474 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 5.562      ;
; 34.566 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 5.470      ;
; 34.790 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 5.247      ;
; 34.987 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 5.049      ;
; 35.007 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 5.030      ;
; 35.010 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 5.027      ;
; 35.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.916      ;
; 35.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.659      ;
; 35.626 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.410      ;
; 35.626 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.409      ;
; 35.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.317      ;
; 35.730 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 4.304      ;
; 35.778 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.258      ;
; 35.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.188      ;
; 35.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.180      ;
; 35.870 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.166      ;
; 35.884 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.152      ;
; 35.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.094      ;
; 36.026 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.011      ;
; 36.077 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.960      ;
; 36.094 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.943      ;
; 36.113 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.922      ;
; 36.139 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.896      ;
; 36.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.880      ;
; 36.159 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.877      ;
; 36.200 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.837      ;
; 36.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.818      ;
; 36.291 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.745      ;
; 36.293 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.742      ;
; 36.311 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.726      ;
; 36.314 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.723      ;
; 36.365 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.671      ;
; 36.366 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.670      ;
; 36.379 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.657      ;
; 36.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.650      ;
; 36.386 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.650      ;
; 36.400 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.634      ;
; 36.458 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.576      ;
; 36.458 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.578      ;
; 36.474 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.562      ;
; 36.475 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.560      ;
; 36.497 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.537      ;
; 36.523 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.512      ;
; 36.524 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.512      ;
; 36.584 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.452      ;
; 36.606 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.430      ;
; 36.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.427      ;
; 36.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.399      ;
; 36.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.379      ;
; 36.681 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.355      ;
; 36.736 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.299      ;
; 36.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.292      ;
; 36.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.292      ;
; 36.745 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.289      ;
; 36.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.288      ;
; 36.762 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.275      ;
; 36.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.207      ;
; 36.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.204      ;
; 36.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.207      ;
; 36.841 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.194      ;
; 36.860 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.175      ;
; 36.885 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.150      ;
; 36.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.141      ;
; 36.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.065      ;
; 36.972 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.064      ;
; 37.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.034      ;
; 37.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.017      ;
; 37.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.003      ;
; 37.039 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.996      ;
; 37.052 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.984      ;
; 37.101 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.935      ;
; 37.113 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.922      ;
; 37.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.922      ;
; 37.118 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.918      ;
; 37.165 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.872      ;
; 37.167 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.867      ;
; 37.225 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.809      ;
; 37.249 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.786      ;
; 37.251 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.784      ;
; 37.257 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.779      ;
; 37.269 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.767      ;
; 37.272 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.764      ;
; 37.291 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.745      ;
; 37.292 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.745      ;
; 37.337 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.699      ;
; 37.343 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.694      ;
; 37.403 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.632      ;
; 37.418 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.617      ;
; 37.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.612      ;
; 37.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.607      ;
; 37.478 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.556      ;
; 37.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.522      ;
; 37.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.522      ;
; 37.581 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.455      ;
; 37.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.396      ;
; 37.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.342      ;
; 37.768 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.267      ;
; 37.794 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.241      ;
; 37.806 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.229      ;
; 37.832 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.204      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 35.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 5.001      ;
; 35.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 4.810      ;
; 35.233 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 4.787      ;
; 35.343 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 4.680      ;
; 35.405 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 4.616      ;
; 35.532 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 4.489      ;
; 35.536 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 4.487      ;
; 35.562 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 4.461      ;
; 35.711 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 4.309      ;
; 35.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 4.211      ;
; 35.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 4.184      ;
; 35.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 4.087      ;
; 36.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 4.007      ;
; 36.199 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 3.826      ;
; 36.199 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.840      ;
; 36.296 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.743      ;
; 36.349 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.687      ;
; 36.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.677      ;
; 36.375 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.663      ;
; 36.376 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.663      ;
; 36.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.654      ;
; 36.405 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.636      ;
; 36.481 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.555      ;
; 36.489 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.552      ;
; 36.502 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.539      ;
; 36.551 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.237      ; 3.722      ;
; 36.582 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.459      ;
; 36.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.451      ;
; 36.618 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.420      ;
; 36.648 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.393      ;
; 36.651 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.387      ;
; 36.697 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.336      ;
; 36.702 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.334      ;
; 36.705 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.333      ;
; 36.714 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.319      ;
; 36.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.315      ;
; 36.730 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.311      ;
; 36.732 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.307      ;
; 36.745 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.296      ;
; 36.794 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.245      ;
; 36.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.237      ; 3.453      ;
; 36.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.216      ;
; 36.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.210      ;
; 36.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.208      ;
; 36.865 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.237      ; 3.408      ;
; 36.868 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.168      ;
; 36.893 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.145      ;
; 36.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.132      ;
; 36.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.130      ;
; 36.909 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.130      ;
; 36.911 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.129      ;
; 36.911 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.122      ;
; 36.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.122      ;
; 36.928 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.105      ;
; 36.932 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.101      ;
; 36.940 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.098      ;
; 36.954 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.082      ;
; 36.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.071      ;
; 36.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.066      ;
; 36.995 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.043      ;
; 37.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.995      ;
; 37.044 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.992      ;
; 37.049 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.988      ;
; 37.051 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.985      ;
; 37.068 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.969      ;
; 37.099 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.941      ;
; 37.101 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.939      ;
; 37.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.238      ; 3.160      ;
; 37.117 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.918      ;
; 37.119 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.916      ;
; 37.146 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.891      ;
; 37.147 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.889      ;
; 37.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.889      ;
; 37.154 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.886      ;
; 37.163 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.873      ;
; 37.195 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 2.848      ;
; 37.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.839      ;
; 37.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.825      ;
; 37.214 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.822      ;
; 37.225 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.809      ;
; 37.226 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.811      ;
; 37.230 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.804      ;
; 37.234 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.804      ;
; 37.238 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.800      ;
; 37.255 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.781      ;
; 37.265 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.771      ;
; 37.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.758      ;
; 37.329 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.237      ; 2.944      ;
; 37.331 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.707      ;
; 37.342 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.694      ;
; 37.360 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.676      ;
; 37.366 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.670      ;
; 37.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.665      ;
; 37.402 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.639      ;
; 37.420 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.618      ;
; 37.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.616      ;
; 37.430 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.238      ; 2.844      ;
; 37.434 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.604      ;
; 37.436 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.595      ;
; 37.436 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.602      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                   ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.699      ; 0.657      ;
; -2.558 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.699      ; 0.657      ;
; -1.172 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.534      ;
; -1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.537      ;
; -1.105 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.420      ; 1.581      ;
; -1.071 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.374      ; 1.569      ;
; -1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.674      ;
; -1.029 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.677      ;
; -1.018 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.688      ;
; -1.016 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.690      ;
; -1.016 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.690      ;
; -1.013 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.693      ;
; -1.010 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.696      ;
; -1.006 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.700      ;
; -1.005 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.423      ; 1.684      ;
; -1.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.703      ;
; -1.002 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.704      ;
; -0.998 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.437      ; 1.705      ;
; -0.994 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.437      ; 1.709      ;
; -0.975 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.420      ; 1.711      ;
; -0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.430      ; 1.762      ;
; -0.924 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst19|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.423      ; 1.765      ;
; -0.885 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.437      ; 1.818      ;
; -0.879 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.827      ;
; -0.879 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.827      ;
; -0.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.839      ;
; -0.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.839      ;
; -0.857 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.437      ; 1.846      ;
; -0.856 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.437      ; 1.847      ;
; -0.849 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.857      ;
; -0.837 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.435      ; 1.864      ;
; -0.822 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.450      ; 1.894      ;
; -0.788 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.438      ; 1.916      ;
; -0.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.925      ;
; -0.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.440      ; 1.928      ;
; -0.774 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.437      ; 1.929      ;
; -0.763 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.437      ; 1.940      ;
; -0.735 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.426      ; 1.957      ;
; -0.686 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst19|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.426      ; 2.006      ;
; -0.685 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst19|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.426      ; 2.007      ;
; -0.685 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.000      ;
; -0.680 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.435      ; 2.021      ;
; -0.643 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.050      ;
; -0.582 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.436      ; 2.120      ;
; -0.467 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.449      ; 2.248      ;
; -0.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.449      ; 2.249      ;
; -0.457 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.214      ;
; -0.457 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.214      ;
; -0.452 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.449      ; 2.263      ;
; -0.452 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.449      ; 2.263      ;
; -0.436 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.422      ; 2.252      ;
; -0.433 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.422      ; 2.255      ;
; -0.404 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.450      ; 2.312      ;
; -0.387 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.452      ; 2.331      ;
; -0.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.449      ; 2.330      ;
; -0.384 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.452      ; 2.334      ;
; -0.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.452      ; 2.335      ;
; -0.383 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.435      ; 2.318      ;
; -0.321 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.386      ; 2.331      ;
; -0.267 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.363      ; 2.362      ;
; -0.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.382      ; 2.386      ;
; -0.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.434      ; 2.572      ;
; -0.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.407      ; 2.599      ;
; -0.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.407      ; 2.599      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.051 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.642      ;
; -0.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.653      ;
; -0.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.653      ;
; -0.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.653      ;
; -0.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.427      ; 2.653      ;
; -0.024 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.363      ; 2.605      ;
; -0.017 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.426      ; 2.675      ;
; -0.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.449      ; 2.712      ;
; -0.002 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.449      ; 2.713      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.693      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.004  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.695      ;
; 0.007  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.698      ;
; 0.007  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.698      ;
; 0.007  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.698      ;
; 0.007  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.698      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.096      ;
; 1.275 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.540      ;
; 1.300 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.564      ;
; 1.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.666      ;
; 1.461 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.726      ;
; 1.523 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.788      ;
; 1.804 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.069      ;
; 1.852 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.119      ;
; 1.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.159      ;
; 1.938 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.204      ;
; 1.964 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.229      ;
; 1.982 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.246      ;
; 2.002 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.267      ;
; 2.007 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.272      ;
; 2.075 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.342      ;
; 2.076 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.342      ;
; 2.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.396      ;
; 2.189 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.455      ;
; 2.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.465      ;
; 2.211 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.476      ;
; 2.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.482      ;
; 2.255 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.522      ;
; 2.258 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.522      ;
; 2.264 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.530      ;
; 2.279 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.545      ;
; 2.292 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.556      ;
; 2.341 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.607      ;
; 2.348 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.614      ;
; 2.352 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.617      ;
; 2.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.632      ;
; 2.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.685      ;
; 2.427 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.694      ;
; 2.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.699      ;
; 2.478 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.745      ;
; 2.479 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.745      ;
; 2.488 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.752      ;
; 2.489 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.754      ;
; 2.498 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.764      ;
; 2.501 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.767      ;
; 2.519 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.784      ;
; 2.521 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.786      ;
; 2.545 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.809      ;
; 2.603 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.867      ;
; 2.605 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.872      ;
; 2.616 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.882      ;
; 2.650 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.917      ;
; 2.651 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.917      ;
; 2.652 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.918      ;
; 2.657 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.922      ;
; 2.669 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.935      ;
; 2.710 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.974      ;
; 2.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.984      ;
; 2.738 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.003      ;
; 2.751 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.017      ;
; 2.755 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.020      ;
; 2.799 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.065      ;
; 2.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.083      ;
; 2.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.141      ;
; 2.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.141      ;
; 2.892 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.158      ;
; 2.893 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.158      ;
; 2.923 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.189      ;
; 2.929 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.194      ;
; 2.940 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.207      ;
; 2.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.207      ;
; 2.983 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.249      ;
; 2.998 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.264      ;
; 3.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.275      ;
; 3.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.287      ;
; 3.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.288      ;
; 3.026 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.292      ;
; 3.026 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.292      ;
; 3.034 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.299      ;
; 3.061 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.327      ;
; 3.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.413      ;
; 3.161 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.427      ;
; 3.163 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.430      ;
; 3.165 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.430      ;
; 3.180 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.447      ;
; 3.186 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.452      ;
; 3.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.506      ;
; 3.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.512      ;
; 3.247 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.512      ;
; 3.273 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.537      ;
; 3.312 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.578      ;
; 3.341 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.608      ;
; 3.353 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.620      ;
; 3.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.650      ;
; 3.404 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.670      ;
; 3.411 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.677      ;
; 3.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.688      ;
; 3.436 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.702      ;
; 3.614 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.880      ;
; 3.657 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.922      ;
; 3.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 4.011      ;
; 3.794 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.060      ;
; 3.887 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 4.152      ;
; 3.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.180      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 1.062 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.328      ;
; 1.222 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.238      ; 1.726      ;
; 1.338 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.606      ;
; 1.347 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.612      ;
; 1.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.639      ;
; 1.449 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.714      ;
; 1.519 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.781      ;
; 1.520 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 1.781      ;
; 1.580 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.846      ;
; 1.582 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.848      ;
; 1.598 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.866      ;
; 1.613 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.879      ;
; 1.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.890      ;
; 1.634 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.904      ;
; 1.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.237      ; 2.139      ;
; 1.638 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.908      ;
; 1.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.906      ;
; 1.641 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.906      ;
; 1.641 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.238      ; 2.145      ;
; 1.645 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.912      ;
; 1.649 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.916      ;
; 1.653 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.919      ;
; 1.659 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.929      ;
; 1.669 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.933      ;
; 1.671 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.941      ;
; 1.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.013      ;
; 1.799 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.068      ;
; 1.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.238      ; 2.318      ;
; 1.817 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.085      ;
; 1.817 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.081      ;
; 1.826 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.088      ;
; 1.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.120      ;
; 1.888 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.152      ;
; 1.908 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.173      ;
; 1.920 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.237      ; 2.423      ;
; 1.925 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.190      ;
; 1.928 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 2.201      ;
; 1.943 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.213      ;
; 1.948 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.214      ;
; 1.949 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.220      ;
; 1.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.244      ;
; 1.981 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.247      ;
; 2.021 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.289      ;
; 2.027 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.293      ;
; 2.033 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.299      ;
; 2.037 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.303      ;
; 2.044 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.238      ; 2.548      ;
; 2.093 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.357      ;
; 2.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 2.381      ;
; 2.133 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.399      ;
; 2.138 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.404      ;
; 2.139 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 2.404      ;
; 2.153 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.421      ;
; 2.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.423      ;
; 2.176 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.445      ;
; 2.182 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.451      ;
; 2.186 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.455      ;
; 2.202 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.471      ;
; 2.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.478      ;
; 2.212 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.481      ;
; 2.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.486      ;
; 2.221 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.492      ;
; 2.222 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.237      ; 2.725      ;
; 2.225 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.496      ;
; 2.234 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.497      ;
; 2.239 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.502      ;
; 2.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.504      ;
; 2.254 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.518      ;
; 2.255 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.518      ;
; 2.265 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.531      ;
; 2.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.539      ;
; 2.276 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.545      ;
; 2.297 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.565      ;
; 2.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.573      ;
; 2.333 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.600      ;
; 2.334 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.005     ; 2.595      ;
; 2.339 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.606      ;
; 2.343 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.610      ;
; 2.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.639      ;
; 2.383 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.649      ;
; 2.388 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.654      ;
; 2.395 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.664      ;
; 2.399 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.665      ;
; 2.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.670      ;
; 2.404 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.670      ;
; 2.405 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.674      ;
; 2.407 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.673      ;
; 2.439 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.707      ;
; 2.441 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.237      ; 2.944      ;
; 2.446 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.714      ;
; 2.505 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.771      ;
; 2.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.778      ;
; 2.523 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.794      ;
; 2.530 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.801      ;
; 2.532 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.800      ;
; 2.533 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.804      ;
; 2.535 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.801      ;
; 2.539 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.805      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 5.158      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.026     ; 5.149      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 4.861  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 5.162      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 5.781      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 5.789      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 5.592      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 5.600      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 5.600      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 5.600      ;
; 14.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 5.600      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50Mhz'                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.968 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.014      ; 2.082      ;
; 17.968 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.014      ; 2.082      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.990 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.033      ;
; 17.996 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.047      ;
; 17.996 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.047      ;
; 17.996 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.047      ;
; 18.007 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|WriteTR                              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 2.041      ;
; 18.007 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 2.041      ;
; 18.007 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 2.041      ;
; 18.007 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 2.041      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.009 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.038      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.019 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.027      ;
; 18.027 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 2.021      ;
; 18.029 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 1.996      ;
; 18.029 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 1.996      ;
; 18.029 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 1.996      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.031 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.998      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.000      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.000      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.000      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.000      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.000      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.004     ; 2.000      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.032 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.010      ;
; 18.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.983      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.228 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.801      ;
; 18.229 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|TranReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.822      ;
; 18.229 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|TranReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.822      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50Mhz'                                                                                                                                                                     ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[0]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[1]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[2]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[3]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[4]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[5]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBdDel                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBdEdge                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.222 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.490      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.496      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.506      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.251 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.516      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.449 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.718      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ReadRR                                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|WriteTR                               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.464 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.731      ;
; 1.466 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 1.727      ;
; 1.466 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 1.727      ;
; 1.466 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 1.727      ;
; 1.466 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 1.727      ;
; 1.467 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.735      ;
; 1.467 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.735      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                            ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.895 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.155      ;
; 1.895 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.155      ;
; 1.895 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.155      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|packet_in_progress                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.367      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][10]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|endofpacket_reg                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.025      ; 4.376      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.371      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 4.348      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.016      ; 4.367      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 4.348      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 4.369      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 4.372      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 4.372      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[0]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.020      ; 4.371      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 4.348      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 4.348      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 4.361      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[18]                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[16]                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.028      ; 4.379      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[8]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|data_reg[0]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 4.378      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator|av_readdata_pre[0]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 4.372      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 4.365      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 4.365      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 4.354      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 4.349      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 4.349      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 4.349      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 4.365      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 4.329      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 4.329      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 4.329      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 4.329      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.330      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 4.338      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 4.350      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[18]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 4.350      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 4.349      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[17]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 4.354      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 4.346      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 4.347      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 4.341      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 4.340      ;
; 4.085 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 4.341      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.825  ; 7.825  ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.825  ; 7.825  ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.640  ; 3.640  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.507  ; 3.507  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.580  ; 3.580  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.563  ; 3.563  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.544  ; 3.544  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.321  ; 3.321  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.261  ; 3.261  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.261  ; 3.261  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.340  ; 3.340  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.507  ; 3.507  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.499  ; 3.499  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.465  ; 3.465  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.425  ; 3.425  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.394  ; 3.394  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.384  ; 3.384  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.625  ; 3.625  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.640  ; 3.640  ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.037  ; 4.037  ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.313  ; 4.313  ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 4.869  ; 4.869  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 4.500  ; 4.500  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.613  ; 4.613  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.846  ; 4.846  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.802  ; 4.802  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.716  ; 4.716  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.869  ; 4.869  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.557  ; 4.557  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.689  ; 4.689  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.355  ; 4.355  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.244  ; 4.244  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.600  ; 4.600  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.541  ; 4.541  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.641  ; 4.641  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.848  ; 4.848  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 4.748  ; 4.748  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.807  ; 4.807  ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.868  ; 4.868  ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.394  ; 5.394  ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.326  ; 6.326  ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.326  ; 6.326  ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162  ; 1.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158  ; 1.158  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149  ; 1.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.614  ; 6.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.614  ; 6.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.429  ; 6.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.380  ; 6.380  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.420  ; 6.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.021  ; 6.021  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.013  ; 6.013  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.218  ; 6.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.420  ; 6.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.375  ; 6.375  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.006  ; 6.006  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.014  ; 6.014  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.322  ; 6.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd      ; clock50Mhz ; 10.563 ; 10.563 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat      ; clock50Mhz ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.582  ; 6.582  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.350  ; 2.350  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.399  ; 2.399  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.880  ; 2.880  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.029  ; 2.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.984  ; 1.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.175  ; 2.175  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.690  ; 2.690  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.429  ; 2.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.454  ; 2.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.393  ; 2.393  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.555  ; 2.555  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.796  ; 2.796  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.315  ; 6.315  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.582  ; 6.582  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.447  ; 6.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.530  ; 6.530  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.421  ; 6.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -6.113 ; -6.113 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -6.113 ; -6.113 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.031 ; -3.031 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -3.277 ; -3.277 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -3.350 ; -3.350 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -3.333 ; -3.333 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -3.314 ; -3.314 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -3.091 ; -3.091 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -3.031 ; -3.031 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -3.031 ; -3.031 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -3.110 ; -3.110 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.277 ; -3.277 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.269 ; -3.269 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.235 ; -3.235 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -3.195 ; -3.195 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -3.164 ; -3.164 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -3.154 ; -3.154 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -3.395 ; -3.395 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -3.410 ; -3.410 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -3.803 ; -3.803 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -4.083 ; -4.083 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.831 ; -3.831 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -3.976 ; -3.976 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -4.337 ; -4.337 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -4.305 ; -4.305 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -4.285 ; -4.285 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -4.363 ; -4.363 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -4.312 ; -4.312 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -4.044 ; -4.044 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -4.125 ; -4.125 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.831 ; -3.831 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.968 ; -3.968 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -4.059 ; -4.059 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -4.024 ; -4.024 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -4.288 ; -4.288 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -4.291 ; -4.291 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -4.235 ; -4.235 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -4.243 ; -4.243 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -4.637 ; -4.637 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -5.160 ; -5.160 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -6.096 ; -6.096 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -6.096 ; -6.096 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.998 ; -0.998 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.994 ; -0.994 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -6.150 ; -6.150 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -6.384 ; -6.384 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -6.199 ; -6.199 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -6.150 ; -6.150 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -5.776 ; -5.776 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -5.791 ; -5.791 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -5.783 ; -5.783 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -5.988 ; -5.988 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -6.190 ; -6.190 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -6.145 ; -6.145 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -5.776 ; -5.776 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -5.784 ; -5.784 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -6.092 ; -6.092 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd      ; clock50Mhz ; -6.477 ; -6.477 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat      ; clock50Mhz ; -6.056 ; -6.056 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.754 ; -1.754 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -2.120 ; -2.120 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -2.169 ; -2.169 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -2.650 ; -2.650 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -2.323 ; -2.323 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.799 ; -1.799 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.754 ; -1.754 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.945 ; -1.945 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -2.460 ; -2.460 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -2.199 ; -2.199 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -2.224 ; -2.224 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -2.163 ; -2.163 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -2.325 ; -2.325 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -2.566 ; -2.566 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -6.085 ; -6.085 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -6.352 ; -6.352 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -6.217 ; -6.217 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -6.300 ; -6.300 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -6.191 ; -6.191 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.420  ; 8.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.420  ; 8.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.214  ; 8.214  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.353  ; 8.353  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.378  ; 8.378  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.409  ; 8.409  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.334  ; 8.334  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.363  ; 8.363  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.413  ; 8.413  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.330  ; 8.330  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.428 ; 11.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.849 ; 10.849 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.958  ; 9.958  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.204 ; 10.204 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.906 ; 10.906 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.495  ; 9.495  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.263 ; 10.263 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.428 ; 11.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.185 ; 11.185 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.735  ; 9.735  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.177  ; 9.177  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.317 ; 10.317 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.580 ; 10.580 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.640 ; 10.640 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.610 ; 10.610 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.611 ; 10.611 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.190 ; 11.190 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.817 ; 10.817 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.235 ; 10.235 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.190 ; 11.190 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.080 ; 10.080 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.674  ; 8.674  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.277 ; 10.277 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.849 ; 10.849 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.381 ; 10.381 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 7.624  ; 7.624  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.612  ; 8.612  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.445  ; 8.445  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.534  ; 8.534  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.462  ; 8.462  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.444  ; 8.444  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.612  ; 8.612  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.421  ; 8.421  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.403  ; 8.403  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.370  ; 8.370  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.501  ; 8.501  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.589  ; 8.589  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.595  ; 8.595  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.582  ; 8.582  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.499  ; 8.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.403  ; 8.403  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.662  ; 8.662  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.266  ; 8.266  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.303  ; 8.303  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.392  ; 8.392  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.662  ; 8.662  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.350  ; 8.350  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.457  ; 8.457  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.382  ; 8.382  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.342  ; 8.342  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.224  ; 8.224  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.294  ; 8.294  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.380  ; 8.380  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.620  ; 8.620  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.403  ; 8.403  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.351  ; 8.351  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 10.054 ; 10.054 ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.903  ; 9.903  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.733  ; 9.733  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.435  ; 9.435  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 14.247 ; 14.247 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.583 ; 13.583 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.715 ; 12.715 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.972 ; 12.972 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.922 ; 13.922 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 12.568 ; 12.568 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.106 ; 13.106 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 14.247 ; 14.247 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 14.061 ; 14.061 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.400 ; 13.400 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 13.199 ; 13.199 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.251 ; 12.251 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 11.683 ; 11.683 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.400 ; 13.400 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.371 ; 13.371 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.264 ; 13.264 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.396 ; 13.396 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.121 ; 13.121 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.757 ; 13.757 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.338 ; 13.338 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.755 ; 12.755 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.757 ; 13.757 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.002 ; 13.002 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 11.953 ; 11.953 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.015 ; 13.015 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.599 ; 13.599 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 13.108 ; 13.108 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.387  ; 8.387  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.274  ; 8.274  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.276  ; 8.276  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.235  ; 8.235  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.278  ; 8.278  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.266  ; 8.266  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.387  ; 8.387  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.337  ; 8.337  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.317  ; 8.317  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.310  ; 8.310  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.800 ; 11.800 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.199 ; 11.199 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.331 ; 10.331 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.581 ; 10.581 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.228 ; 11.228 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 9.836  ; 9.836  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.648 ; 10.648 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.800 ; 11.800 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.689 ; 11.689 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 7.789  ; 7.789  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 11.154 ; 11.154 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.961 ; 10.961 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.113 ; 10.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 9.561  ; 9.561  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.902 ; 10.902 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.875 ; 10.875 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 11.154 ; 11.154 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.935 ; 10.935 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.964 ; 10.964 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.021  ; 8.021  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 11.493 ; 11.493 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 11.140 ; 11.140 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.556 ; 10.556 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 11.493 ; 11.493 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.824 ; 10.824 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 9.428  ; 9.428  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.627 ; 10.627 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 11.157 ; 11.157 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.736 ; 10.736 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 6.442  ; 6.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.442  ; 6.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 6.408  ; 6.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 6.402  ; 6.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 6.149  ; 6.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 6.129  ; 6.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 6.127  ; 6.127  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 6.139  ; 6.139  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.609  ; 7.609  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 7.609  ; 7.609  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.741  ; 6.741  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.602  ; 6.602  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.142  ; 6.142  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 6.295  ; 6.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.160  ; 6.160  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.534  ; 6.534  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.685  ; 6.685  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.685  ; 6.685  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.564  ; 6.564  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 5.950  ; 5.950  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.169  ; 6.169  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.148  ; 6.148  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 5.672  ; 5.672  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.633  ; 5.633  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.480  ; 6.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.365  ; 6.365  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.789  ; 5.789  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.305  ; 6.305  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.480  ; 6.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 6.360  ; 6.360  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.796  ; 5.796  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.848  ; 5.848  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.764  ; 5.764  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.664  ; 5.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.668  ; 5.668  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.641  ; 5.641  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.113  ; 5.113  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.684  ; 5.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.104  ; 5.104  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.764  ; 5.764  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.740  ; 5.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.445  ; 5.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.692  ; 5.692  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.675  ; 5.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.740  ; 5.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.711  ; 5.711  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.712  ; 5.712  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.725  ; 5.725  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 6.466  ; 6.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.891  ; 5.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.330  ; 5.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.837  ; 5.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.326  ; 6.326  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.466  ; 6.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.651  ; 5.651  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 6.183  ; 6.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 7.831  ; 7.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 6.512  ; 6.512  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 7.097  ; 7.097  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.696  ; 6.696  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 6.257  ; 6.257  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 7.831  ; 7.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 6.573  ; 6.573  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 6.660  ; 6.660  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.412  ; 4.412  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 5.232  ; 5.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.999  ; 5.999  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.965  ; 4.965  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.168  ; 5.168  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.973  ; 4.973  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.002  ; 5.002  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.676  ; 5.676  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.408  ; 4.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.612  ; 4.612  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.816  ; 5.816  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.172  ; 6.172  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.184  ; 6.184  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.739  ; 5.739  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 6.105  ; 6.105  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.072  ; 5.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.251  ; 5.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.744  ; 6.744  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.744  ; 6.744  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.470  ; 5.470  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.521  ; 6.521  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 6.522  ; 6.522  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 5.813  ; 5.813  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.504  ; 6.504  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.195  ; 6.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 5.975  ; 5.975  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.081  ; 5.081  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.858  ; 4.858  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.632  ; 4.632  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.846  ; 4.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 4.641  ; 4.641  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.597  ; 4.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.903  ; 4.903  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.639  ; 4.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.894  ; 4.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_clock    ; clock50Mhz                                                             ; 6.216  ; 6.216  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_cmd      ; clock50Mhz                                                             ; 4.919  ; 4.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_dat      ; clock50Mhz                                                             ; 4.944  ; 4.944  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.214  ; 8.214  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.420  ; 8.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.214  ; 8.214  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.353  ; 8.353  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.378  ; 8.378  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.409  ; 8.409  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.334  ; 8.334  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.363  ; 8.363  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.413  ; 8.413  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.330  ; 8.330  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.495  ; 9.495  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.849 ; 10.849 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.958  ; 9.958  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.204 ; 10.204 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.906 ; 10.906 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.495  ; 9.495  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.263 ; 10.263 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.428 ; 11.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.185 ; 11.185 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.177  ; 9.177  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.735  ; 9.735  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.177  ; 9.177  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.317 ; 10.317 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.580 ; 10.580 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.640 ; 10.640 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.610 ; 10.610 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.611 ; 10.611 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.674  ; 8.674  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.817 ; 10.817 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.235 ; 10.235 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.190 ; 11.190 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.080 ; 10.080 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.674  ; 8.674  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.277 ; 10.277 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.849 ; 10.849 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.381 ; 10.381 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 7.624  ; 7.624  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.309  ; 8.309  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.337  ; 8.337  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.376  ; 8.376  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.343  ; 8.343  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.309  ; 8.309  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.434  ; 8.434  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.391  ; 8.391  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.380  ; 8.380  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.350  ; 8.350  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.460  ; 8.460  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.366  ; 8.366  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.430  ; 8.430  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.481  ; 8.481  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.442  ; 8.442  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.396  ; 8.396  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.469  ; 8.469  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.374  ; 8.374  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.363  ; 8.363  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.332  ; 8.332  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.224  ; 8.224  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.266  ; 8.266  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.303  ; 8.303  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.392  ; 8.392  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.662  ; 8.662  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.350  ; 8.350  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.457  ; 8.457  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.382  ; 8.382  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.342  ; 8.342  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.224  ; 8.224  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.294  ; 8.294  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.380  ; 8.380  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.366  ; 8.366  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.332  ; 8.332  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.449  ; 8.449  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.229  ; 8.229  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.407  ; 9.407  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.453  ; 9.453  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.596  ; 9.596  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.013  ; 9.013  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 12.568 ; 12.568 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.583 ; 13.583 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.715 ; 12.715 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.972 ; 12.972 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.922 ; 13.922 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 12.568 ; 12.568 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.106 ; 13.106 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 14.247 ; 14.247 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 14.061 ; 14.061 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 11.683 ; 11.683 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 13.199 ; 13.199 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.251 ; 12.251 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 11.683 ; 11.683 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.400 ; 13.400 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.371 ; 13.371 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.264 ; 13.264 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.396 ; 13.396 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.121 ; 13.121 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 11.953 ; 11.953 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.338 ; 13.338 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.755 ; 12.755 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.757 ; 13.757 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.002 ; 13.002 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 11.953 ; 11.953 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.015 ; 13.015 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.599 ; 13.599 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 13.108 ; 13.108 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.235  ; 8.235  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.274  ; 8.274  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.276  ; 8.276  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.235  ; 8.235  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.278  ; 8.278  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.266  ; 8.266  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.387  ; 8.387  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.337  ; 8.337  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.317  ; 8.317  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.310  ; 8.310  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 9.836  ; 9.836  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.199 ; 11.199 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.331 ; 10.331 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.581 ; 10.581 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.228 ; 11.228 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 9.836  ; 9.836  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.648 ; 10.648 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.800 ; 11.800 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.689 ; 11.689 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 7.789  ; 7.789  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 9.561  ; 9.561  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.961 ; 10.961 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.113 ; 10.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 9.561  ; 9.561  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.902 ; 10.902 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.875 ; 10.875 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 11.154 ; 11.154 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.935 ; 10.935 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.964 ; 10.964 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.021  ; 8.021  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 9.428  ; 9.428  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 11.140 ; 11.140 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.556 ; 10.556 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 11.493 ; 11.493 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.824 ; 10.824 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 9.428  ; 9.428  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.627 ; 10.627 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 11.157 ; 11.157 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.736 ; 10.736 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.628  ; 2.628  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 5.258  ; 5.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.569  ; 5.569  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.569  ; 5.569  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.564  ; 5.564  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.310  ; 5.310  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.258  ; 5.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.284  ; 5.284  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.301  ; 5.301  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 5.852  ; 5.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.921  ; 6.921  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.265  ; 6.265  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.123  ; 6.123  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 5.852  ; 5.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.991  ; 5.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 5.870  ; 5.870  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.234  ; 6.234  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 5.345  ; 5.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.213  ; 6.213  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.073  ; 6.073  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 5.453  ; 5.453  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 5.684  ; 5.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 5.881  ; 5.881  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 5.417  ; 5.417  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.345  ; 5.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 5.475  ; 5.475  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 5.882  ; 5.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.475  ; 5.475  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 5.848  ; 5.848  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.172  ; 6.172  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.875  ; 5.875  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.481  ; 5.481  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.545  ; 5.545  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 4.934  ; 4.934  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.480  ; 5.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.486  ; 5.486  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.474  ; 5.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 4.938  ; 4.938  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.511  ; 5.511  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 4.934  ; 4.934  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.590  ; 5.590  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.129  ; 5.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.129  ; 5.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.376  ; 5.376  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.361  ; 5.361  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.425  ; 5.425  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.396  ; 5.396  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.397  ; 5.397  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.399  ; 5.399  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.015  ; 5.015  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.577  ; 5.577  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.015  ; 5.015  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.527  ; 5.527  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.035  ; 6.035  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.147  ; 6.147  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.331  ; 5.331  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.861  ; 5.861  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.983  ; 5.983  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 6.238  ; 6.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 6.823  ; 6.823  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.448  ; 6.448  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.983  ; 5.983  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 7.553  ; 7.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 6.299  ; 6.299  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 6.384  ; 6.384  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.412  ; 4.412  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.965  ; 4.965  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 5.232  ; 5.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.999  ; 5.999  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.965  ; 4.965  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.168  ; 5.168  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.973  ; 4.973  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.002  ; 5.002  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.676  ; 5.676  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.408  ; 4.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.612  ; 4.612  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 5.072  ; 5.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.816  ; 5.816  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.172  ; 6.172  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.184  ; 6.184  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.739  ; 5.739  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 6.105  ; 6.105  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.072  ; 5.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.251  ; 5.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 4.597  ; 4.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.744  ; 6.744  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.470  ; 5.470  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.521  ; 6.521  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 6.522  ; 6.522  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 5.813  ; 5.813  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.504  ; 6.504  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.195  ; 6.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 5.975  ; 5.975  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.081  ; 5.081  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.858  ; 4.858  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.632  ; 4.632  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.846  ; 4.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 4.641  ; 4.641  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.597  ; 4.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.903  ; 4.903  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.639  ; 4.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.894  ; 4.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_clock    ; clock50Mhz                                                             ; 5.955  ; 5.955  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_cmd      ; clock50Mhz                                                             ; 4.919  ; 4.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_dat      ; clock50Mhz                                                             ; 4.944  ; 4.944  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.277 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.359 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.369 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.576 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.359 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.582 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.582 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.582 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.277 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.321 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.321 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.327 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.327 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.317 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.317 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.301 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.304 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.310 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.310 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.310 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.433 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.433 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.413 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.423 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.433 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.449 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 5.797 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 6.020 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.277 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.359 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.369 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.576 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.359 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.582 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.582 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.582 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.277 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.321 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.321 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.327 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.327 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.317 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.317 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.301 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.304 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.180 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.180 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.180 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.303 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.303 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.283 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.293 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.303 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.319 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 5.691 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 5.325 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.277     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.359     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.369     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.576     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.359     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.582     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.582     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.582     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.277     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.321     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.321     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.327     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.327     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.317     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.317     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.301     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.304     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.310     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.310     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.310     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.433     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.433     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.413     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.423     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.433     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.449     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 5.797     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 6.020     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.277     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.359     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.369     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.576     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.359     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.582     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.582     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.582     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.277     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.321     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.321     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.327     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.327     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.317     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.317     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.301     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.304     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.180     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.180     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.180     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.303     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.303     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.283     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.293     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.303     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.319     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 5.691     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 5.325     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 6.571  ; 0.000         ;
; clock50Mhz                                                             ; 8.551  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 37.482 ; 0.000         ;
; inst13                                                                 ; 37.701 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -1.598 ; -53.418       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.215  ; 0.000         ;
; inst13                                                                 ; 0.215  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.215  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.237  ; 0.000         ;
; clock50Mhz                                                    ; 18.947 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 0.586 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.960 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.138 ; 0.500         ; 0.362       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.571 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.580     ; 1.881      ;
; 6.614 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.587     ; 1.831      ;
; 6.642 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.561     ; 1.829      ;
; 6.862 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.544      ;
; 6.950 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.456      ;
; 6.973 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.570     ; 1.489      ;
; 7.049 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.355      ;
; 7.059 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.352      ;
; 7.081 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.332      ;
; 7.081 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.633     ; 1.318      ;
; 7.084 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.327      ;
; 7.084 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.616     ; 1.332      ;
; 7.110 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.609     ; 1.313      ;
; 7.117 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.287      ;
; 7.122 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.280      ;
; 7.125 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.279      ;
; 7.137 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.632     ; 1.263      ;
; 7.153 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 1.254      ;
; 7.157 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.254      ;
; 7.164 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.247      ;
; 7.165 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.246      ;
; 7.167 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 1.240      ;
; 7.171 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 1.236      ;
; 7.180 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.226      ;
; 7.188 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.218      ;
; 7.189 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.217      ;
; 7.194 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.632     ; 1.206      ;
; 7.197 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.221      ;
; 7.231 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 1.176      ;
; 7.232 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 1.175      ;
; 7.238 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.173      ;
; 7.241 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.170      ;
; 7.242 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.616     ; 1.174      ;
; 7.244 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.162      ;
; 7.246 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.165      ;
; 7.259 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.147      ;
; 7.283 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.123      ;
; 7.297 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.626     ; 1.109      ;
; 7.310 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.618     ; 1.104      ;
; 7.349 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.632     ; 1.051      ;
; 7.362 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.632     ; 1.038      ;
; 7.363 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 1.044      ;
; 7.373 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.632     ; 1.027      ;
; 7.429 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.632     ; 0.971      ;
; 7.530 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 0.877      ;
; 7.536 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.625     ; 0.871      ;
; 7.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 0.844      ;
; 7.634 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 0.791      ;
; 7.739 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 0.686      ;
; 7.763 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 0.662      ;
; 7.804 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 0.621      ;
; 7.819 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.607     ; 0.606      ;
; 8.520 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.521      ;
; 8.546 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.495      ;
; 8.605 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.436      ;
; 8.637 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.404      ;
; 8.638 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.403      ;
; 8.640 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.401      ;
; 8.642 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.399      ;
; 8.643 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.398      ;
; 8.644 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.397      ;
; 8.645 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.396      ;
; 8.653 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.388      ;
; 8.688 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.339      ;
; 8.688 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.354      ;
; 8.697 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.341      ;
; 8.721 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.320      ;
; 8.721 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.320      ;
; 8.726 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.315      ;
; 8.726 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.315      ;
; 8.744 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.294      ;
; 8.780 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.247      ;
; 8.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.247      ;
; 8.793 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.241      ;
; 8.795 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.243      ;
; 8.813 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.225      ;
; 8.830 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.192      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 1.181      ;
; 8.836 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.017     ; 1.179      ;
; 8.841 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.186      ;
; 8.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.181      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.170      ;
; 8.857 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.185      ;
; 8.862 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.176      ;
; 8.862 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.167      ;
; 8.863 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[6]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.165      ;
; 8.865 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.173      ;
; 8.865 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.159      ;
; 8.881 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.161      ;
; 8.884 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 1.158      ;
; 8.898 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.132      ;
; 8.913 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.116      ;
; 8.915 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.114      ;
; 8.917 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.107      ;
; 8.918 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.109      ;
; 8.921 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.106      ;
; 8.922 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.116      ;
; 8.928 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.096      ;
; 8.930 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.113      ;
; 8.938 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.089      ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 8.551 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.232      ; 1.680      ;
; 8.625 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.232      ; 1.606      ;
; 8.671 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.956      ;
; 8.671 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.956      ;
; 8.671 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.956      ;
; 8.675 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.234      ; 1.558      ;
; 8.677 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.234      ; 1.556      ;
; 8.681 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.234      ; 1.552      ;
; 8.686 ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|ACIA_Clock:inst1|ACIA_Clk                                       ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_TX:TxDev|TxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.005     ; 1.341      ;
; 8.686 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.941      ;
; 8.686 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.941      ;
; 8.686 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.941      ;
; 8.692 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.234      ; 1.541      ;
; 8.703 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.234      ; 1.530      ;
; 8.704 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.942      ;
; 8.704 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.942      ;
; 8.704 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.942      ;
; 8.711 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.234      ; 1.522      ;
; 8.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.927      ;
; 8.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.927      ;
; 8.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.927      ;
; 8.723 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.232      ; 1.508      ;
; 8.728 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.234      ; 1.505      ;
; 8.746 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.881      ;
; 8.746 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.881      ;
; 8.746 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.881      ;
; 8.783 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 2.835      ;
; 8.783 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 2.835      ;
; 8.789 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.857      ;
; 8.789 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.857      ;
; 8.789 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.857      ;
; 8.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 2.820      ;
; 8.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 2.820      ;
; 8.802 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.825      ;
; 8.802 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.825      ;
; 8.802 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.825      ;
; 8.807 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.232      ; 1.424      ;
; 8.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.232      ; 1.416      ;
; 8.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.232      ; 1.416      ;
; 8.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 2.821      ;
; 8.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 2.821      ;
; 8.816 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.232      ; 1.415      ;
; 8.819 ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|ACIA_Clock:inst1|ACIA_Clk                                       ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_TX:TxDev|TxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.005     ; 1.208      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.789      ;
; 8.831 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 2.806      ;
; 8.831 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.605      ; 2.806      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.834 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.576      ; 2.774      ;
; 8.836 ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst1|ACIA_Clk                                      ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.026     ; 1.170      ;
; 8.838 ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst19|ACIA_Clock:inst1|ACIA_Clk                                      ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.036     ; 1.158      ;
; 8.839 ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst1|ACIA_Clk                                      ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.026     ; 1.167      ;
; 8.839 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.807      ;
; 8.839 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.807      ;
; 8.839 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.614      ; 2.807      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[7]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[5]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.788      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.775      ;
; 8.858 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 2.760      ;
; 8.858 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.586      ; 2.760      ;
; 8.860 ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst1|ACIA_Clk                                      ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.026     ; 1.146      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[7]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[5]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst5|ACIA_6850:inst7|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 2.773      ;
; 8.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.760      ;
; 8.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.760      ;
; 8.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.760      ;
; 8.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.760      ;
; 8.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.760      ;
; 8.867 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 2.760      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 37.482 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.550      ;
; 37.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.519      ;
; 37.628 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.405      ;
; 37.706 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.326      ;
; 37.758 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.275      ;
; 37.778 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.255      ;
; 37.795 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.237      ;
; 37.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.127      ;
; 37.958 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.074      ;
; 38.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.023      ;
; 38.039 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.992      ;
; 38.088 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.944      ;
; 38.105 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.927      ;
; 38.106 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.924      ;
; 38.115 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.917      ;
; 38.119 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.913      ;
; 38.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.903      ;
; 38.154 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.878      ;
; 38.190 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.843      ;
; 38.214 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.819      ;
; 38.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.813      ;
; 38.232 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.799      ;
; 38.234 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.799      ;
; 38.235 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.796      ;
; 38.254 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.778      ;
; 38.255 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.777      ;
; 38.275 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.758      ;
; 38.284 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.748      ;
; 38.299 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.732      ;
; 38.312 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.720      ;
; 38.322 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.710      ;
; 38.332 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.698      ;
; 38.347 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.685      ;
; 38.364 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.669      ;
; 38.365 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.667      ;
; 38.374 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.657      ;
; 38.375 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.656      ;
; 38.378 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.654      ;
; 38.384 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.649      ;
; 38.407 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.625      ;
; 38.416 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.614      ;
; 38.423 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.609      ;
; 38.425 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.607      ;
; 38.441 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.589      ;
; 38.456 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.575      ;
; 38.474 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.558      ;
; 38.479 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.553      ;
; 38.491 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.540      ;
; 38.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.537      ;
; 38.495 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.537      ;
; 38.501 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.530      ;
; 38.504 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.528      ;
; 38.510 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.523      ;
; 38.514 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.517      ;
; 38.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.516      ;
; 38.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.508      ;
; 38.525 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.506      ;
; 38.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.504      ;
; 38.545 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.486      ;
; 38.555 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.477      ;
; 38.578 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.455      ;
; 38.595 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.436      ;
; 38.596 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.435      ;
; 38.602 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.429      ;
; 38.618 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.414      ;
; 38.619 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.413      ;
; 38.630 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.402      ;
; 38.637 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.395      ;
; 38.640 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.392      ;
; 38.644 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.388      ;
; 38.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.373      ;
; 38.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.366      ;
; 38.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.363      ;
; 38.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.363      ;
; 38.675 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.357      ;
; 38.685 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.346      ;
; 38.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.313      ;
; 38.751 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.279      ;
; 38.753 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.279      ;
; 38.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.273      ;
; 38.766 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.265      ;
; 38.770 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.262      ;
; 38.770 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.262      ;
; 38.776 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.257      ;
; 38.789 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.243      ;
; 38.790 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.242      ;
; 38.822 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.208      ;
; 38.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.202      ;
; 38.836 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.195      ;
; 38.851 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.181      ;
; 38.857 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.173      ;
; 38.862 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.169      ;
; 38.873 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.159      ;
; 38.874 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.159      ;
; 38.917 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.114      ;
; 38.927 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.105      ;
; 38.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.051      ;
; 38.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.038      ;
; 39.003 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.028      ;
; 39.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.024      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 37.701 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 2.320      ;
; 37.792 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.233      ;
; 37.807 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 2.214      ;
; 37.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.009     ; 2.189      ;
; 37.867 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 2.155      ;
; 37.921 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.009     ; 2.102      ;
; 37.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 2.080      ;
; 37.956 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.009     ; 2.067      ;
; 38.012 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 2.009      ;
; 38.160 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.872      ;
; 38.175 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.859      ;
; 38.223 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.811      ;
; 38.252 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 1.773      ;
; 38.264 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.770      ;
; 38.320 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.714      ;
; 38.341 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.691      ;
; 38.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.666      ;
; 38.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.656      ;
; 38.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.657      ;
; 38.392 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.644      ;
; 38.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.624      ;
; 38.409 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.625      ;
; 38.411 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.624      ;
; 38.434 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.602      ;
; 38.440 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.596      ;
; 38.448 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.108      ; 1.692      ;
; 38.455 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.579      ;
; 38.481 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.555      ;
; 38.493 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.541      ;
; 38.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.536      ;
; 38.503 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.527      ;
; 38.507 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.523      ;
; 38.508 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.528      ;
; 38.516 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.516      ;
; 38.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.511      ;
; 38.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.507      ;
; 38.531 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.503      ;
; 38.556 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.480      ;
; 38.558 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.478      ;
; 38.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.108      ; 1.571      ;
; 38.571 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.463      ;
; 38.579 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.455      ;
; 38.585 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.450      ;
; 38.585 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.449      ;
; 38.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.108      ; 1.547      ;
; 38.594 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.441      ;
; 38.594 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.438      ;
; 38.597 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.439      ;
; 38.598 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.433      ;
; 38.600 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.431      ;
; 38.600 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.430      ;
; 38.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.421      ;
; 38.611 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.423      ;
; 38.613 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.417      ;
; 38.620 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.414      ;
; 38.638 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.394      ;
; 38.648 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.384      ;
; 38.650 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.382      ;
; 38.654 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.378      ;
; 38.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.365      ;
; 38.671 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.362      ;
; 38.673 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.359      ;
; 38.680 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.352      ;
; 38.686 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.346      ;
; 38.686 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.346      ;
; 38.689 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.346      ;
; 38.691 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.344      ;
; 38.704 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.327      ;
; 38.706 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.325      ;
; 38.710 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.325      ;
; 38.711 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.322      ;
; 38.713 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.318      ;
; 38.716 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.317      ;
; 38.719 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.312      ;
; 38.727 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.304      ;
; 38.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.300      ;
; 38.737 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.109      ; 1.404      ;
; 38.742 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.291      ;
; 38.743 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.292      ;
; 38.749 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.283      ;
; 38.753 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.285      ;
; 38.754 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.278      ;
; 38.755 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.108      ; 1.385      ;
; 38.757 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.276      ;
; 38.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.274      ;
; 38.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.272      ;
; 38.765 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.269      ;
; 38.767 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.265      ;
; 38.775 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.257      ;
; 38.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.233      ;
; 38.816 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.218      ;
; 38.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.204      ;
; 38.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.202      ;
; 38.832 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.200      ;
; 38.833 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.195      ;
; 38.833 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.200      ;
; 38.836 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.195      ;
; 38.838 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.198      ;
; 38.842 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.189      ;
; 38.850 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.182      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                   ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.598 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.672      ; 0.367      ;
; -1.598 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.672      ; 0.367      ;
; -1.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.738      ;
; -1.069 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.741      ;
; -1.022 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.640      ; 0.770      ;
; -0.993 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.594      ; 0.753      ;
; -0.983 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.827      ;
; -0.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.831      ;
; -0.976 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.834      ;
; -0.975 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.835      ;
; -0.975 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.835      ;
; -0.974 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.836      ;
; -0.971 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.839      ;
; -0.966 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.844      ;
; -0.962 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.848      ;
; -0.961 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.849      ;
; -0.958 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.849      ;
; -0.954 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.853      ;
; -0.950 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst19|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.642      ; 0.844      ;
; -0.945 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.641      ; 0.848      ;
; -0.942 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.640      ; 0.850      ;
; -0.937 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.870      ;
; -0.922 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.888      ;
; -0.922 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.888      ;
; -0.920 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.887      ;
; -0.919 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 0.879      ;
; -0.918 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.889      ;
; -0.916 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.894      ;
; -0.908 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.652      ; 0.896      ;
; -0.895 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.667      ; 0.924      ;
; -0.878 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.932      ;
; -0.877 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.933      ;
; -0.876 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.934      ;
; -0.874 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.933      ;
; -0.873 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.658      ; 0.937      ;
; -0.865 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.942      ;
; -0.864 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.655      ; 0.943      ;
; -0.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.644      ; 0.950      ;
; -0.845 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst19|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.645      ; 0.952      ;
; -0.844 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 0.947      ;
; -0.843 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst19|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.645      ; 0.954      ;
; -0.807 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.652      ; 0.997      ;
; -0.779 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.652      ; 1.025      ;
; -0.767 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.028      ;
; -0.731 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.642      ; 1.063      ;
; -0.730 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst9|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.642      ; 1.064      ;
; -0.721 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.665      ; 1.096      ;
; -0.720 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.665      ; 1.097      ;
; -0.712 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.665      ; 1.105      ;
; -0.711 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.665      ; 1.106      ;
; -0.703 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.652      ; 1.101      ;
; -0.685 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.667      ; 1.134      ;
; -0.678 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 1.080      ;
; -0.672 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.668      ; 1.148      ;
; -0.668 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.665      ; 1.149      ;
; -0.667 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.668      ; 1.153      ;
; -0.666 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.668      ; 1.154      ;
; -0.665 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.602      ; 1.089      ;
; -0.637 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.140      ;
; -0.637 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.140      ;
; -0.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.584      ; 1.105      ;
; -0.534 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.650      ; 1.268      ;
; -0.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst5|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.644      ; 1.269      ;
; -0.503 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.584      ; 1.233      ;
; -0.486 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.294      ;
; -0.486 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.294      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.482 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.316      ;
; -0.480 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.665      ; 1.337      ;
; -0.480 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.665      ; 1.337      ;
; -0.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.320      ;
; -0.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.320      ;
; -0.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.320      ;
; -0.478 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.320      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.335      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.456 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.339      ;
; -0.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.349      ;
; -0.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.349      ;
; -0.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.349      ;
; -0.446 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.349      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.520      ;
; 0.563 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.714      ;
; 0.588 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 0.738      ;
; 0.630 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.781      ;
; 0.645 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.796      ;
; 0.682 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.833      ;
; 0.802 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.953      ;
; 0.849 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.002      ;
; 0.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.006      ;
; 0.865 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.015      ;
; 0.872 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.024      ;
; 0.877 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.028      ;
; 0.887 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.037      ;
; 0.887 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.038      ;
; 0.953 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.105      ;
; 0.963 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.116      ;
; 0.963 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.114      ;
; 0.966 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.117      ;
; 1.006 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.159      ;
; 1.007 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.159      ;
; 1.013 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.165      ;
; 1.018 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.169      ;
; 1.023 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.173      ;
; 1.027 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.179      ;
; 1.029 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.181      ;
; 1.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.182      ;
; 1.036 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.188      ;
; 1.044 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.195      ;
; 1.052 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.202      ;
; 1.057 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.207      ;
; 1.090 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.242      ;
; 1.091 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.243      ;
; 1.093 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.245      ;
; 1.098 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.249      ;
; 1.104 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.257      ;
; 1.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.262      ;
; 1.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.262      ;
; 1.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.265      ;
; 1.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.273      ;
; 1.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.279      ;
; 1.161 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.311      ;
; 1.162 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.313      ;
; 1.195 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.346      ;
; 1.197 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.347      ;
; 1.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.353      ;
; 1.208 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.360      ;
; 1.213 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.366      ;
; 1.213 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.363      ;
; 1.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.371      ;
; 1.236 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.388      ;
; 1.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.392      ;
; 1.247 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.398      ;
; 1.250 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.402      ;
; 1.259 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.410      ;
; 1.261 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.413      ;
; 1.262 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.414      ;
; 1.284 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.435      ;
; 1.302 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.455      ;
; 1.321 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.473      ;
; 1.325 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.477      ;
; 1.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.480      ;
; 1.335 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.486      ;
; 1.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.491      ;
; 1.348 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.500      ;
; 1.350 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.502      ;
; 1.355 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.506      ;
; 1.358 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.509      ;
; 1.365 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.516      ;
; 1.369 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.521      ;
; 1.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.523      ;
; 1.375 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.527      ;
; 1.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.537      ;
; 1.386 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.537      ;
; 1.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.553      ;
; 1.416 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.569      ;
; 1.424 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.575      ;
; 1.424 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.576      ;
; 1.439 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.589      ;
; 1.449 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.600      ;
; 1.455 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.607      ;
; 1.457 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.609      ;
; 1.468 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.621      ;
; 1.475 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.628      ;
; 1.480 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.631      ;
; 1.502 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.654      ;
; 1.505 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.656      ;
; 1.505 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.656      ;
; 1.533 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.686      ;
; 1.533 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.685      ;
; 1.539 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.691      ;
; 1.546 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.698      ;
; 1.600 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.752      ;
; 1.645 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.796      ;
; 1.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.824      ;
; 1.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.843      ;
; 1.720 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.872      ;
; 1.765 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.917      ;
; 1.788 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.941      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.665      ;
; 0.534 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.109      ; 0.795      ;
; 0.595 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.748      ;
; 0.601 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.752      ;
; 0.616 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 0.770      ;
; 0.650 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.801      ;
; 0.684 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 0.832      ;
; 0.688 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.840      ;
; 0.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.842      ;
; 0.706 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.855      ;
; 0.715 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.867      ;
; 0.720 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.875      ;
; 0.722 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.108      ; 0.982      ;
; 0.726 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.879      ;
; 0.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.888      ;
; 0.738 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.893      ;
; 0.741 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.894      ;
; 0.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 0.895      ;
; 0.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.902      ;
; 0.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.912      ;
; 0.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.914      ;
; 0.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.109      ; 1.020      ;
; 0.762 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.915      ;
; 0.765 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.918      ;
; 0.775 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.925      ;
; 0.782 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.937      ;
; 0.792 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.942      ;
; 0.803 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.109      ; 1.064      ;
; 0.804 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.956      ;
; 0.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.981      ;
; 0.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.978      ;
; 0.850 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.001      ;
; 0.852 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.010      ;
; 0.858 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.009      ;
; 0.862 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.012      ;
; 0.872 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.108      ; 1.132      ;
; 0.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.026      ;
; 0.878 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.030      ;
; 0.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.031      ;
; 0.885 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.041      ;
; 0.890 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.045      ;
; 0.897 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.049      ;
; 0.901 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.053      ;
; 0.902 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.054      ;
; 0.906 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.059      ;
; 0.907 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.059      ;
; 0.916 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.109      ; 1.177      ;
; 0.934 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.086      ;
; 0.941 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.089      ;
; 0.949 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.102      ;
; 0.951 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.104      ;
; 0.956 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.108      ;
; 0.962 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.113      ;
; 0.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.125      ;
; 0.975 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.129      ;
; 0.977 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.131      ;
; 0.981 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.132      ;
; 0.984 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.140      ;
; 0.987 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.143      ;
; 0.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.142      ;
; 0.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.146      ;
; 0.992 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.146      ;
; 0.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.147      ;
; 1.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.108      ; 1.261      ;
; 1.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.163      ;
; 1.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.158      ;
; 1.016 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.166      ;
; 1.016 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.169      ;
; 1.020 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.172      ;
; 1.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.172      ;
; 1.030 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.182      ;
; 1.038 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.189      ;
; 1.042 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.198      ;
; 1.042 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.195      ;
; 1.044 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.195      ;
; 1.046 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.199      ;
; 1.047 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.195      ;
; 1.047 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.200      ;
; 1.049 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.202      ;
; 1.050 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.202      ;
; 1.056 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.208      ;
; 1.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.218      ;
; 1.075 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.229      ;
; 1.079 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.233      ;
; 1.080 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.234      ;
; 1.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.239      ;
; 1.099 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.251      ;
; 1.107 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.259      ;
; 1.113 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.265      ;
; 1.118 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.270      ;
; 1.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.272      ;
; 1.122 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.274      ;
; 1.124 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.276      ;
; 1.125 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.108      ; 1.385      ;
; 1.127 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.285      ;
; 1.135 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.291      ;
; 1.139 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.295      ;
; 1.141 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.297      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.019     ; 2.776      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.028     ; 2.767      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 7.237  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.016     ; 2.779      ;
; 16.967 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_bht_data[1]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.055      ; 3.087      ;
; 16.967 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_bht_data[0]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.055      ; 3.087      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.995      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.003      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 2.988      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 2.996      ;
; 17.014 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 2.996      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50Mhz'                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.947 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.014      ; 1.099      ;
; 18.947 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.014      ; 1.099      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.952 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.067      ;
; 18.963 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.078      ;
; 18.963 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.078      ;
; 18.963 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.078      ;
; 18.967 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 1.054      ;
; 18.967 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 1.054      ;
; 18.967 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.011     ; 1.054      ;
; 18.968 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|WriteTR                              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.076      ;
; 18.968 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.076      ;
; 18.968 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.076      ;
; 18.968 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.076      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.969 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 1.056      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst7|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.046      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.977 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 1.066      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.980 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.061      ;
; 18.982 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.047      ;
; 18.982 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.047      ;
; 18.982 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.047      ;
; 18.982 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.047      ;
; 18.982 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.047      ;
; 18.982 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.047      ;
; 18.982 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.062      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 18.987 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.052      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
; 19.046 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 0.970      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50Mhz'                                                                                                                                                                     ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[0]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[1]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[2]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[3]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[4]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxClkCnt[5]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBdDel                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBdEdge                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.740      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.667 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.820      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|CtrlReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.832      ;
; 0.680 ; OnChipM68xxIO:inst5|ACIA_6850:inst7|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst7|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.830      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.687 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.838      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.766 ; OnChipM68xxIO:inst5|ACIA_6850:inst20|Reset ; OnChipM68xxIO:inst5|ACIA_6850:inst20|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.921      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ReadRR                                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|WriteTR                               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.776 ; OnChipM68xxIO:inst5|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst2|StatReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.930      ;
; 0.779 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
; 0.779 ; OnChipM68xxIO:inst5|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst5|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.933      ;
+-------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.960 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 1.108      ;
; 0.960 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 1.108      ;
; 0.960 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 1.108      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[1]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[3]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[4]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[5]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[6]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[2]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[5]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[4]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.446      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.446      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_DEASSERT                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.446      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[2]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.446      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GO_TO_NEXT_COMMAND                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_COMMAND                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.446      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_WAIT_RESPONSE                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.446      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.446      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GENERATE_COMMAND                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GENERATE_PREDEFINED_COMMAND         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_RESET                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.447      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.449      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.457      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.457      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[1]                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.457      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[3]                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.010      ; 2.457      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 2.449      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[1]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.447      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.447      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[14]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[15]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[16]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[17]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[18]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[19]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[20]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[21]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[22]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[23]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.444      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_PERIODIC_STATUS_CHECK               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.447      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[3]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 2.447      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_AWAIT_USER_COMMAND                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.295 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[1]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.448      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[119]                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[55]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[23]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[119]                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[55]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[23]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[26]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[26]                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[14]                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[9]                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[30]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[30]                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[30]                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[27]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[27]                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 2.482      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 2.482      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[1]                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[67]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.484      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[3]                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.019      ; 2.484      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.017      ; 2.482      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.022      ; 2.487      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[118]                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[54]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[86]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[22]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[118]                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[86]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[54]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[22]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.486      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[28]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
; 2.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[28]                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.479      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 4.191 ; 4.191 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 4.191 ; 4.191 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 1.919 ; 1.919 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 1.855 ; 1.855 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 1.909 ; 1.909 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 1.895 ; 1.895 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 1.875 ; 1.875 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 1.768 ; 1.768 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 1.728 ; 1.728 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 1.729 ; 1.729 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 1.776 ; 1.776 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 1.894 ; 1.894 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 1.874 ; 1.874 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 1.859 ; 1.859 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 1.832 ; 1.832 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 1.812 ; 1.812 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 1.808 ; 1.808 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 1.911 ; 1.911 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 1.919 ; 1.919 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 2.210 ; 2.210 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 2.333 ; 2.333 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.447 ; 2.447 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 2.263 ; 2.263 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 2.349 ; 2.349 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 2.447 ; 2.447 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 2.408 ; 2.408 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 2.393 ; 2.393 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 2.426 ; 2.426 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 2.276 ; 2.276 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 2.359 ; 2.359 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 2.234 ; 2.234 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 2.176 ; 2.176 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 2.340 ; 2.340 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 2.300 ; 2.300 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 2.365 ; 2.365 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 2.437 ; 2.437 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 2.385 ; 2.385 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 2.420 ; 2.420 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 2.677 ; 2.677 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 2.972 ; 2.972 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 3.587 ; 3.587 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 3.587 ; 3.587 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 0.830 ; 0.830 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 0.827 ; 0.827 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 0.818 ; 0.818 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 3.882 ; 3.882 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 3.882 ; 3.882 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 3.815 ; 3.815 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 3.786 ; 3.786 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 3.801 ; 3.801 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 3.597 ; 3.597 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 3.611 ; 3.611 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 3.687 ; 3.687 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 3.801 ; 3.801 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 3.770 ; 3.770 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 3.588 ; 3.588 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 3.613 ; 3.613 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 3.744 ; 3.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd      ; clock50Mhz ; 5.714 ; 5.714 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat      ; clock50Mhz ; 3.748 ; 3.748 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 3.870 ; 3.870 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 1.303 ; 1.303 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 1.328 ; 1.328 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 1.621 ; 1.621 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 1.447 ; 1.447 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.128 ; 1.128 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.257 ; 1.257 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 1.560 ; 1.560 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 1.380 ; 1.380 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 1.368 ; 1.368 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 1.325 ; 1.325 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 1.435 ; 1.435 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 1.546 ; 1.546 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 3.747 ; 3.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 3.864 ; 3.864 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 3.826 ; 3.826 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 3.870 ; 3.870 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 3.818 ; 3.818 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.411 ; -3.411 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.411 ; -3.411 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.608 ; -1.608 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.735 ; -1.735 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.789 ; -1.789 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.775 ; -1.775 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.755 ; -1.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.648 ; -1.648 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.608 ; -1.608 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.609 ; -1.609 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.656 ; -1.656 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.774 ; -1.774 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.754 ; -1.754 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.739 ; -1.739 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.712 ; -1.712 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.692 ; -1.692 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.688 ; -1.688 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.791 ; -1.791 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.799 ; -1.799 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.088 ; -2.088 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.212 ; -2.212 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.983 ; -1.983 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.012 ; -2.012 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.205 ; -2.205 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.185 ; -2.185 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.164 ; -2.164 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.198 ; -2.198 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.163 ; -2.163 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.033 ; -2.033 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.082 ; -2.082 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.983 ; -1.983 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.032 ; -2.032 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.078 ; -2.078 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.056 ; -2.056 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.170 ; -2.170 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.174 ; -2.174 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.142 ; -2.142 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.143 ; -2.143 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.557 ; -2.557 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.847 ; -2.847 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.467 ; -3.467 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.467 ; -3.467 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.666 ; -3.666 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.762 ; -3.762 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.695 ; -3.695 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.666 ; -3.666 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.477 ; -3.477 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.491 ; -3.491 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.567 ; -3.567 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.681 ; -3.681 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.650 ; -3.650 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.493 ; -3.493 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.624 ; -3.624 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd      ; clock50Mhz ; -3.824 ; -3.824 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat      ; clock50Mhz ; -3.628 ; -3.628 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.008 ; -1.008 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.183 ; -1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.208 ; -1.208 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.501 ; -1.501 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.327 ; -1.327 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.042 ; -1.042 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.008 ; -1.008 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.137 ; -1.137 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.440 ; -1.440 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.260 ; -1.260 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.248 ; -1.248 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.205 ; -1.205 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.315 ; -1.315 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.426 ; -1.426 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.627 ; -3.627 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.744 ; -3.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.706 ; -3.706 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.750 ; -3.750 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.698 ; -3.698 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.523  ; 4.523  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.523  ; 4.523  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.499  ; 4.499  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.449  ; 4.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.475  ; 4.475  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.490  ; 4.490  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.442  ; 4.442  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.491  ; 4.491  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.423  ; 4.423  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.071  ; 6.071  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.770  ; 5.770  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.321  ; 5.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.443  ; 5.443  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.800  ; 5.800  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.115  ; 5.115  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.477  ; 5.477  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.071  ; 6.071  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.934  ; 5.934  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.594  ; 5.594  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.594  ; 5.594  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.210  ; 5.210  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.971  ; 4.971  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.431  ; 5.431  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.528  ; 5.528  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.575  ; 5.575  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.565  ; 5.565  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.579  ; 5.579  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.006  ; 6.006  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.666  ; 5.666  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.383  ; 5.383  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.006  ; 6.006  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.307  ; 5.307  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.719  ; 4.719  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.413  ; 5.413  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.664  ; 5.664  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.458  ; 5.458  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.259  ; 4.259  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.671  ; 4.671  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.628  ; 4.628  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.570  ; 4.570  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.606  ; 4.606  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.573  ; 4.573  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.671  ; 4.671  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.614  ; 4.614  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.584  ; 4.584  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.614  ; 4.614  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.636  ; 4.636  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.647  ; 4.647  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.625  ; 4.625  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.620  ; 4.620  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.551  ; 4.551  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.707  ; 4.707  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.663  ; 4.663  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.656  ; 4.656  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.637  ; 4.637  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.691  ; 4.691  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.707  ; 4.707  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.637  ; 4.637  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.652  ; 4.652  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.630  ; 4.630  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.736  ; 4.736  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.551  ; 4.551  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 5.259  ; 5.259  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 5.307  ; 5.307  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.212  ; 5.212  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.146  ; 5.146  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 8.018  ; 8.018  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.662  ; 7.662  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.232  ; 7.232  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.360  ; 7.360  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.831  ; 7.831  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.182  ; 7.182  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.448  ; 7.448  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 8.018  ; 8.018  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.926  ; 7.926  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.512  ; 7.512  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.416  ; 7.416  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.011  ; 7.011  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 6.762  ; 6.762  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.512  ; 7.512  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.477  ; 7.477  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.451  ; 7.451  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.490  ; 7.490  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.375  ; 7.375  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.841  ; 7.841  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.475  ; 7.475  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.191  ; 7.191  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.841  ; 7.841  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.323  ; 7.323  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 6.889  ; 6.889  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.306  ; 7.306  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.588  ; 7.588  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.342  ; 7.342  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.481  ; 4.481  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.420  ; 4.420  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.405  ; 4.405  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.374  ; 4.374  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.411  ; 4.411  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.380  ; 4.380  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.467  ; 4.467  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.481  ; 4.481  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.444  ; 4.444  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.439  ; 4.439  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 6.295  ; 6.295  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.975  ; 5.975  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.546  ; 5.546  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.671  ; 5.671  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 6.006  ; 6.006  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.335  ; 5.335  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.711  ; 5.711  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 6.295  ; 6.295  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 6.205  ; 6.205  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.344  ; 4.344  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.857  ; 5.857  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.778  ; 5.778  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.439  ; 5.439  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.203  ; 5.203  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.749  ; 5.749  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.721  ; 5.721  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.857  ; 5.857  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.770  ; 5.770  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.785  ; 5.785  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.447  ; 4.447  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 6.187  ; 6.187  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.864  ; 5.864  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.578  ; 5.578  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 6.187  ; 6.187  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.695  ; 5.695  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.115  ; 5.115  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.618  ; 5.618  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.847  ; 5.847  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.667  ; 5.667  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.160  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.160  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.228  ; 1.228  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.251  ; 1.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.260  ; 1.260  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 3.168  ; 3.168  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 3.168  ; 3.168  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 3.134  ; 3.134  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 3.135  ; 3.135  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 3.022  ; 3.022  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 3.010  ; 3.010  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 3.005  ; 3.005  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 3.015  ; 3.015  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.773  ; 3.773  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.773  ; 3.773  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.295  ; 3.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.202  ; 3.202  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.996  ; 2.996  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 3.109  ; 3.109  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.997  ; 2.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.156  ; 3.156  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.237  ; 3.237  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.237  ; 3.237  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 3.130  ; 3.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.921  ; 2.921  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.015  ; 3.015  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 3.003  ; 3.003  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.756  ; 2.756  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 3.092  ; 3.092  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 3.079  ; 3.079  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.826  ; 2.826  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 3.044  ; 3.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 3.092  ; 3.092  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 3.061  ; 3.061  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.823  ; 2.823  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.844  ; 2.844  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.742  ; 2.742  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.741  ; 2.741  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.720  ; 2.720  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.500  ; 2.500  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.773  ; 2.773  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.502  ; 2.502  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.791  ; 2.791  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.673  ; 2.673  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.751  ; 2.751  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.741  ; 2.741  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.791  ; 2.791  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.769  ; 2.769  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.767  ; 2.767  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.775  ; 2.775  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 3.129  ; 3.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.860  ; 2.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.611  ; 2.611  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.817  ; 2.817  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 3.080  ; 3.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 3.129  ; 3.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.798  ; 2.798  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 3.007  ; 3.007  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 3.911  ; 3.911  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 3.439  ; 3.439  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 3.285  ; 3.285  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 3.082  ; 3.082  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 3.911  ; 3.911  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 3.245  ; 3.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 3.254  ; 3.254  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.192  ; 2.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 3.117  ; 3.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 3.067  ; 3.067  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.507  ; 2.507  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.593  ; 2.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 3.117  ; 3.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.511  ; 2.511  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.523  ; 2.523  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.812  ; 2.812  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.201  ; 2.201  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.185  ; 2.185  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.281  ; 2.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.275  ; 2.275  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 3.065  ; 3.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.925  ; 2.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.029  ; 3.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.871  ; 2.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 3.041  ; 3.041  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.065  ; 3.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.592  ; 2.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.639  ; 2.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 3.348  ; 3.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.316  ; 3.316  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.348  ; 3.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 2.935  ; 2.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.200  ; 3.200  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.084  ; 3.084  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.984  ; 2.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.538  ; 2.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.449  ; 2.449  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.343  ; 2.343  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.356  ; 2.356  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.447  ; 2.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.351  ; 2.351  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.334  ; 2.334  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.484  ; 2.484  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.358  ; 2.358  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_clock    ; clock50Mhz                                                             ; 3.018  ; 3.018  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_cmd      ; clock50Mhz                                                             ; 2.438  ; 2.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_dat      ; clock50Mhz                                                             ; 2.438  ; 2.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.523  ; 4.523  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.499  ; 4.499  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.449  ; 4.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.475  ; 4.475  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.490  ; 4.490  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.442  ; 4.442  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.491  ; 4.491  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.423  ; 4.423  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.115  ; 5.115  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.770  ; 5.770  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.321  ; 5.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.443  ; 5.443  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.800  ; 5.800  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.115  ; 5.115  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.477  ; 5.477  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.071  ; 6.071  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.934  ; 5.934  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.971  ; 4.971  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.594  ; 5.594  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.210  ; 5.210  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.971  ; 4.971  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.431  ; 5.431  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.528  ; 5.528  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.575  ; 5.575  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.565  ; 5.565  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.579  ; 5.579  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.719  ; 4.719  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.666  ; 5.666  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.383  ; 5.383  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.006  ; 6.006  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.307  ; 5.307  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.719  ; 4.719  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.413  ; 5.413  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.664  ; 5.664  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.458  ; 5.458  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.259  ; 4.259  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.497  ; 4.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.545  ; 4.545  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.547  ; 4.547  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.506  ; 4.506  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.567  ; 4.567  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.497  ; 4.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.554  ; 4.554  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.543  ; 4.543  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.602  ; 4.602  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.586  ; 4.586  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.557  ; 4.557  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.570  ; 4.570  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.537  ; 4.537  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.532  ; 4.532  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.663  ; 4.663  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.656  ; 4.656  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.637  ; 4.637  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.691  ; 4.691  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.707  ; 4.707  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.637  ; 4.637  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.652  ; 4.652  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.630  ; 4.630  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.532  ; 4.532  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.515  ; 4.515  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.977  ; 4.977  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 5.097  ; 5.097  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.167  ; 5.167  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 4.937  ; 4.937  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.182  ; 7.182  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.662  ; 7.662  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.232  ; 7.232  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.360  ; 7.360  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.831  ; 7.831  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.182  ; 7.182  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.448  ; 7.448  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 8.018  ; 8.018  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.926  ; 7.926  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.762  ; 6.762  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.416  ; 7.416  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.011  ; 7.011  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 6.762  ; 6.762  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.512  ; 7.512  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.477  ; 7.477  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.451  ; 7.451  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.490  ; 7.490  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.375  ; 7.375  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 6.889  ; 6.889  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.475  ; 7.475  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.191  ; 7.191  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.841  ; 7.841  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.323  ; 7.323  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 6.889  ; 6.889  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.306  ; 7.306  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.588  ; 7.588  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.342  ; 7.342  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.374  ; 4.374  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.420  ; 4.420  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.405  ; 4.405  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.374  ; 4.374  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.411  ; 4.411  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.380  ; 4.380  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.467  ; 4.467  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.481  ; 4.481  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.444  ; 4.444  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.439  ; 4.439  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.335  ; 5.335  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.975  ; 5.975  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.546  ; 5.546  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.671  ; 5.671  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 6.006  ; 6.006  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.335  ; 5.335  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.711  ; 5.711  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 6.295  ; 6.295  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 6.205  ; 6.205  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.344  ; 4.344  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.203  ; 5.203  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.778  ; 5.778  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.439  ; 5.439  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.203  ; 5.203  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.749  ; 5.749  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.721  ; 5.721  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.857  ; 5.857  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.770  ; 5.770  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.785  ; 5.785  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.447  ; 4.447  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.115  ; 5.115  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.864  ; 5.864  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.578  ; 5.578  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 6.187  ; 6.187  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.695  ; 5.695  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.115  ; 5.115  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.618  ; 5.618  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.847  ; 5.847  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.667  ; 5.667  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.160  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.160  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.621  ; 2.621  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.782  ; 2.782  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.750  ; 2.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.750  ; 2.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.638  ; 2.638  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.621  ; 2.621  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.868  ; 2.868  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.492  ; 3.492  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.118  ; 3.118  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.008  ; 3.008  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.868  ; 2.868  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.969  ; 2.969  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.880  ; 2.880  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.638  ; 2.638  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.049  ; 3.049  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.945  ; 2.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.734  ; 2.734  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.836  ; 2.836  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.882  ; 2.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.682  ; 2.682  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.638  ; 2.638  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.895  ; 2.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.694  ; 2.694  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.963  ; 2.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.881  ; 2.881  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.719  ; 2.719  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.425  ; 2.425  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.654  ; 2.654  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.654  ; 2.654  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.425  ; 2.425  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.695  ; 2.695  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.433  ; 2.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.734  ; 2.734  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.531  ; 2.531  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.531  ; 2.531  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.614  ; 2.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.605  ; 2.605  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.650  ; 2.650  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.629  ; 2.629  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.722  ; 2.722  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.689  ; 2.689  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.946  ; 2.946  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.991  ; 2.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.660  ; 2.660  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.870  ; 2.870  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.964  ; 2.964  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 3.085  ; 3.085  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 3.322  ; 3.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 3.162  ; 3.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.964  ; 2.964  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 3.793  ; 3.793  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 3.121  ; 3.121  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 3.136  ; 3.136  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.192  ; 2.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.507  ; 2.507  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 3.067  ; 3.067  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.507  ; 2.507  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.593  ; 2.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 3.117  ; 3.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.511  ; 2.511  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.523  ; 2.523  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.812  ; 2.812  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.201  ; 2.201  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.185  ; 2.185  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.281  ; 2.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.275  ; 2.275  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.592  ; 2.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.925  ; 2.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.029  ; 3.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.871  ; 2.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 3.041  ; 3.041  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.065  ; 3.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.592  ; 2.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.639  ; 2.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.334  ; 2.334  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.316  ; 3.316  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.348  ; 3.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 2.935  ; 2.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.200  ; 3.200  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.084  ; 3.084  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.984  ; 2.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.538  ; 2.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.449  ; 2.449  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.343  ; 2.343  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.356  ; 2.356  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.447  ; 2.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.351  ; 2.351  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.334  ; 2.334  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.484  ; 2.484  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.358  ; 2.358  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_clock    ; clock50Mhz                                                             ; 2.906  ; 2.906  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_cmd      ; clock50Mhz                                                             ; 2.438  ; 2.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_dat      ; clock50Mhz                                                             ; 2.438  ; 2.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.551 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.588 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.598 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.721 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.584 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.704 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.704 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.704 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.551 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.607 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.607 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.576 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.579 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.542 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.542 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.542 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.610 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.610 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.590 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.600 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.610 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.623 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 2.760 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 2.863 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.551 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.588 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.598 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.721 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.584 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.704 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.704 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.704 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.551 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.607 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.607 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.597 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.576 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.579 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.495 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.495 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.495 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.563 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.563 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.543 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.553 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.563 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.576 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 2.708 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 2.567 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.551     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.588     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.598     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.721     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.584     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.704     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.704     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.704     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.551     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.607     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.607     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.576     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.579     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.542     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.542     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.542     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.610     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.610     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.590     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.600     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.610     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.623     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 2.760     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 2.863     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.551     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.588     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.598     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.721     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.584     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.704     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.704     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.704     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.551     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.607     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.607     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.597     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.576     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.579     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.495     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.495     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.495     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.563     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.563     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.543     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.553     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.563     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.576     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; clock50Mhz ; 2.708     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; clock50Mhz ; 2.567     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; 3.839  ; -2.558  ; 4.861    ; 0.586   ; 7.873               ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 34.474 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 97.778              ;
;  clock50Mhz                                                             ; 6.231  ; -2.558  ; 17.968   ; 0.586   ; 7.873               ;
;  inst13                                                                 ; 35.019 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.839  ; 0.215   ; 4.861    ; 0.960   ; 7.873               ;
; Design-wide TNS                                                         ; 0.0    ; -53.418 ; 0.0      ; 0.0     ; 0.0                 ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clock50Mhz                                                             ; 0.000  ; -53.418 ; 0.000    ; 0.000   ; 0.000               ;
;  inst13                                                                 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.825  ; 7.825  ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.825  ; 7.825  ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.640  ; 3.640  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.507  ; 3.507  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.580  ; 3.580  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.563  ; 3.563  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.544  ; 3.544  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.321  ; 3.321  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.261  ; 3.261  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.261  ; 3.261  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.340  ; 3.340  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.507  ; 3.507  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.499  ; 3.499  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.465  ; 3.465  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.425  ; 3.425  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.394  ; 3.394  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.384  ; 3.384  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.625  ; 3.625  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.640  ; 3.640  ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.037  ; 4.037  ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.313  ; 4.313  ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 4.869  ; 4.869  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 4.500  ; 4.500  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.613  ; 4.613  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.846  ; 4.846  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.802  ; 4.802  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.716  ; 4.716  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.869  ; 4.869  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.557  ; 4.557  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.689  ; 4.689  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.355  ; 4.355  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.244  ; 4.244  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.600  ; 4.600  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.541  ; 4.541  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.641  ; 4.641  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.848  ; 4.848  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 4.748  ; 4.748  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.807  ; 4.807  ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.868  ; 4.868  ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.394  ; 5.394  ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.326  ; 6.326  ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.326  ; 6.326  ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162  ; 1.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158  ; 1.158  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149  ; 1.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.614  ; 6.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.614  ; 6.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.429  ; 6.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.380  ; 6.380  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.420  ; 6.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.021  ; 6.021  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.013  ; 6.013  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.218  ; 6.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.420  ; 6.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.375  ; 6.375  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.006  ; 6.006  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.014  ; 6.014  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.322  ; 6.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd      ; clock50Mhz ; 10.563 ; 10.563 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat      ; clock50Mhz ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.582  ; 6.582  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.350  ; 2.350  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.399  ; 2.399  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.880  ; 2.880  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.029  ; 2.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.984  ; 1.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.175  ; 2.175  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.690  ; 2.690  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.429  ; 2.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.454  ; 2.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.393  ; 2.393  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.555  ; 2.555  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.796  ; 2.796  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.315  ; 6.315  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.582  ; 6.582  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.447  ; 6.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.530  ; 6.530  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.421  ; 6.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.411 ; -3.411 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.411 ; -3.411 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.608 ; -1.608 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.735 ; -1.735 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.789 ; -1.789 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.775 ; -1.775 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.755 ; -1.755 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.648 ; -1.648 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.608 ; -1.608 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.609 ; -1.609 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.656 ; -1.656 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.774 ; -1.774 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.754 ; -1.754 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.739 ; -1.739 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.712 ; -1.712 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.692 ; -1.692 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.688 ; -1.688 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.791 ; -1.791 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.799 ; -1.799 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.088 ; -2.088 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.212 ; -2.212 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.983 ; -1.983 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.012 ; -2.012 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.205 ; -2.205 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.185 ; -2.185 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.164 ; -2.164 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.198 ; -2.198 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.163 ; -2.163 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.033 ; -2.033 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.082 ; -2.082 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.983 ; -1.983 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.032 ; -2.032 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.078 ; -2.078 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.056 ; -2.056 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.170 ; -2.170 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.174 ; -2.174 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.142 ; -2.142 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.143 ; -2.143 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.557 ; -2.557 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.847 ; -2.847 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.467 ; -3.467 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.467 ; -3.467 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.666 ; -3.666 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.762 ; -3.762 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.695 ; -3.695 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.666 ; -3.666 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.477 ; -3.477 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.491 ; -3.491 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.567 ; -3.567 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.681 ; -3.681 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.650 ; -3.650 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.493 ; -3.493 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.624 ; -3.624 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd      ; clock50Mhz ; -3.824 ; -3.824 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat      ; clock50Mhz ; -3.628 ; -3.628 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.008 ; -1.008 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.183 ; -1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.208 ; -1.208 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.501 ; -1.501 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.327 ; -1.327 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.042 ; -1.042 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.008 ; -1.008 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.137 ; -1.137 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.440 ; -1.440 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.260 ; -1.260 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.248 ; -1.248 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.205 ; -1.205 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.315 ; -1.315 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.426 ; -1.426 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.627 ; -3.627 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.744 ; -3.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.706 ; -3.706 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.750 ; -3.750 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.698 ; -3.698 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.420  ; 8.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.420  ; 8.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.214  ; 8.214  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.353  ; 8.353  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.378  ; 8.378  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.409  ; 8.409  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.334  ; 8.334  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.363  ; 8.363  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.413  ; 8.413  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.330  ; 8.330  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.428 ; 11.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.849 ; 10.849 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.958  ; 9.958  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.204 ; 10.204 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.906 ; 10.906 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.495  ; 9.495  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.263 ; 10.263 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.428 ; 11.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.185 ; 11.185 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.655 ; 10.655 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.735  ; 9.735  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.177  ; 9.177  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.317 ; 10.317 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.580 ; 10.580 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.640 ; 10.640 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.610 ; 10.610 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.611 ; 10.611 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.190 ; 11.190 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.817 ; 10.817 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.235 ; 10.235 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.190 ; 11.190 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.080 ; 10.080 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.674  ; 8.674  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.277 ; 10.277 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.849 ; 10.849 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.381 ; 10.381 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 7.624  ; 7.624  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.612  ; 8.612  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.445  ; 8.445  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.534  ; 8.534  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.462  ; 8.462  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.444  ; 8.444  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.612  ; 8.612  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.421  ; 8.421  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.403  ; 8.403  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.370  ; 8.370  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.501  ; 8.501  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.589  ; 8.589  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.595  ; 8.595  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.582  ; 8.582  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.499  ; 8.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.403  ; 8.403  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.662  ; 8.662  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.266  ; 8.266  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.303  ; 8.303  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.433  ; 8.433  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.525  ; 8.525  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.392  ; 8.392  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.662  ; 8.662  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.350  ; 8.350  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.457  ; 8.457  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.382  ; 8.382  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.342  ; 8.342  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.224  ; 8.224  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.294  ; 8.294  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.380  ; 8.380  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.620  ; 8.620  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.403  ; 8.403  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.475  ; 8.475  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.351  ; 8.351  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 10.054 ; 10.054 ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.903  ; 9.903  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.733  ; 9.733  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.435  ; 9.435  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 14.247 ; 14.247 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.583 ; 13.583 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.715 ; 12.715 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.972 ; 12.972 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.922 ; 13.922 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 12.568 ; 12.568 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.106 ; 13.106 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 14.247 ; 14.247 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 14.061 ; 14.061 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.400 ; 13.400 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 13.199 ; 13.199 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.251 ; 12.251 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 11.683 ; 11.683 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.400 ; 13.400 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.371 ; 13.371 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 13.264 ; 13.264 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.396 ; 13.396 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.121 ; 13.121 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.757 ; 13.757 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.338 ; 13.338 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.755 ; 12.755 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.757 ; 13.757 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.002 ; 13.002 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 11.953 ; 11.953 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.015 ; 13.015 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.599 ; 13.599 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 13.108 ; 13.108 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.387  ; 8.387  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.274  ; 8.274  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.276  ; 8.276  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.235  ; 8.235  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.278  ; 8.278  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.266  ; 8.266  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.387  ; 8.387  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.337  ; 8.337  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.317  ; 8.317  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.310  ; 8.310  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.800 ; 11.800 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.199 ; 11.199 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.331 ; 10.331 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.581 ; 10.581 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.228 ; 11.228 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 9.836  ; 9.836  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.648 ; 10.648 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.800 ; 11.800 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.689 ; 11.689 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 7.789  ; 7.789  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 11.154 ; 11.154 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.961 ; 10.961 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.113 ; 10.113 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 9.561  ; 9.561  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.902 ; 10.902 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.875 ; 10.875 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 11.154 ; 11.154 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.935 ; 10.935 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.964 ; 10.964 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.021  ; 8.021  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 11.493 ; 11.493 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 11.140 ; 11.140 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.556 ; 10.556 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 11.493 ; 11.493 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.824 ; 10.824 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 9.428  ; 9.428  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.627 ; 10.627 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 11.157 ; 11.157 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.736 ; 10.736 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 6.442  ; 6.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.442  ; 6.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 6.408  ; 6.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 6.402  ; 6.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 6.149  ; 6.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 6.129  ; 6.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 6.127  ; 6.127  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 6.139  ; 6.139  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.609  ; 7.609  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 7.609  ; 7.609  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.741  ; 6.741  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.602  ; 6.602  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.142  ; 6.142  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 6.295  ; 6.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.160  ; 6.160  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.534  ; 6.534  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.685  ; 6.685  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.685  ; 6.685  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.564  ; 6.564  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 5.950  ; 5.950  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.169  ; 6.169  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.148  ; 6.148  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 5.672  ; 5.672  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.633  ; 5.633  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.480  ; 6.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.365  ; 6.365  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.789  ; 5.789  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.305  ; 6.305  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.480  ; 6.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 6.360  ; 6.360  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.796  ; 5.796  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.848  ; 5.848  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.764  ; 5.764  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.664  ; 5.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.668  ; 5.668  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.641  ; 5.641  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.113  ; 5.113  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.684  ; 5.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.104  ; 5.104  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.764  ; 5.764  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.740  ; 5.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.445  ; 5.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.692  ; 5.692  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.675  ; 5.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.740  ; 5.740  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.711  ; 5.711  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.712  ; 5.712  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.725  ; 5.725  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 6.466  ; 6.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.891  ; 5.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.330  ; 5.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.837  ; 5.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.326  ; 6.326  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.466  ; 6.466  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.651  ; 5.651  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 6.183  ; 6.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 7.831  ; 7.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 6.512  ; 6.512  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 7.097  ; 7.097  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.696  ; 6.696  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 6.257  ; 6.257  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 7.831  ; 7.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 6.573  ; 6.573  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 6.660  ; 6.660  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.412  ; 4.412  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 5.232  ; 5.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.999  ; 5.999  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.965  ; 4.965  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.168  ; 5.168  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 6.286  ; 6.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.973  ; 4.973  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.002  ; 5.002  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.676  ; 5.676  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.408  ; 4.408  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.612  ; 4.612  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.816  ; 5.816  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.172  ; 6.172  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.184  ; 6.184  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.739  ; 5.739  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 6.105  ; 6.105  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.226  ; 6.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.072  ; 5.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.251  ; 5.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.744  ; 6.744  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.744  ; 6.744  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.470  ; 5.470  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.521  ; 6.521  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 6.522  ; 6.522  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 5.813  ; 5.813  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.504  ; 6.504  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.195  ; 6.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 5.975  ; 5.975  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.081  ; 5.081  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.858  ; 4.858  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.632  ; 4.632  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 4.659  ; 4.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.846  ; 4.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 4.641  ; 4.641  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.597  ; 4.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.903  ; 4.903  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.639  ; 4.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.894  ; 4.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_clock    ; clock50Mhz                                                             ; 6.216  ; 6.216  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_cmd      ; clock50Mhz                                                             ; 4.919  ; 4.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_dat      ; clock50Mhz                                                             ; 4.944  ; 4.944  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.523  ; 4.523  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.499  ; 4.499  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.449  ; 4.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.475  ; 4.475  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.490  ; 4.490  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.442  ; 4.442  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.491  ; 4.491  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.423  ; 4.423  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.115  ; 5.115  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.770  ; 5.770  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.321  ; 5.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.443  ; 5.443  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.800  ; 5.800  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.115  ; 5.115  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.477  ; 5.477  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.071  ; 6.071  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.934  ; 5.934  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.971  ; 4.971  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.594  ; 5.594  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.210  ; 5.210  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.971  ; 4.971  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.431  ; 5.431  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.528  ; 5.528  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.575  ; 5.575  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.565  ; 5.565  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.579  ; 5.579  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.719  ; 4.719  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.666  ; 5.666  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.383  ; 5.383  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.006  ; 6.006  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.307  ; 5.307  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.719  ; 4.719  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.413  ; 5.413  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.664  ; 5.664  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.458  ; 5.458  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.259  ; 4.259  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.497  ; 4.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.545  ; 4.545  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.547  ; 4.547  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.506  ; 4.506  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.567  ; 4.567  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.497  ; 4.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.554  ; 4.554  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.543  ; 4.543  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.602  ; 4.602  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.586  ; 4.586  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.557  ; 4.557  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.570  ; 4.570  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.537  ; 4.537  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.532  ; 4.532  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.663  ; 4.663  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.656  ; 4.656  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.637  ; 4.637  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.691  ; 4.691  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.611  ; 4.611  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.707  ; 4.707  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.637  ; 4.637  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.652  ; 4.652  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.630  ; 4.630  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.532  ; 4.532  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.578  ; 4.578  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.515  ; 4.515  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.977  ; 4.977  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 5.097  ; 5.097  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.167  ; 5.167  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 4.937  ; 4.937  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.182  ; 7.182  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.662  ; 7.662  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.232  ; 7.232  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.360  ; 7.360  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.831  ; 7.831  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.182  ; 7.182  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.448  ; 7.448  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 8.018  ; 8.018  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.926  ; 7.926  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.762  ; 6.762  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.416  ; 7.416  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.011  ; 7.011  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 6.762  ; 6.762  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.512  ; 7.512  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.477  ; 7.477  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.451  ; 7.451  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.490  ; 7.490  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.375  ; 7.375  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 6.889  ; 6.889  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.475  ; 7.475  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.191  ; 7.191  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.841  ; 7.841  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.323  ; 7.323  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 6.889  ; 6.889  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.306  ; 7.306  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.588  ; 7.588  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.342  ; 7.342  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.374  ; 4.374  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.420  ; 4.420  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.405  ; 4.405  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.374  ; 4.374  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.411  ; 4.411  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.380  ; 4.380  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.467  ; 4.467  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.481  ; 4.481  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.444  ; 4.444  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.439  ; 4.439  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.335  ; 5.335  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.975  ; 5.975  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.546  ; 5.546  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.671  ; 5.671  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 6.006  ; 6.006  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.335  ; 5.335  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.711  ; 5.711  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 6.295  ; 6.295  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 6.205  ; 6.205  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.344  ; 4.344  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.203  ; 5.203  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.778  ; 5.778  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.439  ; 5.439  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.203  ; 5.203  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.749  ; 5.749  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.721  ; 5.721  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.857  ; 5.857  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.770  ; 5.770  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.785  ; 5.785  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.447  ; 4.447  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.115  ; 5.115  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.864  ; 5.864  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.578  ; 5.578  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 6.187  ; 6.187  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.695  ; 5.695  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.115  ; 5.115  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.618  ; 5.618  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.847  ; 5.847  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.667  ; 5.667  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.160  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.160  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.621  ; 2.621  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.782  ; 2.782  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.750  ; 2.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.750  ; 2.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.638  ; 2.638  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.621  ; 2.621  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.868  ; 2.868  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.492  ; 3.492  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.118  ; 3.118  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.008  ; 3.008  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.868  ; 2.868  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.969  ; 2.969  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.880  ; 2.880  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.638  ; 2.638  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.049  ; 3.049  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.945  ; 2.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.734  ; 2.734  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.836  ; 2.836  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.882  ; 2.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.682  ; 2.682  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.638  ; 2.638  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.895  ; 2.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.694  ; 2.694  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.963  ; 2.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.881  ; 2.881  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.719  ; 2.719  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.425  ; 2.425  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.654  ; 2.654  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.654  ; 2.654  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.425  ; 2.425  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.695  ; 2.695  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.433  ; 2.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.734  ; 2.734  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.531  ; 2.531  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.531  ; 2.531  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.614  ; 2.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.605  ; 2.605  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.650  ; 2.650  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.629  ; 2.629  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.722  ; 2.722  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.689  ; 2.689  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.946  ; 2.946  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.991  ; 2.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.660  ; 2.660  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.870  ; 2.870  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.964  ; 2.964  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 3.085  ; 3.085  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 3.322  ; 3.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 3.162  ; 3.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.964  ; 2.964  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 3.793  ; 3.793  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 3.121  ; 3.121  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 3.136  ; 3.136  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.192  ; 2.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.507  ; 2.507  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.630  ; 2.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 3.067  ; 3.067  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.507  ; 2.507  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.593  ; 2.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 3.117  ; 3.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.511  ; 2.511  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.523  ; 2.523  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.812  ; 2.812  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.201  ; 2.201  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.185  ; 2.185  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.281  ; 2.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.275  ; 2.275  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.592  ; 2.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.925  ; 2.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.029  ; 3.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.028  ; 3.028  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.871  ; 2.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 3.041  ; 3.041  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.065  ; 3.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.592  ; 2.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.639  ; 2.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.334  ; 2.334  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.316  ; 3.316  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.348  ; 3.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 2.935  ; 2.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.200  ; 3.200  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.084  ; 3.084  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.984  ; 2.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.538  ; 2.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.449  ; 2.449  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.343  ; 2.343  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.356  ; 2.356  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.447  ; 2.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.351  ; 2.351  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.334  ; 2.334  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.484  ; 2.484  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.358  ; 2.358  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_clock    ; clock50Mhz                                                             ; 2.906  ; 2.906  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_cmd      ; clock50Mhz                                                             ; 2.438  ; 2.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SDCard_dat      ; clock50Mhz                                                             ; 2.438  ; 2.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 16572    ; 0        ; 67       ; 1273     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1185     ; 0        ; 1164     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 190      ; 52       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 734436   ; 64       ; 224      ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 16572    ; 0        ; 67       ; 1273     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1185     ; 0        ; 1164     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 190      ; 52       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 734436   ; 64       ; 224      ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 335      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3825     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 335      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3825     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 141   ; 141  ;
; Unconstrained Output Port Paths ; 534   ; 534  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 26 16:31:25 2016
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name inst13 inst13
    Info (332105): create_clock -period 40.000 -name Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 3.839
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.839         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     6.231         0.000 clock50Mhz 
    Info (332119):    34.474         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    35.019         0.000 inst13 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558       -45.822 clock50Mhz 
    Info (332119):     0.391         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.391         0.000 inst13 
    Info (332119):     0.391         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 4.861
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.861         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.968         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 1.040
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.040         0.000 clock50Mhz 
    Info (332119):     1.895         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.052 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.571         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     8.551         0.000 clock50Mhz 
    Info (332119):    37.482         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    37.701         0.000 inst13 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.598       -53.418 clock50Mhz 
    Info (332119):     0.215         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.215         0.000 inst13 
    Info (332119):     0.215         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.237         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.947         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.586         0.000 clock50Mhz 
    Info (332119):     0.960         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.138 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Tue Jan 26 16:31:31 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


