Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums_TestBench_isim_beh.exe -prj C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums_TestBench_beh.prj work.diff_two_nums_TestBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/HalfAdder.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/FullAdder.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/RippleCarryAdder_8bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/RippleCarryAdder_16bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/RippleCarryAdder_32bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/RippleCarryAdder_64bit.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums.v" into library work
Analyzing Verilog file "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums_TestBench.v" into library work
WARNING:HDLCompiler:35 - "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums_TestBench.v" Line 23: <sum> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums_TestBench.v" Line 24: <c_out> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums_TestBench.v" Line 27: <in1> is already implicitly declared earlier.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums.v" Line 19: Size mismatch in connection of port <c_in>. Formal port size is 1-bit while actual signal size is 64-bit.
Completed static elaboration
Compiling module HalfAdder
Compiling module FullAdder
Compiling module RippleCarryAdder_8bit
Compiling module RippleCarryAdder_16bit
Compiling module RippleCarryAdder_32bit
Compiling module RippleCarryAdder_64bit
Compiling module diff_two_nums
Compiling module diff_two_nums_TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/diff_two_nums_TestBench_isim_beh.exe
Fuse Memory Usage: 28136 KB
Fuse CPU Usage: 389 ms
