//oanab
//12 nov 2007
//csl_bitrange can't be declared in a testbench

csl_unit u{
  csl_port x(input),y(output);
  csl_port clk(input);
  u(){
    clk.set_attr(clock);
  }
};

csl_vector stim{
  stim(){
    set_unit_name(u);
    set_direction(input);
  }
};

csl_vector exp{
  exp(){
    set_unit_name(u);
    set_direction(output);
  }
};

csl_testbench tb{
  csl_bitrange br(10); // bitrange can't be declared in testbench
  csl_signal clk(wire);
  u u1;
  tb(){
    clk.set_attr(clock);
    add_logic(clock,clk,4,ns);
  }
};
