`define HALFCYCLE 25
`define W 6

`include "../../verilog/chip_6502.v"
`include "../../verilog/models.v"
`include "../../verilog/clocks_6502.v"
`include "system.v"
`include "uart.v"
`include "uart_transceiver.v"
