Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Sun Oct 01 21:49:50 2017
| Host             : DESKTOP-1Q958FF running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.701  |
| Dynamic (W)              | 1.543  |
| Device Static (W)        | 0.158  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.4   |
| Junction Temperature (C) | 44.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        4 |       --- |             --- |
| Slice Logic              |     0.001 |     3379 |       --- |             --- |
|   LUT as Logic           |     0.001 |      922 |     53200 |            1.73 |
|   Register               |    <0.001 |     1727 |    106400 |            1.62 |
|   CARRY4                 |    <0.001 |       26 |     13300 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |        1 |     53200 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |       68 |     17400 |            0.39 |
|   Others                 |     0.000 |      389 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       10 |     17400 |            0.06 |
| Signals                  |     0.002 |     2368 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |       140 |            0.36 |
| I/O                      |     0.001 |       14 |       200 |            7.00 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.701 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.010 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.720 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            40.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                               | Power (W) |
+----------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                   |     1.543 |
|   design_1_i                                                                                       |     1.541 |
|     axi_mem_intercon                                                                               |     0.002 |
|       s00_couplers                                                                                 |     0.002 |
|         auto_pc                                                                                    |     0.002 |
|           inst                                                                                     |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                                           |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                  |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                            |    <0.001 |
|                   inst                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                |    <0.001 |
|                         gconvfifo.rf                                                               |    <0.001 |
|                           grf.rf                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                    |    <0.001 |
|                               grss.rsts                                                            |    <0.001 |
|                               rpntr                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                               gwss.wsts                                                            |    <0.001 |
|                               wpntr                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                   |    <0.001 |
|                             rstblk                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                            |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                               |    <0.001 |
|                   inst                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                |    <0.001 |
|                         gconvfifo.rf                                                               |    <0.001 |
|                           grf.rf                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                    |    <0.001 |
|                               grss.rsts                                                            |    <0.001 |
|                               rpntr                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                               gwss.wsts                                                            |    <0.001 |
|                               wpntr                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                   |    <0.001 |
|                             rstblk                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                          |    <0.001 |
|                   inst                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                |    <0.001 |
|                         gconvfifo.rf                                                               |    <0.001 |
|                           grf.rf                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                    |    <0.001 |
|                               grss.rsts                                                            |    <0.001 |
|                               rpntr                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                               gwss.wsts                                                            |    <0.001 |
|                               wpntr                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                   |    <0.001 |
|                             rstblk                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|               USE_WRITE.write_data_inst                                                            |    <0.001 |
|     axi_tft_0                                                                                      |     0.005 |
|       U0                                                                                           |     0.005 |
|         AXI_LITE_IPIF_I                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                       |    <0.001 |
|             I_DECODER                                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |    <0.001 |
|         AXI_MASTER_BURST_I                                                                         |     0.002 |
|           I_CMD_STATUS_MODULE                                                                      |    <0.001 |
|           I_RD_LLINK_ADAPTER                                                                       |    <0.001 |
|           I_RD_WR_CNTRL_MODULE                                                                     |     0.002 |
|             I_ADDR_CNTL                                                                            |    <0.001 |
|             I_MSTR_PCC                                                                             |    <0.001 |
|             I_RD_DATA_CNTL                                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                      |    <0.001 |
|             I_READ_STREAM_SKID_BUF                                                                 |    <0.001 |
|             I_WRITE_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                      |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                        |    <0.001 |
|           I_RESET_MODULE                                                                           |    <0.001 |
|         TFT_CTRL_I                                                                                 |     0.002 |
|           BASE_ADDR_SYNC                                                                           |    <0.001 |
|           GET_LINE_SYNC                                                                            |    <0.001 |
|           HSYNC_U2                                                                                 |    <0.001 |
|           I2C_DONE_SYNC                                                                            |    <0.001 |
|           LINE_BUFFER_U4                                                                           |     0.001 |
|             RAM                                                                                    |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                       |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                           c0                                                                       |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                           c2                                                                       |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                         |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                               valid.cstr                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                   |    <0.001 |
|                                   prim_noinit.ram                                                  |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|           SLAVE_REG_U6                                                                             |    <0.001 |
|           TFT_IF_U5                                                                                |    <0.001 |
|           TFT_ON_MAXI_SYNC                                                                         |    <0.001 |
|           TFT_ON_TFT_SYNC                                                                          |    <0.001 |
|           VSYNC_U3                                                                                 |    <0.001 |
|           V_BP_SYNC                                                                                |    <0.001 |
|           V_INTR_SYNC                                                                              |    <0.001 |
|           V_P_SYNC                                                                                 |    <0.001 |
|     processing_system7_0                                                                           |     1.532 |
|       inst                                                                                         |     1.532 |
|     ps7_0_axi_periph                                                                               |     0.004 |
|       s00_couplers                                                                                 |     0.004 |
|         auto_pc                                                                                    |     0.004 |
|           inst                                                                                     |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                   |     0.004 |
|               RD.ar_channel_0                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                       |    <0.001 |
|                 cmd_translator_0                                                                   |    <0.001 |
|                   incr_cmd_0                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                       |    <0.001 |
|               RD.r_channel_0                                                                       |     0.001 |
|                 rd_data_fifo_0                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                 |    <0.001 |
|               SI_REG                                                                               |     0.001 |
|                 ar_pipe                                                                            |    <0.001 |
|                 aw_pipe                                                                            |    <0.001 |
|                 b_pipe                                                                             |    <0.001 |
|                 r_pipe                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                       |    <0.001 |
|                 cmd_translator_0                                                                   |    <0.001 |
|                   incr_cmd_0                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                       |    <0.001 |
|               WR.b_channel_0                                                                       |    <0.001 |
|                 bid_fifo_0                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                       |    <0.001 |
|     rst_ps7_0_100M                                                                                 |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         EXT_LPF                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |    <0.001 |
|         SEQ                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                              |    <0.001 |
+----------------------------------------------------------------------------------------------------+-----------+


