{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703926586426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703926586426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 14:26:26 2023 " "Processing started: Sat Dec 30 14:26:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703926586426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926586426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926586426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703926586695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703926586695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file line_follower1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower1 " "Found entity 1: line_follower1" {  } { { "line_follower1.bdf" "" { Schematic "/home/atharvak/E-yantra23/Line_Following/line_follower1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator1.v(40) " "Verilog HDL information at pwm_generator1.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator1.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703926594709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator1.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator1 " "Found entity 1: pwm_generator1" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator2.v(41) " "Verilog HDL information at pwm_generator2.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator2.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703926594709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator2.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator2 " "Found entity 1: pwm_generator2" {  } { { "pwm_generator2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Following.v 1 1 " "Found 1 design units, including 1 entities, in source file Line_Following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiate_LFA.v 1 1 " "Found 1 design units, including 1 entities, in source file instantiate_LFA.v" { { "Info" "ISGN_ENTITY_NAME" "1 instantiate_LFA " "Found entity 1: instantiate_LFA" {  } { { "instantiate_LFA.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2 " "Found entity 1: demux_2" {  } { { "demux_2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/demux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1 " "Found entity 1: demux_1" {  } { { "demux_1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "adc_controller.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/adc_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703926594713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_scaling_pwm instantiate_LFA.v(35) " "Verilog HDL Implicit Net warning at instantiate_LFA.v(35): created implicit net for \"freq_scaling_pwm\"" {  } { { "instantiate_LFA.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_follower " "Elaborating entity \"line_follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703926594769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:b2v_inst " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:b2v_inst\"" {  } { { "line_follower.v" "b2v_inst" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Following Line_Following:b2v_inst2 " "Elaborating entity \"Line_Following\" for hierarchy \"Line_Following:b2v_inst2\"" {  } { { "line_follower.v" "b2v_inst2" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(65) " "Verilog HDL assignment warning at Line_Following.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703926594794 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_a Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m1_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_b Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m1_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_a Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m2_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_b Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"m2_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"dc1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"dc2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "node Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"node\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1_R1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led1_R1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2_R2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led2_R2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3_R3 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led3_R3\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1_B1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led1_B1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2_B2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led2_B2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3_B3 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led3_B3\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1_G1 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led1_G1\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2_G2 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led2_G2\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594795 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3_G3 Line_Following.v(24) " "Verilog HDL Always Construct warning at Line_Following.v(24): inferring latch(es) for variable \"led3_G3\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703926594796 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3_G3 Line_Following.v(24) " "Inferred latch for \"led3_G3\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594796 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2_G2 Line_Following.v(24) " "Inferred latch for \"led2_G2\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594796 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1_G1 Line_Following.v(24) " "Inferred latch for \"led1_G1\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594796 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3_B3 Line_Following.v(24) " "Inferred latch for \"led3_B3\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594796 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2_B2 Line_Following.v(24) " "Inferred latch for \"led2_B2\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594796 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1_B1 Line_Following.v(24) " "Inferred latch for \"led1_B1\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3_R3 Line_Following.v(24) " "Inferred latch for \"led3_R3\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2_R2 Line_Following.v(24) " "Inferred latch for \"led2_R2\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1_R1 Line_Following.v(24) " "Inferred latch for \"led1_R1\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[0\] Line_Following.v(24) " "Inferred latch for \"node\[0\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[1\] Line_Following.v(24) " "Inferred latch for \"node\[1\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[2\] Line_Following.v(24) " "Inferred latch for \"node\[2\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node\[3\] Line_Following.v(24) " "Inferred latch for \"node\[3\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[0\] Line_Following.v(24) " "Inferred latch for \"dc2\[0\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[1\] Line_Following.v(24) " "Inferred latch for \"dc2\[1\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[2\] Line_Following.v(24) " "Inferred latch for \"dc2\[2\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc2\[3\] Line_Following.v(24) " "Inferred latch for \"dc2\[3\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[0\] Line_Following.v(24) " "Inferred latch for \"dc1\[0\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[1\] Line_Following.v(24) " "Inferred latch for \"dc1\[1\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[2\] Line_Following.v(24) " "Inferred latch for \"dc1\[2\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594797 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc1\[3\] Line_Following.v(24) " "Inferred latch for \"dc1\[3\]\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594798 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_b Line_Following.v(24) " "Inferred latch for \"m2_b\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594798 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_a Line_Following.v(24) " "Inferred latch for \"m2_a\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594798 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_b Line_Following.v(24) " "Inferred latch for \"m1_b\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594798 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_a Line_Following.v(24) " "Inferred latch for \"m1_a\" at Line_Following.v(24)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703926594798 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1 demux_1:b2v_inst3 " "Elaborating entity \"demux_1\" for hierarchy \"demux_1:b2v_inst3\"" {  } { { "line_follower.v" "b2v_inst3" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_2 demux_2:b2v_inst4 " "Elaborating entity \"demux_2\" for hierarchy \"demux_2:b2v_inst4\"" {  } { { "line_follower.v" "b2v_inst4" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst5 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst5\"" {  } { { "line_follower.v" "b2v_inst5" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator1 pwm_generator1:b2v_inst6 " "Elaborating entity \"pwm_generator1\" for hierarchy \"pwm_generator1:b2v_inst6\"" {  } { { "line_follower.v" "b2v_inst6" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator2 pwm_generator2:b2v_inst7 " "Elaborating entity \"pwm_generator2\" for hierarchy \"pwm_generator2:b2v_inst7\"" {  } { { "line_follower.v" "b2v_inst7" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703926594816 ""}
