# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EE493_Lab1.srcs/sim_1/new/clock_div_testbench.vhd" \

# Do not sort compile order
nosort
