// SPDX-License-Identifier: GPL-2.0 OR MIT
/*
 * Copyright (C) 2022 Sophgo Technology Inc. All rights reserved.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/irq.h>

#include "sg2042-cpus.dtsi"

#define SOC_PERIPHERAL_IRQ(nr) (nr)

/ {
	compatible = "sophgo,sg2042";
	#address-cells = <2>;
	#size-cells = <2>;
	dma-noncoherent;

	aliases {
		serial0 = &uart0;
	};

	/* the mem node will be updated by ZSBL. */
	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x00000000 0x00000000 0x00000000>;
	};

	memory@1 {
		device_type = "memory";
		reg = <0x00000000 0x00000001 0x00000000 0x00000000>;
	};

	memory@2 {
		device_type = "memory";
		reg = <0x00000000 0x00000002 0x00000000 0x00000000>;
	};

	memory@3 {
		device_type = "memory";
		reg = <0x00000000 0x00000003 0x00000000 0x00000000>;
	};

	pmu {
		compatible = "riscv,pmu";
		riscv,event-to-mhpmevent =
			<0x00003 0x00000000 0x00000010>,
			<0x00004 0x00000000 0x00000011>,
			<0x00005 0x00000000 0x00000007>,
			<0x00006 0x00000000 0x00000006>,
			<0x00008 0x00000000 0x00000027>,
			<0x00009 0x00000000 0x00000028>,
			<0x10000 0x00000000 0x0000000c>,
			<0x10001 0x00000000 0x0000000d>,
			<0x10002 0x00000000 0x0000000e>,
			<0x10003 0x00000000 0x0000000f>,
			<0x10008 0x00000000 0x00000001>,
			<0x10009 0x00000000 0x00000002>,
			<0x10010 0x00000000 0x00000010>,
			<0x10011 0x00000000 0x00000011>,
			<0x10012 0x00000000 0x00000012>,
			<0x10013 0x00000000 0x00000013>,
			<0x10019 0x00000000 0x00000004>,
			<0x10021 0x00000000 0x00000003>,
			<0x10030 0x00000000 0x0000001c>,
			<0x10031 0x00000000 0x0000001b>;
		riscv,event-to-mhpmcounters =
			<0x00003 0x00003 0xfffffff8>,
			<0x00004 0x00004 0xfffffff8>,
			<0x00005 0x00005 0xfffffff8>,
			<0x00006 0x00006 0xfffffff8>,
			<0x00007 0x00007 0xfffffff8>,
			<0x00008 0x00008 0xfffffff8>,
			<0x00009 0x00009 0xfffffff8>,
			<0x0000a 0x0000a 0xfffffff8>,
			<0x10000 0x10000 0xfffffff8>,
			<0x10001 0x10001 0xfffffff8>,
			<0x10002 0x10002 0xfffffff8>,
			<0x10003 0x10003 0xfffffff8>,
			<0x10008 0x10008 0xfffffff8>,
			<0x10009 0x10009 0xfffffff8>,
			<0x10010 0x10010 0xfffffff8>,
			<0x10011 0x10011 0xfffffff8>,
			<0x10012 0x10012 0xfffffff8>,
			<0x10013 0x10013 0xfffffff8>,
			<0x10019 0x10019 0xfffffff8>,
			<0x10021 0x10021 0xfffffff8>,
			<0x10030 0x10030 0xfffffff8>,
			<0x10031 0x10031 0xfffffff8>;
		riscv,raw-event-to-mhpmcounters =
			<0x00000000 0x00000001 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000002 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000003 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000004 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000005 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000006 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000007 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000008 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000009 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000000a 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000000b 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000000c 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000000d 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000000e 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000000f 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000010 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000011 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000012 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000013 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000014 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000015 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000016 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000017 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000018 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000019 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000001a 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000001b 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000001c 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000001d 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000001e 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000001f 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000020 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000021 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000022 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000023 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000024 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000025 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000026 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000027 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000028 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x00000029 0xffffffff 0xffffffff 0xfffffff8>,
			<0x00000000 0x0000002a 0xffffffff 0xffffffff 0xfffffff8>;
	};

	soc: soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		clint_mswi: interrupt-controller@7094000000 {
			compatible = "sophgo,sg2042-clint-mswi", "thead,c900-clint-mswi";
			reg = <0x00000070 0x94000000 0x00000000 0x00004000>;
			interrupts-extended = <&cpu0_intc 3>,
					      <&cpu1_intc 3>,
					      <&cpu2_intc 3>,
					      <&cpu3_intc 3>,
					      <&cpu4_intc 3>,
					      <&cpu5_intc 3>,
					      <&cpu6_intc 3>,
					      <&cpu7_intc 3>,
					      <&cpu8_intc 3>,
					      <&cpu9_intc 3>,
					      <&cpu10_intc 3>,
					      <&cpu11_intc 3>,
					      <&cpu12_intc 3>,
					      <&cpu13_intc 3>,
					      <&cpu14_intc 3>,
					      <&cpu15_intc 3>,
					      <&cpu16_intc 3>,
					      <&cpu17_intc 3>,
					      <&cpu18_intc 3>,
					      <&cpu19_intc 3>,
					      <&cpu20_intc 3>,
					      <&cpu21_intc 3>,
					      <&cpu22_intc 3>,
					      <&cpu23_intc 3>,
					      <&cpu24_intc 3>,
					      <&cpu25_intc 3>,
					      <&cpu26_intc 3>,
					      <&cpu27_intc 3>,
					      <&cpu28_intc 3>,
					      <&cpu29_intc 3>,
					      <&cpu30_intc 3>,
					      <&cpu31_intc 3>,
					      <&cpu32_intc 3>,
					      <&cpu33_intc 3>,
					      <&cpu34_intc 3>,
					      <&cpu35_intc 3>,
					      <&cpu36_intc 3>,
					      <&cpu37_intc 3>,
					      <&cpu38_intc 3>,
					      <&cpu39_intc 3>,
					      <&cpu40_intc 3>,
					      <&cpu41_intc 3>,
					      <&cpu42_intc 3>,
					      <&cpu43_intc 3>,
					      <&cpu44_intc 3>,
					      <&cpu45_intc 3>,
					      <&cpu46_intc 3>,
					      <&cpu47_intc 3>,
					      <&cpu48_intc 3>,
					      <&cpu49_intc 3>,
					      <&cpu50_intc 3>,
					      <&cpu51_intc 3>,
					      <&cpu52_intc 3>,
					      <&cpu53_intc 3>,
					      <&cpu54_intc 3>,
					      <&cpu55_intc 3>,
					      <&cpu56_intc 3>,
					      <&cpu57_intc 3>,
					      <&cpu58_intc 3>,
					      <&cpu59_intc 3>,
					      <&cpu60_intc 3>,
					      <&cpu61_intc 3>,
					      <&cpu62_intc 3>,
					      <&cpu63_intc 3>;
		};

		clint_mtimer0: timer@70ac000000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac000000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu0_intc 7>,
					      <&cpu1_intc 7>,
					      <&cpu2_intc 7>,
					      <&cpu3_intc 7>;
		};

		clint_mtimer1: timer@70ac010000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac010000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu4_intc 7>,
					      <&cpu5_intc 7>,
					      <&cpu6_intc 7>,
					      <&cpu7_intc 7>;
		};

		clint_mtimer2: timer@70ac020000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac020000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu8_intc 7>,
					      <&cpu9_intc 7>,
					      <&cpu10_intc 7>,
					      <&cpu11_intc 7>;
		};

		clint_mtimer3: timer@70ac030000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac030000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu12_intc 7>,
					      <&cpu13_intc 7>,
					      <&cpu14_intc 7>,
					      <&cpu15_intc 7>;
		};

		clint_mtimer4: timer@70ac040000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac040000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu16_intc 7>,
					      <&cpu17_intc 7>,
					      <&cpu18_intc 7>,
					      <&cpu19_intc 7>;
		};

		clint_mtimer5: timer@70ac050000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac050000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu20_intc 7>,
					      <&cpu21_intc 7>,
					      <&cpu22_intc 7>,
					      <&cpu23_intc 7>;
		};

		clint_mtimer6: timer@70ac060000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac060000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu24_intc 7>,
					      <&cpu25_intc 7>,
					      <&cpu26_intc 7>,
					      <&cpu27_intc 7>;
		};

		clint_mtimer7: timer@70ac070000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac070000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu28_intc 7>,
					      <&cpu29_intc 7>,
					      <&cpu30_intc 7>,
					      <&cpu31_intc 7>;
		};

		clint_mtimer8: timer@70ac080000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac080000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu32_intc 7>,
					      <&cpu33_intc 7>,
					      <&cpu34_intc 7>,
					      <&cpu35_intc 7>;
		};

		clint_mtimer9: timer@70ac090000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac090000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu36_intc 7>,
					      <&cpu37_intc 7>,
					      <&cpu38_intc 7>,
					      <&cpu39_intc 7>;
		};

		clint_mtimer10: timer@70ac0a0000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac0a0000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu40_intc 7>,
					      <&cpu41_intc 7>,
					      <&cpu42_intc 7>,
					      <&cpu43_intc 7>;
		};

		clint_mtimer11: timer@70ac0b0000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac0b0000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu44_intc 7>,
					      <&cpu45_intc 7>,
					      <&cpu46_intc 7>,
					      <&cpu47_intc 7>;
		};

		clint_mtimer12: timer@70ac0c0000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac0c0000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu48_intc 7>,
					      <&cpu49_intc 7>,
					      <&cpu50_intc 7>,
					      <&cpu51_intc 7>;
		};

		clint_mtimer13: timer@70ac0d0000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac0d0000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu52_intc 7>,
					      <&cpu53_intc 7>,
					      <&cpu54_intc 7>,
					      <&cpu55_intc 7>;
		};

		clint_mtimer14: timer@70ac0e0000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac0e0000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu56_intc 7>,
					      <&cpu57_intc 7>,
					      <&cpu58_intc 7>,
					      <&cpu59_intc 7>;
		};

		clint_mtimer15: timer@70ac0f0000 {
			compatible = "sophgo,sg2042-clint-mtimer", "thead,c900-clint-mtimer";
			reg = <0x00000070 0xac0f0000 0x00000000 0x00007ff8>;
			interrupts-extended = <&cpu60_intc 7>,
					      <&cpu61_intc 7>,
					      <&cpu62_intc 7>,
					      <&cpu63_intc 7>;
		};

		intc: interrupt-controller@7090000000 {
			compatible = "sophgo,sg2042-plic", "thead,c900-plic";
			#address-cells = <0>;
			#interrupt-cells = <2>;
			reg = <0x00000070 0x90000000 0x00000000 0x04000000>;
			interrupt-controller;
			interrupts-extended =
				<&cpu0_intc 0xffffffff>,  <&cpu0_intc 9>,
				<&cpu1_intc 0xffffffff>,  <&cpu1_intc 9>,
				<&cpu2_intc 0xffffffff>,  <&cpu2_intc 9>,
				<&cpu3_intc 0xffffffff>,  <&cpu3_intc 9>,
				<&cpu4_intc 0xffffffff>,  <&cpu4_intc 9>,
				<&cpu5_intc 0xffffffff>,  <&cpu5_intc 9>,
				<&cpu6_intc 0xffffffff>,  <&cpu6_intc 9>,
				<&cpu7_intc 0xffffffff>,  <&cpu7_intc 9>,
				<&cpu8_intc 0xffffffff>,  <&cpu8_intc 9>,
				<&cpu9_intc 0xffffffff>,  <&cpu9_intc 9>,
				<&cpu10_intc 0xffffffff>, <&cpu10_intc 9>,
				<&cpu11_intc 0xffffffff>, <&cpu11_intc 9>,
				<&cpu12_intc 0xffffffff>, <&cpu12_intc 9>,
				<&cpu13_intc 0xffffffff>, <&cpu13_intc 9>,
				<&cpu14_intc 0xffffffff>, <&cpu14_intc 9>,
				<&cpu15_intc 0xffffffff>, <&cpu15_intc 9>,
				<&cpu16_intc 0xffffffff>, <&cpu16_intc 9>,
				<&cpu17_intc 0xffffffff>, <&cpu17_intc 9>,
				<&cpu18_intc 0xffffffff>, <&cpu18_intc 9>,
				<&cpu19_intc 0xffffffff>, <&cpu19_intc 9>,
				<&cpu20_intc 0xffffffff>, <&cpu20_intc 9>,
				<&cpu21_intc 0xffffffff>, <&cpu21_intc 9>,
				<&cpu22_intc 0xffffffff>, <&cpu22_intc 9>,
				<&cpu23_intc 0xffffffff>, <&cpu23_intc 9>,
				<&cpu24_intc 0xffffffff>, <&cpu24_intc 9>,
				<&cpu25_intc 0xffffffff>, <&cpu25_intc 9>,
				<&cpu26_intc 0xffffffff>, <&cpu26_intc 9>,
				<&cpu27_intc 0xffffffff>, <&cpu27_intc 9>,
				<&cpu28_intc 0xffffffff>, <&cpu28_intc 9>,
				<&cpu29_intc 0xffffffff>, <&cpu29_intc 9>,
				<&cpu30_intc 0xffffffff>, <&cpu30_intc 9>,
				<&cpu31_intc 0xffffffff>, <&cpu31_intc 9>,
				<&cpu32_intc 0xffffffff>, <&cpu32_intc 9>,
				<&cpu33_intc 0xffffffff>, <&cpu33_intc 9>,
				<&cpu34_intc 0xffffffff>, <&cpu34_intc 9>,
				<&cpu35_intc 0xffffffff>, <&cpu35_intc 9>,
				<&cpu36_intc 0xffffffff>, <&cpu36_intc 9>,
				<&cpu37_intc 0xffffffff>, <&cpu37_intc 9>,
				<&cpu38_intc 0xffffffff>, <&cpu38_intc 9>,
				<&cpu39_intc 0xffffffff>, <&cpu39_intc 9>,
				<&cpu40_intc 0xffffffff>, <&cpu40_intc 9>,
				<&cpu41_intc 0xffffffff>, <&cpu41_intc 9>,
				<&cpu42_intc 0xffffffff>, <&cpu42_intc 9>,
				<&cpu43_intc 0xffffffff>, <&cpu43_intc 9>,
				<&cpu44_intc 0xffffffff>, <&cpu44_intc 9>,
				<&cpu45_intc 0xffffffff>, <&cpu45_intc 9>,
				<&cpu46_intc 0xffffffff>, <&cpu46_intc 9>,
				<&cpu47_intc 0xffffffff>, <&cpu47_intc 9>,
				<&cpu48_intc 0xffffffff>, <&cpu48_intc 9>,
				<&cpu49_intc 0xffffffff>, <&cpu49_intc 9>,
				<&cpu50_intc 0xffffffff>, <&cpu50_intc 9>,
				<&cpu51_intc 0xffffffff>, <&cpu51_intc 9>,
				<&cpu52_intc 0xffffffff>, <&cpu52_intc 9>,
				<&cpu53_intc 0xffffffff>, <&cpu53_intc 9>,
				<&cpu54_intc 0xffffffff>, <&cpu54_intc 9>,
				<&cpu55_intc 0xffffffff>, <&cpu55_intc 9>,
				<&cpu56_intc 0xffffffff>, <&cpu56_intc 9>,
				<&cpu57_intc 0xffffffff>, <&cpu57_intc 9>,
				<&cpu58_intc 0xffffffff>, <&cpu58_intc 9>,
				<&cpu59_intc 0xffffffff>, <&cpu59_intc 9>,
				<&cpu60_intc 0xffffffff>, <&cpu60_intc 9>,
				<&cpu61_intc 0xffffffff>, <&cpu61_intc 9>,
				<&cpu62_intc 0xffffffff>, <&cpu62_intc 9>,
				<&cpu63_intc 0xffffffff>, <&cpu63_intc 9>;
			riscv,ndev = <224>;
		};

		uart0: serial@7040000000 {
			compatible = "sophgo,sg2042-uart", "snps,dw-apb-uart";
			reg = <0x00000070 0x40000000 0x00000000 0x00001000>;
			interrupt-parent = <&intc>;
			interrupts = <SOC_PERIPHERAL_IRQ(112) IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <500000000>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};
	};
};
