=====
SETUP
0.089
9.663
9.752
BRAM_acq/data_out_1_4_s0
1.800
2.258
initialize/PSRAM1/n706_s11
3.546
4.578
initialize/PSRAM1/n706_s7
5.399
6.431
initialize/PSRAM1/n706_s2
7.405
8.227
initialize/PSRAM1/n706_s0
8.564
9.663
initialize/PSRAM1/mem_sio_reg_1_0_s0
9.663
=====
SETUP
0.420
9.332
9.752
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n706_s16
3.409
4.508
initialize/PSRAM1/n706_s13
4.513
5.335
initialize/PSRAM1/n706_s8
6.140
6.765
initialize/PSRAM1/n714_s1
7.189
7.814
initialize/PSRAM1/n714_s0
8.233
9.332
initialize/PSRAM1/mem_sio_reg_3_0_s0
9.332
=====
SETUP
0.487
9.265
9.752
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n706_s16
3.409
4.508
initialize/PSRAM1/n706_s13
4.513
5.335
initialize/PSRAM1/n706_s8
6.140
6.765
initialize/PSRAM1/n710_s1
7.189
7.814
initialize/PSRAM1/n710_s0
8.233
9.265
initialize/PSRAM1/mem_sio_reg_2_0_s0
9.265
=====
SETUP
0.999
9.110
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM1/mem_ce_d_s
2.756
3.855
initialize/PSRAM1/n766_s5
4.675
5.300
initialize/PSRAM1/n766_s4
5.719
6.751
initialize/PSRAM1/n766_s3
7.747
8.773
initialize/PSRAM1/ended_s2
9.110
=====
SETUP
1.048
8.704
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM1/mem_ce_d_s
2.756
3.855
initialize/PSRAM1/n766_s5
4.675
5.300
initialize/PSRAM1/n766_s4
5.719
6.751
initialize/PSRAM1/ended_s2
8.704
=====
SETUP
1.085
8.667
9.752
BRAM_acq/data_out_1_6_s0
1.800
2.258
initialize/PSRAM1/n883_s13
3.710
4.742
initialize/PSRAM1/n883_s11
4.748
5.847
initialize/PSRAM1/n883_s10
7.635
8.667
initialize/PSRAM1/n817_s0
8.667
=====
SETUP
1.138
8.614
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM1/mem_ce_d_s
2.756
3.855
initialize/PSRAM1/n766_s5
4.675
5.300
initialize/PSRAM1/n766_s4
5.719
6.751
initialize/PSRAM1/n772_s1
7.582
8.614
initialize/PSRAM1/counter_0_s0
8.614
=====
SETUP
1.138
8.614
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM1/mem_ce_d_s
2.756
3.855
initialize/PSRAM1/n766_s5
4.675
5.300
initialize/PSRAM1/n766_s4
5.719
6.751
initialize/PSRAM1/n768_s1
7.582
8.614
initialize/PSRAM1/counter_4_s0
8.614
=====
SETUP
1.210
8.542
9.752
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n843_s11
3.554
4.580
initialize/PSRAM1/n843_s14
5.003
6.035
initialize/PSRAM1/n843_s12
7.510
8.542
initialize/PSRAM1/n816_s0
8.542
=====
SETUP
1.351
8.758
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.650
initialize/PSRAM1/n773_s1
5.077
6.176
initialize/PSRAM1/burst_counter_6_s4
6.991
8.052
initialize/PSRAM1/burst_counter_0_s0
8.758
=====
SETUP
1.351
8.758
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.650
initialize/PSRAM1/n773_s1
5.077
6.176
initialize/PSRAM1/burst_counter_6_s4
6.991
8.052
initialize/PSRAM1/burst_counter_1_s0
8.758
=====
SETUP
1.457
8.295
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM1/mem_ce_d_s
2.756
3.855
initialize/PSRAM1/n766_s5
4.675
5.300
initialize/PSRAM1/n766_s4
5.719
6.751
initialize/PSRAM1/n769_s1
7.263
8.295
initialize/PSRAM1/counter_3_s0
8.295
=====
SETUP
1.631
8.121
9.752
BRAM_acq/data_out_1_5_s0
1.800
2.258
initialize/PSRAM1/n923_s14
3.881
4.913
initialize/PSRAM1/n923_s12
6.052
7.084
initialize/PSRAM1/n923_s10
7.089
8.121
initialize/PSRAM1/n818_s0
8.121
=====
SETUP
1.704
8.405
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.650
initialize/PSRAM1/n773_s1
5.077
6.176
initialize/PSRAM1/burst_counter_6_s4
6.991
8.052
initialize/PSRAM1/burst_counter_2_s0
8.405
=====
SETUP
1.704
8.405
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.650
initialize/PSRAM1/n773_s1
5.077
6.176
initialize/PSRAM1/burst_counter_6_s4
6.991
8.052
initialize/PSRAM1/burst_counter_3_s0
8.405
=====
SETUP
1.704
8.405
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.650
initialize/PSRAM1/n773_s1
5.077
6.176
initialize/PSRAM1/burst_counter_6_s4
6.991
8.052
initialize/PSRAM1/burst_counter_4_s0
8.405
=====
SETUP
1.704
8.405
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.650
initialize/PSRAM1/n773_s1
5.077
6.176
initialize/PSRAM1/burst_counter_6_s4
6.991
8.052
initialize/PSRAM1/burst_counter_5_s0
8.405
=====
SETUP
1.704
8.405
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.650
initialize/PSRAM1/n773_s1
5.077
6.176
initialize/PSRAM1/burst_counter_6_s4
6.991
8.052
initialize/PSRAM1/burst_counter_6_s0
8.405
=====
SETUP
1.777
7.974
9.752
read_write_1_s1
1.800
2.258
initialize/PSRAM1/n706_s4
3.745
4.567
initialize/PSRAM1/n706_s1
5.057
6.156
initialize/PSRAM1/n855_s2
7.152
7.974
initialize/PSRAM1/n856_s1
7.974
=====
SETUP
1.889
8.220
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.688
initialize/PSRAM1/n1499_s0
5.999
6.624
initialize/PSRAM1/data_out_1_5_s0
8.220
=====
SETUP
1.889
8.220
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.688
initialize/PSRAM1/n1499_s0
5.999
6.624
initialize/PSRAM1/data_out_1_8_s0
8.220
=====
SETUP
1.889
8.220
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.688
initialize/PSRAM1/n1499_s0
5.999
6.624
initialize/PSRAM1/data_out_1_9_s0
8.220
=====
SETUP
1.889
8.220
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.688
initialize/PSRAM1/n1499_s0
5.999
6.624
initialize/PSRAM1/data_out_1_10_s0
8.220
=====
SETUP
1.889
8.220
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.688
initialize/PSRAM1/n1499_s0
5.999
6.624
initialize/PSRAM1/data_out_1_13_s0
8.220
=====
SETUP
1.889
8.220
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM1/n717_s2
3.589
4.688
initialize/PSRAM1/n1499_s0
5.999
6.624
initialize/PSRAM1/data_out_1_14_s0
8.220
=====
HOLD
0.479
2.305
1.827
data_in_2_s0
1.741
2.074
BRAM_pp/BRAM_uart/sdpb_inst_0
2.305
=====
HOLD
0.570
2.310
1.741
debuttonA/deb_button/OUT_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_0_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[6]_7_s0
1.741
2.074
UART1/samples_after_7_s0
2.310
=====
HOLD
0.570
2.310
1.741
BRAM_pp/data_out_7_s0
1.741
2.074
read_7_s0
2.310
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM1/data_out_3_8_s0
10.085
10.418
initialize/PSRAM1/data_out_3_12_s0
10.656
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM1/data_out_3_9_s0
10.085
10.418
initialize/PSRAM1/data_out_3_13_s0
10.656
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM1/data_out_2_7_s0
10.085
10.418
initialize/PSRAM1/data_out_2_11_s0
10.656
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM1/data_out_2_8_s0
10.085
10.418
initialize/PSRAM1/data_out_2_12_s0
10.656
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM1/data_out_1_5_s0
10.085
10.418
initialize/PSRAM1/data_out_1_9_s0
10.656
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM1/data_out_1_9_s0
10.085
10.418
initialize/PSRAM1/data_out_1_13_s0
10.656
=====
HOLD
0.571
2.312
1.741
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_3_s0
2.312
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_5_s0
1.741
2.074
debuttonA/deb_button/shift_6_s0
2.312
=====
HOLD
0.577
2.317
1.741
UART1/dataIn_2_s0
1.741
2.074
UART1/dataIn_1_s0
2.317
=====
HOLD
0.577
2.317
1.741
UART1/dataIn_5_s0
1.741
2.074
UART1/dataIn_4_s0
2.317
=====
HOLD
0.582
2.323
1.741
debuttonA/deb_button/shift_3_s0
1.741
2.074
debuttonA/deb_button/shift_4_s0
2.323
=====
HOLD
0.582
2.323
1.741
debuttonA/deb_button/shift_4_s0
1.741
2.074
debuttonA/deb_button/shift_5_s0
2.323
=====
HOLD
0.678
2.579
1.901
BRAM_pp/rd_ad_6_s1
1.741
2.074
BRAM_pp/BRAM_uart/sdpb_inst_1
2.579
=====
HOLD
0.678
2.579
1.901
BRAM_pp/rd_ad_3_s1
1.741
2.074
BRAM_pp/BRAM_uart/sdpb_inst_1
2.579
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM1/n856_s1
10.085
10.418
initialize/PSRAM1/n855_s2
10.420
10.792
initialize/PSRAM1/n856_s1
10.792
=====
HOLD
0.708
2.448
1.741
BRAM_acq/samples_written_1_s3
1.741
2.074
BRAM_acq/n349_s3
2.076
2.448
BRAM_acq/samples_written_1_s3
2.448
=====
HOLD
0.708
2.448
1.741
BRAM_acq/samples_written_4_s4
1.741
2.074
BRAM_acq/n346_s4
2.076
2.448
BRAM_acq/samples_written_4_s4
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_2_s2
1.741
2.074
UART1/n1000_s18
2.076
2.448
UART1/txCounter_2_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_8_s2
1.741
2.074
UART1/n994_s18
2.076
2.448
UART1/txCounter_8_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_10_s2
1.741
2.074
UART1/n992_s18
2.076
2.448
UART1/txCounter_10_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/rxBitNumber_1_s0
1.741
2.074
UART1/n178_s9
2.076
2.448
UART1/rxBitNumber_1_s0
2.448
