0.7
2020.1
May 27 2020
20:09:33
E:/Class/FPGA_class/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Class/FPGA_class/project_4/project_4.srcs/sim_1/new/rptest.v,1667799016,verilog,,,,rptest,,,,,,,,
E:/Class/FPGA_class/project_4/project_4.srcs/sources_1/new/rpcounter.v,1667798058,verilog,,E:/Class/FPGA_class/project_4/project_4.srcs/sim_1/new/rptest.v,,Dff;Tff;rpcounter,,,,,,,,
