m255
K3
13
cModel Technology
Z0 d/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test
T_opt
Z1 VQB@L@[IZb<EOaae9nUo>60
Z2 04 13 10 work reg_swap_load behavioral 1
Z3 =1-c8d9d233c371-6668d5f1-a8860-544c
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 n@_opt
Z6 OL;O;6.6g;45
Z7 d/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test
T_opt1
Z8 V`h>IIl=dDU4boe=cRQnJg1
R2
Z9 =1-c8d9d233c371-6668d52a-161e1-5358
R4
Z10 n@_opt1
R6
R7
Ereg_swap_load
Z11 w1718146533
Z12 DPx17 __model_tech/ieee 11 numeric_std 0 22 =NSdli^?T5OD8;4F<blj<3
Z13 DPx17 __model_tech/ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
Z14 DPx17 __model_tech/ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
Z15 DPx17 __model_tech/ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
32
R7
Z16 8test.vhd
Z17 Ftest.vhd
l0
L7
Z18 VVzJT1VRFT^>OOzEQQM=Q63
Z19 OL;C;6.6g;45
Z20 tExplicit 1
Z21 !s100 n_1_^Rz_d37gfz6oIV4;93
Abehavioral
R12
R13
R14
R15
DEx57 /nfs/home/a/ac_pate/COEN313/Basic-FPGA-Projects/test/work 13 reg_swap_load 0 22 VzJT1VRFT^>OOzEQQM=Q63
32
Mx4 17 __model_tech/ieee 14 std_logic_1164
Mx3 17 __model_tech/ieee 18 std_logic_unsigned
Mx2 17 __model_tech/ieee 15 std_logic_arith
Mx1 17 __model_tech/ieee 11 numeric_std
l20
L18
Z22 V:e43kiEMWI0?I3dj]@_0o2
R19
R20
Z23 !s100 O]i>BHh=MNCF>FdE>4dka1
