Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 22 08:37:23 2021
| Host         : LAPTOP-7F5OQ7U4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7286)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1320)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7286)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1320)
---------------------------------------------------
 There are 1320 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.135     -833.378                    306                14368        0.056        0.000                      0                14368        1.100        0.000                       0                 10547  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           1.973        0.000                      0                   46        0.237        0.000                      0                   46        4.232        0.000                       0                   360  
  clkout2          34.652        0.000                      0                  290        0.056        0.000                      0                  290       19.358        0.000                       0                   161  
  clkout3          43.029        0.000                      0                12721        0.103        0.000                      0                12721       49.232        0.000                       0                 10022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -0.706      -36.167                    116                  594        0.119        0.000                      0                  594  
clkout3       clkout0            -5.135     -832.305                    297                  881        0.977        0.000                      0                  881  
clkout0       clkout2             6.007        0.000                      0                   12        0.197        0.000                      0                   12  
clkout3       clkout2            11.122        0.000                      0                  128        3.213        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 96.179        0.000                      0                   32        0.813        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y11   CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_24_26/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.803ns  (logic 0.885ns (31.575%)  route 1.918ns (68.425%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.390     2.796    vga/MEMBUF_reg_0_63_24_26/WCLK
    SLICE_X62Y139        RAMD64E                                      r  vga/MEMBUF_reg_0_63_24_26/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.496 r  vga/MEMBUF_reg_0_63_24_26/RAMC/O
                         net (fo=1, routed)           0.672     4.168    vga/MEMBUF_reg_0_63_24_26_n_3
    SLICE_X71Y141        LUT3 (Prop_lut3_I2_O)        0.049     4.217 r  vga/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.636     4.853    vga/U12/MEMDATA[18]
    SLICE_X81Y141        LUT5 (Prop_lut5_I4_O)        0.136     4.989 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.610     5.599    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.255     8.349    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.601     7.749    
                         clock uncertainty           -0.066     7.683    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.572    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_30_30/DP/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.753ns  (logic 0.887ns (32.218%)  route 1.866ns (67.782%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 8.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns = ( 2.798 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.392     2.798    vga/MEMBUF_reg_0_63_30_30/WCLK
    SLICE_X58Y141        RAMD64E                                      r  vga/MEMBUF_reg_0_63_30_30/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y141        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.498 r  vga/MEMBUF_reg_0_63_30_30/DP/O
                         net (fo=1, routed)           0.539     4.036    vga/MEMBUF_reg_0_63_30_30_n_1
    SLICE_X59Y142        LUT3 (Prop_lut3_I2_O)        0.051     4.087 r  vga/data_buf_reg_0_3_30_31_i_8/O
                         net (fo=1, routed)           0.774     4.861    vga/U12/MEMDATA[22]
    SLICE_X87Y142        LUT5 (Prop_lut5_I4_O)        0.136     4.997 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.554     5.551    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.257     8.351    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.601     7.751    
                         clock uncertainty           -0.066     7.685    
    SLICE_X74Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.589    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_3_5/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.704ns  (logic 0.786ns (29.065%)  route 1.918ns (70.935%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 8.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.213ns = ( 2.787 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.381     2.787    vga/MEMBUF_reg_0_63_3_5/WCLK
    SLICE_X66Y130        RAMD64E                                      r  vga/MEMBUF_reg_0_63_3_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y130        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.487 r  vga/MEMBUF_reg_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.635     4.122    vga/MEMBUF_reg_0_63_3_5_n_3
    SLICE_X79Y129        LUT3 (Prop_lut3_I2_O)        0.043     4.165 r  vga/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.812     4.977    vga/U12/MEMDATA[0]
    SLICE_X67Y140        LUT5 (Prop_lut5_I4_O)        0.043     5.020 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.471     5.491    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X66Y140        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.257     8.351    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X66Y140        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.580     7.772    
                         clock uncertainty           -0.066     7.706    
    SLICE_X66Y140        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.559    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_21_23/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.705ns  (logic 0.891ns (32.941%)  route 1.814ns (67.059%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 8.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.205ns = ( 2.795 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.389     2.795    vga/MEMBUF_reg_0_63_21_23/WCLK
    SLICE_X74Y141        RAMD64E                                      r  vga/MEMBUF_reg_0_63_21_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y141        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.501 r  vga/MEMBUF_reg_0_63_21_23/RAMB/O
                         net (fo=1, routed)           0.439     3.940    vga/MEMBUF_reg_0_63_21_23_n_2
    SLICE_X77Y141        LUT3 (Prop_lut3_I2_O)        0.049     3.989 r  vga/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=1, routed)           0.774     4.762    vga/U12/MEMDATA[14]
    SLICE_X91Y141        LUT5 (Prop_lut5_I4_O)        0.136     4.898 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.601     5.500    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.257     8.351    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.601     7.751    
                         clock uncertainty           -0.066     7.685    
    SLICE_X66Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.573    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_27_29/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.643ns  (logic 0.897ns (33.937%)  route 1.746ns (66.063%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 8.349 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.203ns = ( 2.797 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.391     2.797    vga/MEMBUF_reg_0_63_27_29/WCLK
    SLICE_X70Y142        RAMD64E                                      r  vga/MEMBUF_reg_0_63_27_29/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y142        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.503 r  vga/MEMBUF_reg_0_63_27_29/RAMB/O
                         net (fo=1, routed)           0.546     4.049    vga/MEMBUF_reg_0_63_27_29_n_2
    SLICE_X71Y141        LUT3 (Prop_lut3_I2_O)        0.054     4.103 r  vga/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=1, routed)           0.640     4.743    vga/U12/MEMDATA[20]
    SLICE_X82Y141        LUT5 (Prop_lut5_I4_O)        0.137     4.880 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.560     5.440    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.255     8.349    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.601     7.749    
                         clock uncertainty           -0.066     7.683    
    SLICE_X78Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.571    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.571    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_6_8/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.606ns  (logic 0.786ns (30.160%)  route 1.820ns (69.840%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.219ns = ( 2.781 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.375     2.781    vga/MEMBUF_reg_0_63_6_8/WCLK
    SLICE_X78Y128        RAMD64E                                      r  vga/MEMBUF_reg_0_63_6_8/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y128        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.481 r  vga/MEMBUF_reg_0_63_6_8/RAMC/O
                         net (fo=1, routed)           0.348     3.829    vga/MEMBUF_reg_0_63_6_8_n_3
    SLICE_X79Y128        LUT3 (Prop_lut3_I2_O)        0.043     3.872 r  vga/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.640     4.512    vga/U12/MEMDATA[3]
    SLICE_X84Y128        LUT5 (Prop_lut5_I4_O)        0.043     4.555 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.832     5.387    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X66Y139        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     8.350    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X66Y139        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.601     7.750    
                         clock uncertainty           -0.066     7.684    
    SLICE_X66Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.573    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_12_14/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.579ns  (logic 0.782ns (30.324%)  route 1.797ns (69.676%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns = ( 2.798 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.392     2.798    vga/MEMBUF_reg_128_191_12_14/WCLK
    SLICE_X58Y140        RAMD64E                                      r  vga/MEMBUF_reg_128_191_12_14/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y140        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.494 r  vga/MEMBUF_reg_128_191_12_14/RAMA/O
                         net (fo=1, routed)           0.261     3.755    vga/MEMBUF_reg_128_191_12_14_n_1
    SLICE_X59Y140        LUT3 (Prop_lut3_I0_O)        0.043     3.798 r  vga/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.922     4.720    vga/U12/MEMDATA[6]
    SLICE_X91Y141        LUT5 (Prop_lut5_I4_O)        0.043     4.763 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.613     5.377    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X66Y142        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.258     8.352    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X66Y142        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.601     7.752    
                         clock uncertainty           -0.066     7.686    
    SLICE_X66Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.590    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_9_11/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.493ns  (logic 0.891ns (35.734%)  route 1.602ns (64.266%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 8.350 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns = ( 2.792 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.386     2.792    vga/MEMBUF_reg_0_63_9_11/WCLK
    SLICE_X82Y128        RAMD64E                                      r  vga/MEMBUF_reg_0_63_9_11/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.498 r  vga/MEMBUF_reg_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.439     3.937    vga/MEMBUF_reg_0_63_9_11_n_2
    SLICE_X83Y127        LUT3 (Prop_lut3_I2_O)        0.049     3.986 r  vga/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.523     4.509    vga/U12/MEMDATA[5]
    SLICE_X76Y129        LUT5 (Prop_lut5_I4_O)        0.136     4.645 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.640     5.285    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X66Y139        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     8.350    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X66Y139        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.674     7.677    
                         clock uncertainty           -0.066     7.611    
    SLICE_X66Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.499    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.499    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_15_17/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.490ns  (logic 0.792ns (31.803%)  route 1.698ns (68.197%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 8.352 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns = ( 2.798 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.392     2.798    vga/MEMBUF_reg_128_191_15_17/WCLK
    SLICE_X62Y142        RAMD64E                                      r  vga/MEMBUF_reg_128_191_15_17/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y142        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.504 r  vga/MEMBUF_reg_128_191_15_17/RAMB/O
                         net (fo=1, routed)           0.550     4.053    vga/MEMBUF_reg_128_191_15_17_n_2
    SLICE_X72Y141        LUT3 (Prop_lut3_I0_O)        0.043     4.096 r  vga/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=1, routed)           0.574     4.671    vga/U12/MEMDATA[10]
    SLICE_X82Y141        LUT5 (Prop_lut5_I4_O)        0.043     4.714 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.574     5.288    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X66Y142        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.258     8.352    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X66Y142        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.601     7.752    
                         clock uncertainty           -0.066     7.686    
    SLICE_X66Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.574    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_18_20/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.477ns  (logic 0.887ns (35.814%)  route 1.590ns (64.186%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 8.351 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns = ( 2.796 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.390     2.796    vga/MEMBUF_reg_128_191_18_20/WCLK
    SLICE_X70Y140        RAMD64E                                      r  vga/MEMBUF_reg_128_191_18_20/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.496 r  vga/MEMBUF_reg_128_191_18_20/RAMC/O
                         net (fo=1, routed)           0.617     4.113    vga/MEMBUF_reg_128_191_18_20_n_3
    SLICE_X75Y141        LUT3 (Prop_lut3_I0_O)        0.051     4.164 r  vga/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=1, routed)           0.415     4.579    vga/U12/MEMDATA[12]
    SLICE_X81Y142        LUT5 (Prop_lut5_I4_O)        0.136     4.715 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.558     5.273    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.257     8.351    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.601     7.751    
                         clock uncertainty           -0.066     7.685    
    SLICE_X66Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.574    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  2.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.650%)  route 0.384ns (79.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.539    -0.654    vga/CLK_OUT1
    SLICE_X75Y155        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.384    -0.169    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.772    -0.687    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.589    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.406    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.100ns (20.182%)  route 0.395ns (79.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.539    -0.654    vga/CLK_OUT1
    SLICE_X75Y154        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.395    -0.158    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.772    -0.687    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.589    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.406    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.100ns (20.182%)  route 0.395ns (79.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.539    -0.654    vga/CLK_OUT1
    SLICE_X75Y153        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.395    -0.158    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.772    -0.687    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.589    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.406    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.100ns (19.051%)  route 0.425ns (80.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.539    -0.654    vga/CLK_OUT1
    SLICE_X75Y154        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.425    -0.129    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.772    -0.687    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.589    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.406    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.100ns (18.801%)  route 0.432ns (81.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.539    -0.654    vga/CLK_OUT1
    SLICE_X75Y155        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.432    -0.122    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.772    -0.687    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.589    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.406    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.100ns (18.614%)  route 0.437ns (81.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.539    -0.654    vga/CLK_OUT1
    SLICE_X75Y153        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.437    -0.116    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.772    -0.687    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.589    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.406    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.118ns (21.478%)  route 0.431ns (78.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.539    -0.654    vga/CLK_OUT1
    SLICE_X74Y153        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y153        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.431    -0.104    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.772    -0.687    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.589    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.406    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 vga/strdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.275ns (35.114%)  route 0.508ns (64.886%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.542    -0.651    vga/CLK_OUT1
    SLICE_X81Y158        FDRE                                         r  vga/strdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDRE (Prop_fdre_C_Q)         0.100    -0.551 r  vga/strdata_reg[14]/Q
                         net (fo=1, routed)           0.057    -0.494    vga/U12/strdata[13]
    SLICE_X80Y158        LUT6 (Prop_lut6_I5_O)        0.028    -0.466 r  vga/U12/ascii_code[6]_i_39/O
                         net (fo=1, routed)           0.000    -0.466    vga/U12/ascii_code[6]_i_39_n_1
    SLICE_X80Y158        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.415 r  vga/U12/ascii_code_reg[6]_i_19/O
                         net (fo=1, routed)           0.301    -0.114    vga/U12/ascii_code0[6]
    SLICE_X76Y153        LUT6 (Prop_lut6_I4_O)        0.068    -0.046 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.150     0.105    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X75Y153        LUT5 (Prop_lut5_I0_O)        0.028     0.133 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.133    vga/U12_n_83
    SLICE_X75Y153        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.739    -0.719    vga/CLK_OUT1
    SLICE_X75Y153        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.258    -0.462    
    SLICE_X75Y153        FDRE (Hold_fdre_C_D)         0.060    -0.402    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 vga/strdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.275ns (33.569%)  route 0.544ns (66.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.542    -0.651    vga/CLK_OUT1
    SLICE_X81Y157        FDRE                                         r  vga/strdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y157        FDRE (Prop_fdre_C_Q)         0.100    -0.551 r  vga/strdata_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.433    vga/U12/strdata[10]
    SLICE_X81Y157        LUT6 (Prop_lut6_I5_O)        0.028    -0.405 r  vga/U12/ascii_code[3]_i_11/O
                         net (fo=1, routed)           0.000    -0.405    vga/U12/ascii_code[3]_i_11_n_1
    SLICE_X81Y157        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.354 r  vga/U12/ascii_code_reg[3]_i_4/O
                         net (fo=1, routed)           0.289    -0.064    vga/U12/ascii_code0[3]
    SLICE_X76Y153        LUT5 (Prop_lut5_I1_O)        0.068     0.004 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.137     0.141    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X74Y153        LUT4 (Prop_lut4_I0_O)        0.028     0.169 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.169    vga/U12_n_86
    SLICE_X74Y153        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.739    -0.719    vga/CLK_OUT1
    SLICE_X74Y153        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.258    -0.462    
    SLICE_X74Y153        FDRE (Hold_fdre_C_D)         0.087    -0.375    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 vga/strdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.274ns (34.345%)  route 0.524ns (65.655%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.541    -0.652    vga/CLK_OUT1
    SLICE_X83Y161        FDRE                                         r  vga/strdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y161        FDRE (Prop_fdre_C_Q)         0.100    -0.552 r  vga/strdata_reg[53]/Q
                         net (fo=1, routed)           0.118    -0.433    vga/U12/strdata[47]
    SLICE_X81Y160        LUT6 (Prop_lut6_I0_O)        0.028    -0.405 r  vga/U12/ascii_code[5]_i_10/O
                         net (fo=1, routed)           0.000    -0.405    vga/U12/ascii_code[5]_i_10_n_1
    SLICE_X81Y160        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.355 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.261    -0.094    vga/U12/ascii_code0[5]
    SLICE_X78Y154        LUT6 (Prop_lut6_I1_O)        0.068    -0.026 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.144     0.118    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X75Y154        LUT4 (Prop_lut4_I0_O)        0.028     0.146 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.146    vga/U12_n_84
    SLICE_X75Y154        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.739    -0.719    vga/CLK_OUT1
    SLICE_X75Y154        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.258    -0.462    
    SLICE_X75Y154        FDRE (Hold_fdre_C_D)         0.060    -0.402    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y62     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X84Y129    vga/code_exe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X95Y143    vga/code_exe_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X85Y140    vga/code_exe_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X91Y142    vga/code_exe_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X82Y127    vga/code_exe_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X85Y128    vga/code_exe_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X86Y129    vga/code_id_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y141    vga/MEMBUF_reg_0_63_30_30/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y141    vga/MEMBUF_reg_0_63_30_30/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y141    vga/MEMBUF_reg_0_63_31_31/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y141    vga/MEMBUF_reg_0_63_31_31/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y140    vga/MEMBUF_reg_128_191_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y140    vga/MEMBUF_reg_128_191_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y140    vga/MEMBUF_reg_128_191_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y140    vga/MEMBUF_reg_128_191_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y140    vga/MEMBUF_reg_128_191_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y140    vga/MEMBUF_reg_128_191_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/MEMBUF_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/MEMBUF_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X58Y139    vga/MEMBUF_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y141    vga/MEMBUF_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y141    vga/MEMBUF_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y141    vga/MEMBUF_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y141    vga/MEMBUF_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y139    vga/MEMBUF_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X62Y139    vga/MEMBUF_reg_0_63_24_26/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.652ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.827ns (16.186%)  route 4.282ns (83.814%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.220    -2.374    vga/U12/CLK_OUT3
    SLICE_X70Y153        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.236    -2.138 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.777    -1.361    vga/U12/h_count_reg_n_1_[1]
    SLICE_X70Y155        LUT2 (Prop_lut2_I0_O)        0.130    -1.231 r  vga/U12/R[3]_i_25/O
                         net (fo=1, routed)           0.346    -0.885    vga/U12/R[3]_i_25_n_1
    SLICE_X70Y153        LUT6 (Prop_lut6_I2_O)        0.134    -0.751 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.821     0.069    vga/U12/R[3]_i_15_n_1
    SLICE_X60Y160        LUT2 (Prop_lut2_I1_O)        0.051     0.120 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           0.686     0.806    vga/U12/ascii_code[6]_i_13_n_1
    SLICE_X72Y154        LUT6 (Prop_lut6_I3_O)        0.136     0.942 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.273     1.215    vga/U12/R[3]_i_18_n_1
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.043     1.258 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.452     1.710    vga/U12/p_36_in
    SLICE_X72Y156        LUT6 (Prop_lut6_I3_O)        0.043     1.753 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.459     2.212    vga/U12/dout1
    SLICE_X65Y151        LUT5 (Prop_lut5_I4_O)        0.054     2.266 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.469     2.735    vga/U12/G[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.113    37.387    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                 34.652    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.827ns (16.218%)  route 4.272ns (83.782%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.220    -2.374    vga/U12/CLK_OUT3
    SLICE_X70Y153        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.236    -2.138 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.777    -1.361    vga/U12/h_count_reg_n_1_[1]
    SLICE_X70Y155        LUT2 (Prop_lut2_I0_O)        0.130    -1.231 r  vga/U12/R[3]_i_25/O
                         net (fo=1, routed)           0.346    -0.885    vga/U12/R[3]_i_25_n_1
    SLICE_X70Y153        LUT6 (Prop_lut6_I2_O)        0.134    -0.751 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.821     0.069    vga/U12/R[3]_i_15_n_1
    SLICE_X60Y160        LUT2 (Prop_lut2_I1_O)        0.051     0.120 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           0.686     0.806    vga/U12/ascii_code[6]_i_13_n_1
    SLICE_X72Y154        LUT6 (Prop_lut6_I3_O)        0.136     0.942 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.273     1.215    vga/U12/R[3]_i_18_n_1
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.043     1.258 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.452     1.710    vga/U12/p_36_in
    SLICE_X72Y156        LUT6 (Prop_lut6_I3_O)        0.043     1.753 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.459     2.212    vga/U12/dout1
    SLICE_X65Y151        LUT5 (Prop_lut5_I4_O)        0.054     2.266 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.459     2.725    vga/U12/G[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.113    37.387    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.387    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.730ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.816ns (15.929%)  route 4.307ns (84.071%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.220    -2.374    vga/U12/CLK_OUT3
    SLICE_X70Y153        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.236    -2.138 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.777    -1.361    vga/U12/h_count_reg_n_1_[1]
    SLICE_X70Y155        LUT2 (Prop_lut2_I0_O)        0.130    -1.231 r  vga/U12/R[3]_i_25/O
                         net (fo=1, routed)           0.346    -0.885    vga/U12/R[3]_i_25_n_1
    SLICE_X70Y153        LUT6 (Prop_lut6_I2_O)        0.134    -0.751 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.821     0.069    vga/U12/R[3]_i_15_n_1
    SLICE_X60Y160        LUT2 (Prop_lut2_I1_O)        0.051     0.120 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           0.686     0.806    vga/U12/ascii_code[6]_i_13_n_1
    SLICE_X72Y154        LUT6 (Prop_lut6_I3_O)        0.136     0.942 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.273     1.215    vga/U12/R[3]_i_18_n_1
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.043     1.258 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.452     1.710    vga/U12/p_36_in
    SLICE_X72Y156        LUT6 (Prop_lut6_I3_O)        0.043     1.753 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.459     2.212    vga/U12/dout1
    SLICE_X65Y151        LUT5 (Prop_lut5_I4_O)        0.043     2.255 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.493     2.749    vga/U12/B[2]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.022    37.478    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                 34.730    

Slack (MET) :             34.917ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 0.822ns (16.927%)  route 4.034ns (83.073%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.220    -2.374    vga/U12/CLK_OUT3
    SLICE_X70Y153        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.236    -2.138 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.777    -1.361    vga/U12/h_count_reg_n_1_[1]
    SLICE_X70Y155        LUT2 (Prop_lut2_I0_O)        0.130    -1.231 r  vga/U12/R[3]_i_25/O
                         net (fo=1, routed)           0.346    -0.885    vga/U12/R[3]_i_25_n_1
    SLICE_X70Y153        LUT6 (Prop_lut6_I2_O)        0.134    -0.751 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.821     0.069    vga/U12/R[3]_i_15_n_1
    SLICE_X60Y160        LUT2 (Prop_lut2_I1_O)        0.051     0.120 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           0.686     0.806    vga/U12/ascii_code[6]_i_13_n_1
    SLICE_X72Y154        LUT6 (Prop_lut6_I3_O)        0.136     0.942 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.273     1.215    vga/U12/R[3]_i_18_n_1
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.043     1.258 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.452     1.710    vga/U12/p_36_in
    SLICE_X72Y156        LUT6 (Prop_lut6_I3_O)        0.043     1.753 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.458     2.211    vga/U12/dout1
    SLICE_X65Y151        LUT2 (Prop_lut2_I0_O)        0.049     2.260 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.222     2.482    vga/U12/R[3]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.101    37.399    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                          -2.482    
  -------------------------------------------------------------------
                         slack                                 34.917    

Slack (MET) :             35.029ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.822ns (17.325%)  route 3.922ns (82.675%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.220    -2.374    vga/U12/CLK_OUT3
    SLICE_X70Y153        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.236    -2.138 r  vga/U12/h_count_reg[1]/Q
                         net (fo=29, routed)          0.777    -1.361    vga/U12/h_count_reg_n_1_[1]
    SLICE_X70Y155        LUT2 (Prop_lut2_I0_O)        0.130    -1.231 r  vga/U12/R[3]_i_25/O
                         net (fo=1, routed)           0.346    -0.885    vga/U12/R[3]_i_25_n_1
    SLICE_X70Y153        LUT6 (Prop_lut6_I2_O)        0.134    -0.751 f  vga/U12/R[3]_i_15/O
                         net (fo=65, routed)          0.821     0.069    vga/U12/R[3]_i_15_n_1
    SLICE_X60Y160        LUT2 (Prop_lut2_I1_O)        0.051     0.120 r  vga/U12/ascii_code[6]_i_13/O
                         net (fo=3, routed)           0.686     0.806    vga/U12/ascii_code[6]_i_13_n_1
    SLICE_X72Y154        LUT6 (Prop_lut6_I3_O)        0.136     0.942 r  vga/U12/R[3]_i_18/O
                         net (fo=1, routed)           0.273     1.215    vga/U12/R[3]_i_18_n_1
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.043     1.258 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.452     1.710    vga/U12/p_36_in
    SLICE_X72Y156        LUT6 (Prop_lut6_I3_O)        0.043     1.753 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.458     2.211    vga/U12/dout1
    SLICE_X65Y151        LUT2 (Prop_lut2_I0_O)        0.049     2.260 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.110     2.370    vga/U12/R[3]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.101    37.399    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                 35.029    

Slack (MET) :             36.326ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.447ns (12.631%)  route 3.092ns (87.369%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.805    -0.232    vga/U12/v_count_reg[3]_1
    SLICE_X71Y152        LUT6 (Prop_lut6_I0_O)        0.132    -0.100 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.673     0.573    vga/U12/v_count_reg[8]_14
    SLICE_X65Y151        LUT4 (Prop_lut4_I3_O)        0.043     0.616 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.550     1.166    vga/U12/B[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.009    37.491    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.491    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 36.326    

Slack (MET) :             36.326ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.447ns (12.635%)  route 3.091ns (87.365%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.805    -0.232    vga/U12/v_count_reg[3]_1
    SLICE_X71Y152        LUT6 (Prop_lut6_I0_O)        0.132    -0.100 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.673     0.573    vga/U12/v_count_reg[8]_14
    SLICE_X65Y151        LUT4 (Prop_lut4_I3_O)        0.043     0.616 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.549     1.165    vga/U12/B[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.010    37.490    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.490    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 36.326    

Slack (MET) :             36.507ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.456ns (13.950%)  route 2.813ns (86.050%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.805    -0.232    vga/U12/v_count_reg[3]_1
    SLICE_X71Y152        LUT6 (Prop_lut6_I0_O)        0.132    -0.100 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.473     0.372    vga/U12/v_count_reg[8]_14
    SLICE_X65Y151        LUT4 (Prop_lut4_I2_O)        0.052     0.424 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.471     0.896    vga/U12/G[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.098    37.402    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 36.507    

Slack (MET) :             36.510ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.456ns (13.966%)  route 2.809ns (86.034%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.805    -0.232    vga/U12/v_count_reg[3]_1
    SLICE_X71Y152        LUT6 (Prop_lut6_I0_O)        0.132    -0.100 r  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.473     0.372    vga/U12/v_count_reg[8]_14
    SLICE_X65Y151        LUT4 (Prop_lut4_I2_O)        0.052     0.424 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.468     0.892    vga/U12/G[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.098    37.402    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 36.510    

Slack (MET) :             36.600ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.447ns (13.784%)  route 2.796ns (86.216%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.805    -0.232    vga/U12/v_count_reg[3]_1
    SLICE_X71Y152        LUT6 (Prop_lut6_I0_O)        0.132    -0.100 f  vga/U12/G[3]_i_3/O
                         net (fo=96, routed)          0.473     0.372    vga/U12/v_count_reg[8]_14
    SLICE_X65Y151        LUT4 (Prop_lut4_I1_O)        0.043     0.415 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.454     0.870    vga/U12/B[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.603    37.582    
                         clock uncertainty           -0.081    37.500    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.031    37.469    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.469    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 36.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.687    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDSE (Prop_fdse_C_Q)         0.091    -0.415 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.094    -0.321    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.925    -0.533    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.495    
    SLICE_X10Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.377    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.694    -0.499    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.065    -0.333    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_1_[3]
    SLICE_X8Y89          LUT4 (Prop_lut4_I0_O)        0.028    -0.305 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    DISPLAY/P2S_LED/s_clk_i_1__0_n_1
    SLICE_X8Y89          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.934    -0.524    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y89          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.037    -0.488    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.087    -0.401    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.685    -0.508    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X9Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.333    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.028    -0.305 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.305    DISPLAY/P2S_SEG/data_count[5]_i_2_n_1
    SLICE_X8Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.923    -0.535    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X8Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.497    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.087    -0.410    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.687    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDSE (Prop_fdse_C_Q)         0.091    -0.415 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.095    -0.319    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.925    -0.533    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.495    
    SLICE_X10Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.432    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.687    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDSE (Prop_fdse_C_Q)         0.091    -0.415 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.095    -0.320    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.925    -0.533    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.495    
    SLICE_X10Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.437    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.689    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDSE (Prop_fdse_C_Q)         0.091    -0.413 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.106    -0.306    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X10Y81         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.927    -0.531    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y81         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.493    
    SLICE_X10Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.435    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.689    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDSE (Prop_fdse_C_Q)         0.100    -0.404 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.255    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X10Y81         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.927    -0.531    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y81         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.493    
    SLICE_X10Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.391    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.689    -0.504    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X20Y83         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.118    -0.386 r  DISPLAY/P2S_LED/buff_reg[8]/Q
                         net (fo=1, routed)           0.077    -0.309    DISPLAY/P2S_LED/buff[8]
    SLICE_X21Y83         LUT5 (Prop_lut5_I0_O)        0.028    -0.281 r  DISPLAY/P2S_LED/buff[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    DISPLAY/P2S_LED/buff[9]_i_1_n_1
    SLICE_X21Y83         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.927    -0.531    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X21Y83         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism              0.039    -0.493    
    SLICE_X21Y83         FDRE (Hold_fdre_C_D)         0.061    -0.432    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.213%)  route 0.094ns (50.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.689    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDSE (Prop_fdse_C_Q)         0.091    -0.413 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.094    -0.319    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X11Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.926    -0.532    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y80         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.040    -0.493    
    SLICE_X11Y80         FDRE (Hold_fdre_C_D)         0.011    -0.482    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.148%)  route 0.148ns (61.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.689    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y81         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDSE (Prop_fdse_C_Q)         0.091    -0.413 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.148    -0.265    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X10Y81         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.927    -0.531    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y81         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.493    
    SLICE_X10Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.432    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X9Y90      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X11Y81     DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X11Y81     DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X11Y80     DISPLAY/P2S_SEG/buff_reg[29]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X11Y79     DISPLAY/P2S_SEG/buff_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y79     DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y81     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.029ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.440ns  (logic 1.096ns (17.018%)  route 5.344ns (82.982%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 100.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.164    56.155    core/reg_IF_ID/E[0]
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.032    core/reg_IF_ID/debug_clk
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism             -0.459    99.573    
                         clock uncertainty           -0.095    99.479    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.295    99.184    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -56.155    
  -------------------------------------------------------------------
                         slack                                 43.029    

Slack (MET) :             43.029ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.440ns  (logic 1.096ns (17.018%)  route 5.344ns (82.982%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 100.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.164    56.155    core/reg_IF_ID/E[0]
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.032    core/reg_IF_ID/debug_clk
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.459    99.573    
                         clock uncertainty           -0.095    99.479    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.295    99.184    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -56.155    
  -------------------------------------------------------------------
                         slack                                 43.029    

Slack (MET) :             43.029ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.440ns  (logic 1.096ns (17.018%)  route 5.344ns (82.982%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 100.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.164    56.155    core/reg_IF_ID/E[0]
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.032    core/reg_IF_ID/debug_clk
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
                         clock pessimism             -0.459    99.573    
                         clock uncertainty           -0.095    99.479    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.295    99.184    core/reg_IF_ID/PCurrent_ID_reg[29]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -56.155    
  -------------------------------------------------------------------
                         slack                                 43.029    

Slack (MET) :             43.184ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.289ns  (logic 1.096ns (17.427%)  route 5.193ns (82.574%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.036ns = ( 100.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.013    56.004    core/reg_IF_ID/E[0]
    SLICE_X79Y144        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.256   100.036    core/reg_IF_ID/debug_clk
    SLICE_X79Y144        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism             -0.459    99.577    
                         clock uncertainty           -0.095    99.483    
    SLICE_X79Y144        FDRE (Setup_fdre_C_CE)      -0.295    99.188    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         99.188    
                         arrival time                         -56.004    
  -------------------------------------------------------------------
                         slack                                 43.184    

Slack (MET) :             43.250ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.220ns  (logic 1.096ns (17.622%)  route 5.124ns (82.378%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 100.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.944    55.934    core/reg_IF_ID/E[0]
    SLICE_X79Y137        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.032    core/reg_IF_ID/debug_clk
    SLICE_X79Y137        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism             -0.459    99.573    
                         clock uncertainty           -0.095    99.479    
    SLICE_X79Y137        FDRE (Setup_fdre_C_CE)      -0.295    99.184    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -55.934    
  -------------------------------------------------------------------
                         slack                                 43.250    

Slack (MET) :             43.368ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.124ns  (logic 1.096ns (17.897%)  route 5.028ns (82.103%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.032ns = ( 100.032 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.848    55.838    core/reg_IF_ID/E[0]
    SLICE_X78Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.252   100.032    core/reg_IF_ID/debug_clk
    SLICE_X78Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/C
                         clock pessimism             -0.459    99.573    
                         clock uncertainty           -0.095    99.479    
    SLICE_X78Y136        FDRE (Setup_fdre_C_CE)      -0.272    99.207    core/reg_IF_ID/PCurrent_ID_reg[23]
  -------------------------------------------------------------------
                         required time                         99.207    
                         arrival time                         -55.838    
  -------------------------------------------------------------------
                         slack                                 43.368    

Slack (MET) :             43.421ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.133ns  (logic 1.096ns (17.870%)  route 5.037ns (82.130%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.857    55.848    core/reg_IF_ID/E[0]
    SLICE_X81Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/reg_IF_ID/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism             -0.386    99.658    
                         clock uncertainty           -0.095    99.564    
    SLICE_X81Y138        FDRE (Setup_fdre_C_CE)      -0.295    99.269    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         99.269    
                         arrival time                         -55.847    
  -------------------------------------------------------------------
                         slack                                 43.421    

Slack (MET) :             43.421ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.133ns  (logic 1.096ns (17.870%)  route 5.037ns (82.130%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.857    55.848    core/reg_IF_ID/E[0]
    SLICE_X81Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/reg_IF_ID/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
                         clock pessimism             -0.386    99.658    
                         clock uncertainty           -0.095    99.564    
    SLICE_X81Y138        FDRE (Setup_fdre_C_CE)      -0.295    99.269    core/reg_IF_ID/PCurrent_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         99.269    
                         arrival time                         -55.847    
  -------------------------------------------------------------------
                         slack                                 43.421    

Slack (MET) :             43.483ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.071ns  (logic 1.096ns (18.052%)  route 4.975ns (81.948%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.795    55.786    core/reg_IF_ID/E[0]
    SLICE_X81Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/reg_IF_ID/debug_clk
    SLICE_X81Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism             -0.386    99.658    
                         clock uncertainty           -0.095    99.564    
    SLICE_X81Y136        FDRE (Setup_fdre_C_CE)      -0.295    99.269    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                         99.269    
                         arrival time                         -55.786    
  -------------------------------------------------------------------
                         slack                                 43.483    

Slack (MET) :             43.483ns  (required time - arrival time)
  Source:                 core/register/register_reg[29][16]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.071ns  (logic 1.096ns (18.052%)  route 4.975ns (81.948%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( 49.714 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    47.746    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.789 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    48.213    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.306 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.408    49.714    core/register/debug_clk
    SLICE_X99Y143        FDRE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDRE (Prop_fdre_C_Q)         0.228    49.942 r  core/register/register_reg[29][16]/Q
                         net (fo=3, routed)           0.791    50.733    core/register/register_reg[29]_28[16]
    SLICE_X100Y134       LUT6 (Prop_lut6_I3_O)        0.043    50.776 r  core/register/A_EX[16]_i_9/O
                         net (fo=1, routed)           0.000    50.776    core/register/A_EX[16]_i_9_n_1
    SLICE_X100Y134       MUXF7 (Prop_muxf7_I1_O)      0.122    50.898 r  core/register/A_EX_reg[16]_i_4/O
                         net (fo=1, routed)           0.564    51.462    core/register/A_EX_reg[16]_i_4_n_1
    SLICE_X90Y133        LUT6 (Prop_lut6_I0_O)        0.122    51.584 r  core/register/A_EX[16]_i_3/O
                         net (fo=2, routed)           0.572    52.156    core/hazard_unit/rs1_data_reg[16]
    SLICE_X75Y133        LUT4 (Prop_lut4_I0_O)        0.043    52.199 r  core/hazard_unit/A_EX[16]_i_2/O
                         net (fo=1, routed)           0.393    52.593    core/hazard_unit/A_EX[16]_i_2_n_1
    SLICE_X73Y135        LUT5 (Prop_lut5_I0_O)        0.043    52.636 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.456    53.091    core/hazard_unit/dout_reg[30][16]
    SLICE_X76Y134        LUT4 (Prop_lut4_I3_O)        0.043    53.134 r  core/hazard_unit/IR_ID[31]_i_42/O
                         net (fo=1, routed)           0.000    53.134    core/cmp_ID/IR_ID_reg[31]_i_10_1[0]
    SLICE_X76Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    53.393 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.393    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X76Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.446 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.567    54.013    core/reg_IF_ID/i_/IR_ID[31]_i_4[0]
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.043    54.056 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=1, routed)           0.211    54.267    core/ctrl/IR_ID_reg[0]_1
    SLICE_X81Y135        LUT5 (Prop_lut5_I2_O)        0.043    54.310 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.626    54.936    core/CMU/Branch_ctrl
    SLICE_X80Y129        LUT5 (Prop_lut5_I3_O)        0.054    54.990 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.795    55.786    core/reg_IF_ID/E[0]
    SLICE_X81Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/reg_IF_ID/debug_clk
    SLICE_X81Y136        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
                         clock pessimism             -0.386    99.658    
                         clock uncertainty           -0.095    99.564    
    SLICE_X81Y136        FDRE (Setup_fdre_C_CE)      -0.295    99.269    core/reg_IF_ID/PCurrent_ID_reg[22]
  -------------------------------------------------------------------
                         required time                         99.269    
                         arrival time                         -55.786    
  -------------------------------------------------------------------
                         slack                                 43.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.360%)  route 0.199ns (68.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.444ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.595     0.251    core/REG_PC/debug_clk
    SLICE_X85Y138        FDCE                                         r  core/REG_PC/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDCE (Prop_fdce_C_Q)         0.091     0.342 r  core/REG_PC/Q_reg[27]/Q
                         net (fo=4, routed)           0.199     0.541    core/reg_IF_ID/PCurrent_ID_reg[31]_0[27]
    SLICE_X79Y137        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.806     0.444    core/reg_IF_ID/debug_clk
    SLICE_X79Y137        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism             -0.010     0.434    
    SLICE_X79Y137        FDRE (Hold_fdre_C_D)         0.004     0.438    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.913%)  route 0.220ns (65.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.449ns
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.596     0.252    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y141        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.118     0.370 r  core/reg_EXE_MEM/IR_MEM_reg[12]/Q
                         net (fo=2, routed)           0.220     0.590    core/reg_MEM_WB/inst_MEM[12]
    SLICE_X76Y143        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.811     0.449    core/reg_MEM_WB/debug_clk
    SLICE_X76Y143        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/C
                         clock pessimism             -0.010     0.439    
    SLICE_X76Y143        FDRE (Hold_fdre_C_D)         0.038     0.477    core/reg_MEM_WB/IR_WB_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.440ns
    Source Clock Delay      (SCD):    0.242ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.586     0.242    core/reg_EXE_MEM/debug_clk
    SLICE_X88Y124        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.100     0.342 r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/Q
                         net (fo=2, routed)           0.066     0.408    core/reg_MEM_WB/D[2]
    SLICE_X88Y124        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.802     0.440    core/reg_MEM_WB/debug_clk
    SLICE_X88Y124        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism             -0.198     0.242    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.044     0.286    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.148%)  route 0.255ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.449ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.250    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y141        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.100     0.350 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.255     0.605    core/reg_MEM_WB/inst_MEM[30]
    SLICE_X72Y140        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.811     0.449    core/reg_MEM_WB/debug_clk
    SLICE_X72Y140        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[30]/C
                         clock pessimism             -0.010     0.439    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.041     0.480    core/reg_MEM_WB/IR_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.480    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.091ns (28.683%)  route 0.226ns (71.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.446ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.595     0.251    core/REG_PC/debug_clk
    SLICE_X85Y139        FDCE                                         r  core/REG_PC/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDCE (Prop_fdce_C_Q)         0.091     0.342 r  core/REG_PC/Q_reg[29]/Q
                         net (fo=4, routed)           0.226     0.568    core/reg_IF_ID/PCurrent_ID_reg[31]_0[29]
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.808     0.446    core/reg_IF_ID/debug_clk
    SLICE_X79Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[29]/C
                         clock pessimism             -0.010     0.436    
    SLICE_X79Y138        FDRE (Hold_fdre_C_D)         0.003     0.439    core/reg_IF_ID/PCurrent_ID_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.304%)  route 0.266ns (72.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.449ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.250    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y140        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y140        FDRE (Prop_fdre_C_Q)         0.100     0.350 r  core/reg_EXE_MEM/IR_MEM_reg[17]/Q
                         net (fo=2, routed)           0.266     0.616    core/reg_MEM_WB/inst_MEM[17]
    SLICE_X73Y142        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.811     0.449    core/reg_MEM_WB/debug_clk
    SLICE_X73Y142        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/C
                         clock pessimism             -0.010     0.439    
    SLICE_X73Y142        FDRE (Hold_fdre_C_D)         0.038     0.477    core/reg_MEM_WB/IR_WB_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.477    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.100ns (27.045%)  route 0.270ns (72.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.449ns
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.249    core/reg_EXE_MEM/debug_clk
    SLICE_X80Y139        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_fdre_C_Q)         0.100     0.349 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.270     0.619    core/reg_MEM_WB/inst_MEM[15]
    SLICE_X73Y142        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.811     0.449    core/reg_MEM_WB/debug_clk
    SLICE_X73Y142        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/C
                         clock pessimism             -0.010     0.439    
    SLICE_X73Y142        FDRE (Hold_fdre_C_D)         0.040     0.479    core/reg_MEM_WB/IR_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.100ns (26.784%)  route 0.273ns (73.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.250    core/reg_ID_EX/debug_clk
    SLICE_X80Y140        FDRE                                         r  core/reg_ID_EX/IR_EX_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_fdre_C_Q)         0.100     0.350 r  core/reg_ID_EX/IR_EX_reg[25]/Q
                         net (fo=2, routed)           0.273     0.623    core/reg_EXE_MEM/IR_MEM_reg[31]_0[20]
    SLICE_X79Y143        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.810     0.448    core/reg_EXE_MEM/debug_clk
    SLICE_X79Y143        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
                         clock pessimism             -0.010     0.438    
    SLICE_X79Y143        FDRE (Hold_fdre_C_D)         0.041     0.479    core/reg_EXE_MEM/IR_MEM_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.416%)  route 0.102ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.595     0.251    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y144        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.102     0.453    core/reg_MEM_WB/D[27]
    SLICE_X80Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/reg_MEM_WB/debug_clk
    SLICE_X80Y143        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/C
                         clock pessimism             -0.187     0.265    
    SLICE_X80Y143        FDRE (Hold_fdre_C_D)         0.043     0.308    core/reg_MEM_WB/PCurrent_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.100ns (25.977%)  route 0.285ns (74.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.590     0.246    core/reg_EXE_MEM/debug_clk
    SLICE_X79Y143        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.100     0.346 r  core/reg_EXE_MEM/IR_MEM_reg[25]/Q
                         net (fo=2, routed)           0.285     0.631    core/reg_MEM_WB/inst_MEM[25]
    SLICE_X81Y144        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/reg_MEM_WB/debug_clk
    SLICE_X81Y144        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/C
                         clock pessimism             -0.010     0.442    
    SLICE_X81Y144        FDRE (Hold_fdre_C_D)         0.043     0.485    core/reg_MEM_WB/IR_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X3Y24     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X3Y23     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X3Y24     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X3Y23     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    n_0_34234_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y10   CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X56Y105    core/CMU/CACHE/inner_data_reg[104][27]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X62Y106    core/CMU/CACHE/inner_data_reg[104][29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X82Y122    core/CMU/CACHE/inner_tag_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X82Y122    core/CMU/CACHE/inner_tag_reg_r1_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X82Y122    core/CMU/CACHE/inner_tag_reg_r1_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X82Y122    core/CMU/CACHE/inner_tag_reg_r1_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X70Y122    core/CMU/CACHE/inner_tag_reg_r2_0_63_21_21/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X70Y122    core/CMU/CACHE/inner_tag_reg_r2_0_63_21_21/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y119    core/CMU/CACHE/inner_tag_reg_r2_0_63_22_22/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y119    core/CMU/CACHE/inner_tag_reg_r2_0_63_22_22/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y119    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y119    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y119    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y119    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y119    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X78Y119    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y124    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y124    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y124    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X74Y124    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X70Y123    core/CMU/CACHE/inner_tag_reg_r1_0_63_21_21/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X70Y123    core/CMU/CACHE/inner_tag_reg_r1_0_63_21_21/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          116  Failing Endpoints,  Worst Slack       -0.706ns,  Total Violation      -36.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.773ns (14.377%)  route 4.604ns (85.623%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 3.348 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.416     1.184    core/register/code_mem_reg[16]
    SLICE_X106Y133       MUXF8 (Prop_muxf8_S_O)       0.236     1.420 r  core/register/code_if_reg[14]_i_2/O
                         net (fo=1, routed)           1.137     2.557    core/register/code_if_reg[14]_i_2_n_1
    SLICE_X76Y139        LUT5 (Prop_lut5_I1_O)        0.125     2.682 r  core/register/code_if[14]_i_1/O
                         net (fo=5, routed)           0.322     3.003    vga/D[14]
    SLICE_X76Y138        FDRE                                         r  vga/code_exe_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.254     3.348    vga/CLK_OUT1
    SLICE_X76Y138        FDRE                                         r  vga/code_exe_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.517    
                         clock uncertainty           -0.201     2.315    
    SLICE_X76Y138        FDRE (Setup_fdre_C_D)       -0.018     2.297    vga/code_exe_reg[14]
  -------------------------------------------------------------------
                         required time                          2.297    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                 -0.706    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 0.773ns (14.335%)  route 4.620ns (85.665%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 3.352 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.515     1.283    core/register/code_mem_reg[16]
    SLICE_X104Y132       MUXF8 (Prop_muxf8_S_O)       0.236     1.519 r  core/register/code_if_reg[1]_i_5/O
                         net (fo=1, routed)           0.999     2.517    core/register/code_if_reg[1]_i_5_n_1
    SLICE_X86Y129        LUT6 (Prop_lut6_I4_O)        0.125     2.642 r  core/register/code_if[1]_i_1/O
                         net (fo=6, routed)           0.377     3.019    vga/D[1]
    SLICE_X87Y128        FDRE                                         r  vga/code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.258     3.352    vga/CLK_OUT1
    SLICE_X87Y128        FDRE                                         r  vga/code_mem_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.521    
                         clock uncertainty           -0.201     2.319    
    SLICE_X87Y128        FDRE (Setup_fdre_C_D)       -0.004     2.315    vga/code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.773ns (14.442%)  route 4.579ns (85.558%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.416     1.184    core/register/code_mem_reg[16]
    SLICE_X106Y133       MUXF8 (Prop_muxf8_S_O)       0.236     1.420 r  core/register/code_if_reg[14]_i_2/O
                         net (fo=1, routed)           1.137     2.557    core/register/code_if_reg[14]_i_2_n_1
    SLICE_X76Y139        LUT5 (Prop_lut5_I1_O)        0.125     2.682 r  core/register/code_if[14]_i_1/O
                         net (fo=5, routed)           0.297     2.979    vga/D[14]
    SLICE_X76Y141        FDRE                                         r  vga/code_wb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X76Y141        FDRE                                         r  vga/code_wb_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.201     2.317    
    SLICE_X76Y141        FDRE (Setup_fdre_C_D)       -0.015     2.302    vga/code_wb_reg[14]
  -------------------------------------------------------------------
                         required time                          2.302    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 -0.677    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.773ns (14.557%)  route 4.537ns (85.443%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.515     1.283    core/register/code_mem_reg[16]
    SLICE_X104Y132       MUXF8 (Prop_muxf8_S_O)       0.236     1.519 r  core/register/code_if_reg[1]_i_5/O
                         net (fo=1, routed)           0.999     2.517    core/register/code_if_reg[1]_i_5_n_1
    SLICE_X86Y129        LUT6 (Prop_lut6_I4_O)        0.125     2.642 r  core/register/code_if[1]_i_1/O
                         net (fo=6, routed)           0.295     2.937    vga/D[1]
    SLICE_X84Y129        FDRE                                         r  vga/code_exe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.260     3.354    vga/CLK_OUT1
    SLICE_X84Y129        FDRE                                         r  vga/code_exe_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.523    
                         clock uncertainty           -0.201     2.321    
    SLICE_X84Y129        FDRE (Setup_fdre_C_D)       -0.027     2.294    vga/code_exe_reg[1]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 0.674ns (12.710%)  route 4.629ns (87.290%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.132    -0.240 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=101, routed)         1.475     1.234    core/register/code_mem_reg[3]_1
    SLICE_X106Y137       MUXF8 (Prop_muxf8_S_O)       0.145     1.379 r  core/register/code_if_reg[23]_i_2/O
                         net (fo=1, routed)           1.053     2.432    core/register/code_if_reg[23]_i_2_n_1
    SLICE_X76Y140        LUT5 (Prop_lut5_I1_O)        0.125     2.557 r  core/register/code_if[23]_i_1/O
                         net (fo=5, routed)           0.373     2.930    vga/D[23]
    SLICE_X76Y140        FDRE                                         r  vga/code_id_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X76Y140        FDRE                                         r  vga/code_id_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.201     2.317    
    SLICE_X76Y140        FDRE (Setup_fdre_C_D)       -0.027     2.290    vga/code_id_reg[23]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 -0.639    

Slack (VIOLATED) :        -0.626ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.770ns (14.487%)  route 4.545ns (85.513%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.648ns = ( 3.352 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.583     1.350    core/register/code_mem_reg[16]
    SLICE_X105Y131       MUXF8 (Prop_muxf8_S_O)       0.232     1.582 r  core/register/code_if_reg[5]_i_2/O
                         net (fo=1, routed)           0.910     2.492    core/register/code_if_reg[5]_i_2_n_1
    SLICE_X88Y127        LUT5 (Prop_lut5_I1_O)        0.126     2.618 r  core/register/code_if[5]_i_1/O
                         net (fo=5, routed)           0.324     2.942    vga/D[5]
    SLICE_X85Y128        FDRE                                         r  vga/code_exe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.258     3.352    vga/CLK_OUT1
    SLICE_X85Y128        FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.521    
                         clock uncertainty           -0.201     2.319    
    SLICE_X85Y128        FDRE (Setup_fdre_C_D)       -0.004     2.315    vga/code_exe_reg[5]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                 -0.626    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.773ns (14.657%)  route 4.501ns (85.343%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.416     1.184    core/register/code_mem_reg[16]
    SLICE_X106Y133       MUXF8 (Prop_muxf8_S_O)       0.236     1.420 r  core/register/code_if_reg[14]_i_2/O
                         net (fo=1, routed)           1.137     2.557    core/register/code_if_reg[14]_i_2_n_1
    SLICE_X76Y139        LUT5 (Prop_lut5_I1_O)        0.125     2.682 r  core/register/code_if[14]_i_1/O
                         net (fo=5, routed)           0.219     2.901    vga/D[14]
    SLICE_X75Y140        FDRE                                         r  vga/code_if_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X75Y140        FDRE                                         r  vga/code_if_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.201     2.317    
    SLICE_X75Y140        FDRE (Setup_fdre_C_D)       -0.015     2.302    vga/code_if_reg[14]
  -------------------------------------------------------------------
                         required time                          2.302    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.770ns (14.560%)  route 4.519ns (85.440%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 3.354 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.583     1.350    core/register/code_mem_reg[16]
    SLICE_X105Y131       MUXF8 (Prop_muxf8_S_O)       0.232     1.582 r  core/register/code_if_reg[5]_i_2/O
                         net (fo=1, routed)           0.910     2.492    core/register/code_if_reg[5]_i_2_n_1
    SLICE_X88Y127        LUT5 (Prop_lut5_I1_O)        0.126     2.618 r  core/register/code_if[5]_i_1/O
                         net (fo=5, routed)           0.297     2.915    vga/D[5]
    SLICE_X88Y128        FDRE                                         r  vga/code_id_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.260     3.354    vga/CLK_OUT1
    SLICE_X88Y128        FDRE                                         r  vga/code_id_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.523    
                         clock uncertainty           -0.201     2.321    
    SLICE_X88Y128        FDRE (Setup_fdre_C_D)       -0.004     2.317    vga/code_id_reg[5]
  -------------------------------------------------------------------
                         required time                          2.317    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 0.773ns (14.678%)  route 4.493ns (85.322%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.140    -0.232 r  vga/U12/MEMBUF_reg_0_63_6_8_i_4/O
                         net (fo=101, routed)         1.416     1.184    core/register/code_mem_reg[16]
    SLICE_X106Y133       MUXF8 (Prop_muxf8_S_O)       0.236     1.420 r  core/register/code_if_reg[14]_i_2/O
                         net (fo=1, routed)           1.137     2.557    core/register/code_if_reg[14]_i_2_n_1
    SLICE_X76Y139        LUT5 (Prop_lut5_I1_O)        0.125     2.682 r  core/register/code_if[14]_i_1/O
                         net (fo=5, routed)           0.211     2.893    vga/D[14]
    SLICE_X76Y140        FDRE                                         r  vga/code_id_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X76Y140        FDRE                                         r  vga/code_id_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.201     2.317    
    SLICE_X76Y140        FDRE (Setup_fdre_C_D)       -0.018     2.299    vga/code_id_reg[14]
  -------------------------------------------------------------------
                         required time                          2.299    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.674ns (12.818%)  route 4.584ns (87.182%))
  Logic Levels:           4  (LUT2=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.649ns = ( 3.351 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.221    -2.373    vga/U12/CLK_OUT3
    SLICE_X69Y154        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDRE (Prop_fdre_C_Q)         0.223    -2.150 r  vga/U12/v_count_reg[0]/Q
                         net (fo=17, routed)          1.064    -1.086    vga/U12/PRow[0]
    SLICE_X70Y154        LUT5 (Prop_lut5_I1_O)        0.049    -1.037 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=408, routed)         0.665    -0.372    vga/U12/v_count_reg[3]_1
    SLICE_X74Y145        LUT2 (Prop_lut2_I0_O)        0.132    -0.240 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=101, routed)         1.475     1.234    core/register/code_mem_reg[3]_1
    SLICE_X106Y137       MUXF8 (Prop_muxf8_S_O)       0.145     1.379 r  core/register/code_if_reg[23]_i_2/O
                         net (fo=1, routed)           1.053     2.432    core/register/code_if_reg[23]_i_2_n_1
    SLICE_X76Y140        LUT5 (Prop_lut5_I1_O)        0.125     2.557 r  core/register/code_if[23]_i_1/O
                         net (fo=5, routed)           0.328     2.885    vga/D[23]
    SLICE_X73Y140        FDRE                                         r  vga/code_exe_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.257     3.351    vga/CLK_OUT1
    SLICE_X73Y140        FDRE                                         r  vga/code_exe_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.520    
                         clock uncertainty           -0.201     2.318    
    SLICE_X73Y140        FDRE (Setup_fdre_C_D)       -0.015     2.303    vga/code_exe_reg[23]
  -------------------------------------------------------------------
                         required time                          2.303    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                 -0.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.118ns (12.343%)  route 0.838ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.541    -0.652    vga/U12/CLK_OUT3
    SLICE_X70Y152        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.534 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.838     0.304    vga/data_buf_reg_0_3_30_31/ADDRD1
    SLICE_X74Y142        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMS32                                       r  vga/data_buf_reg_0_3_30_31/RAMD_D1/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.201    -0.108    
    SLICE_X74Y142        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     0.186    vga/data_buf_reg_0_3_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.146ns (21.536%)  route 0.532ns (78.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.540    -0.653    vga/U12/CLK_OUT3
    SLICE_X70Y153        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.193    -0.341    vga/U12/ADDR[0]
    SLICE_X75Y153        LUT6 (Prop_lut6_I2_O)        0.028    -0.313 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.339     0.025    vga/ascii_code
    SLICE_X74Y153        FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.739    -0.719    vga/CLK_OUT1
    SLICE_X74Y153        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X74Y153        FDRE (Hold_fdre_C_CE)        0.030    -0.149    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.146ns (21.360%)  route 0.538ns (78.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.540    -0.653    vga/U12/CLK_OUT3
    SLICE_X70Y153        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.193    -0.341    vga/U12/ADDR[0]
    SLICE_X75Y153        LUT6 (Prop_lut6_I2_O)        0.028    -0.313 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.344     0.031    vga/ascii_code
    SLICE_X75Y154        FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.739    -0.719    vga/CLK_OUT1
    SLICE_X75Y154        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.381    
                         clock uncertainty            0.201    -0.179    
    SLICE_X75Y154        FDRE (Hold_fdre_C_CE)        0.010    -0.169    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          297  Failing Endpoints,  Worst Slack       -5.135ns,  Total Violation     -832.305ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.135ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.827ns (23.549%)  route 5.931ns (76.451%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 3.367 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.505     6.005    core/U1_3/Branch_ctrl
    SLICE_X91Y140        LUT6 (Prop_lut6_I1_O)        0.043     6.048 r  core/U1_3/data_buf_reg_0_3_12_17_i_100/O
                         net (fo=1, routed)           0.000     6.048    core/U1_3/data_buf_reg_0_3_12_17_i_100_n_1
    SLICE_X91Y140        MUXF7 (Prop_muxf7_I0_O)      0.107     6.155 r  core/U1_3/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.544     6.699    core/U1_3/data_buf_reg_0_3_12_17_i_43_n_1
    SLICE_X92Y141        LUT6 (Prop_lut6_I5_O)        0.124     6.823 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=2, routed)           0.185     7.007    core/register/Test_signal[9]
    SLICE_X93Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.050 r  core/register/code_if[15]_i_1/O
                         net (fo=5, routed)           0.400     7.451    vga/D[15]
    SLICE_X95Y143        FDRE                                         r  vga/code_exe_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.273     3.367    vga/CLK_OUT1
    SLICE_X95Y143        FDRE                                         r  vga/code_exe_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.536    
                         clock uncertainty           -0.215     2.321    
    SLICE_X95Y143        FDRE (Setup_fdre_C_D)       -0.006     2.315    vga/code_exe_reg[15]
  -------------------------------------------------------------------
                         required time                          2.315    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 -5.135    

Slack (VIOLATED) :        -5.133ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 1.822ns (23.508%)  route 5.928ns (76.492%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 3.360 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.401     5.900    core/U1_3/Branch_ctrl
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.043     5.943 r  core/U1_3/data_buf_reg_0_3_12_17_i_134/O
                         net (fo=1, routed)           0.000     5.943    core/U1_3/data_buf_reg_0_3_12_17_i_134_n_1
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     6.046 r  core/U1_3/data_buf_reg_0_3_12_17_i_60/O
                         net (fo=1, routed)           0.822     6.869    core/U1_3/data_buf_reg_0_3_12_17_i_60_n_1
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.123     6.992 r  core/U1_3/data_buf_reg_0_3_12_17_i_21/O
                         net (fo=2, routed)           0.187     7.179    core/register/Test_signal[10]
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.043     7.222 r  core/register/code_if[16]_i_1/O
                         net (fo=5, routed)           0.221     7.443    vga/D[16]
    SLICE_X83Y141        FDRE                                         r  vga/code_id_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.266     3.360    vga/CLK_OUT1
    SLICE_X83Y141        FDRE                                         r  vga/code_id_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.529    
                         clock uncertainty           -0.215     2.314    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)       -0.004     2.310    vga/code_id_reg[16]
  -------------------------------------------------------------------
                         required time                          2.310    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 -5.133    

Slack (VIOLATED) :        -5.121ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 1.822ns (23.533%)  route 5.920ns (76.467%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.401     5.900    core/U1_3/Branch_ctrl
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.043     5.943 r  core/U1_3/data_buf_reg_0_3_12_17_i_134/O
                         net (fo=1, routed)           0.000     5.943    core/U1_3/data_buf_reg_0_3_12_17_i_134_n_1
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     6.046 r  core/U1_3/data_buf_reg_0_3_12_17_i_60/O
                         net (fo=1, routed)           0.822     6.869    core/U1_3/data_buf_reg_0_3_12_17_i_60_n_1
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.123     6.992 r  core/U1_3/data_buf_reg_0_3_12_17_i_21/O
                         net (fo=2, routed)           0.187     7.179    core/register/Test_signal[10]
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.043     7.222 r  core/register/code_if[16]_i_1/O
                         net (fo=5, routed)           0.212     7.435    vga/D[16]
    SLICE_X85Y142        FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X85Y142        FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X85Y142        FDRE (Setup_fdre_C_D)       -0.004     2.313    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          2.313    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 -5.121    

Slack (VIOLATED) :        -5.118ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 1.822ns (23.545%)  route 5.916ns (76.455%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 3.362 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.401     5.900    core/U1_3/Branch_ctrl
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.043     5.943 r  core/U1_3/data_buf_reg_0_3_12_17_i_134/O
                         net (fo=1, routed)           0.000     5.943    core/U1_3/data_buf_reg_0_3_12_17_i_134_n_1
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     6.046 r  core/U1_3/data_buf_reg_0_3_12_17_i_60/O
                         net (fo=1, routed)           0.822     6.869    core/U1_3/data_buf_reg_0_3_12_17_i_60_n_1
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.123     6.992 r  core/U1_3/data_buf_reg_0_3_12_17_i_21/O
                         net (fo=2, routed)           0.187     7.179    core/register/Test_signal[10]
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.043     7.222 r  core/register/code_if[16]_i_1/O
                         net (fo=5, routed)           0.208     7.431    vga/D[16]
    SLICE_X85Y140        FDRE                                         r  vga/code_exe_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.268     3.362    vga/CLK_OUT1
    SLICE_X85Y140        FDRE                                         r  vga/code_exe_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.531    
                         clock uncertainty           -0.215     2.316    
    SLICE_X85Y140        FDRE (Setup_fdre_C_D)       -0.004     2.312    vga/code_exe_reg[16]
  -------------------------------------------------------------------
                         required time                          2.312    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                 -5.118    

Slack (VIOLATED) :        -5.117ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 1.822ns (23.548%)  route 5.915ns (76.452%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 3.362 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.401     5.900    core/U1_3/Branch_ctrl
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.043     5.943 r  core/U1_3/data_buf_reg_0_3_12_17_i_134/O
                         net (fo=1, routed)           0.000     5.943    core/U1_3/data_buf_reg_0_3_12_17_i_134_n_1
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.103     6.046 r  core/U1_3/data_buf_reg_0_3_12_17_i_60/O
                         net (fo=1, routed)           0.822     6.869    core/U1_3/data_buf_reg_0_3_12_17_i_60_n_1
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.123     6.992 r  core/U1_3/data_buf_reg_0_3_12_17_i_21/O
                         net (fo=2, routed)           0.187     7.179    core/register/Test_signal[10]
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.043     7.222 r  core/register/code_if[16]_i_1/O
                         net (fo=5, routed)           0.207     7.430    vga/D[16]
    SLICE_X87Y141        FDRE                                         r  vga/code_if_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.268     3.362    vga/CLK_OUT1
    SLICE_X87Y141        FDRE                                         r  vga/code_if_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.531    
                         clock uncertainty           -0.215     2.316    
    SLICE_X87Y141        FDRE (Setup_fdre_C_D)       -0.004     2.312    vga/code_if_reg[16]
  -------------------------------------------------------------------
                         required time                          2.312    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                 -5.117    

Slack (VIOLATED) :        -5.105ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.827ns (23.720%)  route 5.875ns (76.280%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.479     5.979    core/U1_3/Branch_ctrl
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.022 r  core/U1_3/data_buf_reg_0_3_18_23_i_72/O
                         net (fo=1, routed)           0.000     6.022    core/U1_3/data_buf_reg_0_3_18_23_i_72_n_1
    SLICE_X79Y139        MUXF7 (Prop_muxf7_I0_O)      0.107     6.129 r  core/U1_3/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.556     6.685    core/U1_3/data_buf_reg_0_3_18_23_i_27_n_1
    SLICE_X76Y141        LUT6 (Prop_lut6_I5_O)        0.124     6.809 r  core/U1_3/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=2, routed)           0.109     6.918    core/register/Test_signal[11]
    SLICE_X76Y141        LUT5 (Prop_lut5_I0_O)        0.043     6.961 r  core/register/code_if[19]_i_1/O
                         net (fo=5, routed)           0.433     7.395    vga/D[19]
    SLICE_X76Y141        FDRE                                         r  vga/code_wb_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X76Y141        FDRE                                         r  vga/code_wb_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.215     2.304    
    SLICE_X76Y141        FDRE (Setup_fdre_C_D)       -0.015     2.289    vga/code_wb_reg[19]
  -------------------------------------------------------------------
                         required time                          2.289    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 -5.105    

Slack (VIOLATED) :        -5.100ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 1.820ns (23.615%)  route 5.887ns (76.385%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 3.363 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.551     6.051    core/U1_3/Branch_ctrl
    SLICE_X82Y143        LUT6 (Prop_lut6_I1_O)        0.043     6.094 r  core/U1_3/data_buf_reg_0_3_24_29_i_105/O
                         net (fo=1, routed)           0.000     6.094    core/U1_3/data_buf_reg_0_3_24_29_i_105_n_1
    SLICE_X82Y143        MUXF7 (Prop_muxf7_I0_O)      0.101     6.195 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.425     6.620    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_1
    SLICE_X81Y143        LUT6 (Prop_lut6_I5_O)        0.123     6.743 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=2, routed)           0.321     7.064    core/register/Test_signal[19]
    SLICE_X83Y144        LUT5 (Prop_lut5_I0_O)        0.043     7.107 r  core/register/code_if[27]_i_1/O
                         net (fo=5, routed)           0.293     7.399    vga/D[27]
    SLICE_X84Y143        FDRE                                         r  vga/code_mem_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.269     3.363    vga/CLK_OUT1
    SLICE_X84Y143        FDRE                                         r  vga/code_mem_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.532    
                         clock uncertainty           -0.215     2.317    
    SLICE_X84Y143        FDRE (Setup_fdre_C_D)       -0.018     2.299    vga/code_mem_reg[27]
  -------------------------------------------------------------------
                         required time                          2.299    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 -5.100    

Slack (VIOLATED) :        -5.100ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[13]_rep/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 1.827ns (23.774%)  route 5.858ns (76.226%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.590     6.089    core/U1_3/Branch_ctrl
    SLICE_X75Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.132 r  core/U1_3/data_buf_reg_0_3_12_17_i_72/O
                         net (fo=1, routed)           0.000     6.132    core/U1_3/data_buf_reg_0_3_12_17_i_72_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I0_O)      0.107     6.239 r  core/U1_3/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.436     6.675    core/U1_3/data_buf_reg_0_3_12_17_i_27_n_1
    SLICE_X75Y140        LUT6 (Prop_lut6_I5_O)        0.124     6.799 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=2, routed)           0.198     6.998    core/register/Test_signal[7]
    SLICE_X72Y140        LUT5 (Prop_lut5_I0_O)        0.043     7.041 r  core/register/code_if[13]_i_1/O
                         net (fo=10, routed)          0.337     7.377    vga/D[13]
    SLICE_X76Y141        FDRE                                         r  vga/code_wb_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X76Y141        FDRE                                         r  vga/code_wb_reg[13]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.215     2.304    
    SLICE_X76Y141        FDRE (Setup_fdre_C_D)       -0.027     2.277    vga/code_wb_reg[13]_rep
  -------------------------------------------------------------------
                         required time                          2.277    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                 -5.100    

Slack (VIOLATED) :        -5.093ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 1.827ns (23.692%)  route 5.885ns (76.308%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.590     6.089    core/U1_3/Branch_ctrl
    SLICE_X75Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.132 r  core/U1_3/data_buf_reg_0_3_12_17_i_72/O
                         net (fo=1, routed)           0.000     6.132    core/U1_3/data_buf_reg_0_3_12_17_i_72_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I0_O)      0.107     6.239 r  core/U1_3/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.436     6.675    core/U1_3/data_buf_reg_0_3_12_17_i_27_n_1
    SLICE_X75Y140        LUT6 (Prop_lut6_I5_O)        0.124     6.799 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=2, routed)           0.198     6.998    core/register/Test_signal[7]
    SLICE_X72Y140        LUT5 (Prop_lut5_I0_O)        0.043     7.041 r  core/register/code_if[13]_i_1/O
                         net (fo=10, routed)          0.363     7.404    vga/D[13]
    SLICE_X74Y141        FDRE                                         r  vga/code_wb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X74Y141        FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.215     2.304    
    SLICE_X74Y141        FDRE (Setup_fdre_C_D)        0.007     2.311    vga/code_wb_reg[13]
  -------------------------------------------------------------------
                         required time                          2.311    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                 -5.093    

Slack (VIOLATED) :        -5.089ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[13]_rep/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 1.827ns (23.808%)  route 5.847ns (76.192%))
  Logic Levels:           19  (CARRY4=6 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 3.350 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.340    -2.254    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.211 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.425    -1.787    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.694 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.386    -0.308    core/reg_ID_EX/debug_clk
    SLICE_X65Y135        FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDRE (Prop_fdre_C_Q)         0.223    -0.085 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.442     0.357    core/mux_A_EXE/data_buf_reg_0_3_30_31_i_12
    SLICE_X61Y133        LUT3 (Prop_lut3_I2_O)        0.043     0.400 r  core/mux_A_EXE/ALUO_MEM[11]_i_6/O
                         net (fo=11, routed)          0.811     1.211    core/alu/ALUA_EXE[11]
    SLICE_X64Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.401 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.401    core/alu/ALUO_MEM_reg[11]_i_18_n_1
    SLICE_X64Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.454 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.454    core/alu/ALUO_MEM_reg[15]_i_18_n_1
    SLICE_X64Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.507 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.507    core/alu/ALUO_MEM_reg[19]_i_18_n_1
    SLICE_X64Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.560 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.560    core/alu/ALUO_MEM_reg[23]_i_18_n_1
    SLICE_X64Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.671 r  core/alu/ALUO_MEM_reg[27]_i_18/O[0]
                         net (fo=1, routed)           0.475     2.146    core/reg_ID_EX/ALUO_MEM[27]_i_4_0[0]
    SLICE_X70Y138        LUT5 (Prop_lut5_I4_O)        0.124     2.270 r  core/reg_ID_EX/ALUO_MEM[24]_i_5/O
                         net (fo=1, routed)           0.409     2.679    core/reg_ID_EX/alu/res10[24]
    SLICE_X73Y137        LUT6 (Prop_lut6_I2_O)        0.043     2.722 r  core/reg_ID_EX/ALUO_MEM[24]_i_3/O
                         net (fo=1, routed)           0.440     3.162    core/reg_ID_EX/ALUO_MEM[24]_i_3_n_1
    SLICE_X74Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.205 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.245     3.450    core/hazard_unit/D[24]
    SLICE_X77Y136        LUT4 (Prop_lut4_I2_O)        0.043     3.493 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.360     3.853    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X76Y138        LUT5 (Prop_lut5_I4_O)        0.043     3.896 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.533     4.430    core/hazard_unit/dout_reg[30][24]
    SLICE_X77Y135        LUT6 (Prop_lut6_I0_O)        0.043     4.473 r  core/hazard_unit/IR_ID[31]_i_19/O
                         net (fo=1, routed)           0.000     4.473    core/cmp_ID/IR_ID[31]_i_6[0]
    SLICE_X77Y135        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273     4.746 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.350     5.096    core/reg_IF_ID/CO[0]
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.129     5.225 r  core/reg_IF_ID/IR_ID[31]_i_5/O
                         net (fo=1, routed)           0.232     5.457    core/ctrl/IR_ID_reg[0]
    SLICE_X81Y135        LUT5 (Prop_lut5_I0_O)        0.043     5.500 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=100, routed)         0.590     6.089    core/U1_3/Branch_ctrl
    SLICE_X75Y139        LUT6 (Prop_lut6_I1_O)        0.043     6.132 r  core/U1_3/data_buf_reg_0_3_12_17_i_72/O
                         net (fo=1, routed)           0.000     6.132    core/U1_3/data_buf_reg_0_3_12_17_i_72_n_1
    SLICE_X75Y139        MUXF7 (Prop_muxf7_I0_O)      0.107     6.239 r  core/U1_3/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.436     6.675    core/U1_3/data_buf_reg_0_3_12_17_i_27_n_1
    SLICE_X75Y140        LUT6 (Prop_lut6_I5_O)        0.124     6.799 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=2, routed)           0.198     6.998    core/register/Test_signal[7]
    SLICE_X72Y140        LUT5 (Prop_lut5_I0_O)        0.043     7.041 r  core/register/code_if[13]_i_1/O
                         net (fo=10, routed)          0.326     7.366    vga/D[13]
    SLICE_X75Y141        FDRE                                         r  vga/code_id_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.256     3.350    vga/CLK_OUT1
    SLICE_X75Y141        FDRE                                         r  vga/code_id_reg[13]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.519    
                         clock uncertainty           -0.215     2.304    
    SLICE_X75Y141        FDRE (Setup_fdre_C_D)       -0.027     2.277    vga/code_id_reg[13]_rep
  -------------------------------------------------------------------
                         required time                          2.277    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 -5.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.184ns (24.700%)  route 0.561ns (75.300%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.595     0.251    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y144        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.100     0.351 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.123     0.474    core/U1_3/data_buf_reg_0_3_30_31_i_3_1[23]
    SLICE_X81Y143        LUT6 (Prop_lut6_I0_O)        0.028     0.502 r  core/U1_3/data_buf_reg_0_3_24_29_i_41/O
                         net (fo=1, routed)           0.075     0.577    core/U1_3/data_buf_reg_0_3_24_29_i_41_n_1
    SLICE_X81Y143        LUT6 (Prop_lut6_I0_O)        0.028     0.605 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=2, routed)           0.163     0.767    vga/U12/Test_signal[19]
    SLICE_X79Y143        LUT5 (Prop_lut5_I0_O)        0.028     0.795 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.201     0.996    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.809    -0.649    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.019    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.184ns (21.837%)  route 0.659ns (78.163%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.250    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y141        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.100     0.350 r  core/reg_EXE_MEM/IR_MEM_reg[24]/Q
                         net (fo=2, routed)           0.125     0.475    core/U1_3/inst_MEM[20]
    SLICE_X82Y142        LUT6 (Prop_lut6_I2_O)        0.028     0.503 r  core/U1_3/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.117     0.620    core/U1_3/data_buf_reg_0_3_24_29_i_33_n_1
    SLICE_X83Y143        LUT6 (Prop_lut6_I0_O)        0.028     0.648 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=2, routed)           0.175     0.822    vga/U12/Test_signal[16]
    SLICE_X81Y142        LUT5 (Prop_lut5_I0_O)        0.028     0.850 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.242     1.093    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.809    -0.649    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.035    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.202ns (23.472%)  route 0.659ns (76.528%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.596     0.252    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y141        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.118     0.370 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.196     0.566    core/U1_3/inst_MEM[18]
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.028     0.594 r  core/U1_3/data_buf_reg_0_3_18_23_i_60/O
                         net (fo=1, routed)           0.099     0.692    core/U1_3/data_buf_reg_0_3_18_23_i_60_n_1
    SLICE_X91Y141        LUT6 (Prop_lut6_I0_O)        0.028     0.720 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=2, routed)           0.057     0.777    vga/U12/Test_signal[14]
    SLICE_X91Y141        LUT5 (Prop_lut5_I0_O)        0.028     0.805 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.307     1.113    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.812    -0.646    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X66Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.036    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.184ns (20.871%)  route 0.698ns (79.129%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    0.242ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.586     0.242    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y129        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDRE (Prop_fdre_C_Q)         0.100     0.342 r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/Q
                         net (fo=2, routed)           0.100     0.442    core/U1_3/data_buf_reg_0_3_30_31_i_3_1[6]
    SLICE_X82Y129        LUT6 (Prop_lut6_I0_O)        0.028     0.470 r  core/U1_3/data_buf_reg_0_3_6_11_i_54/O
                         net (fo=1, routed)           0.102     0.573    core/U1_3/data_buf_reg_0_3_6_11_i_54_n_1
    SLICE_X84Y129        LUT6 (Prop_lut6_I0_O)        0.028     0.601 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=2, routed)           0.168     0.768    vga/U12/Test_signal[5]
    SLICE_X76Y129        LUT5 (Prop_lut5_I0_O)        0.028     0.796 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.327     1.124    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X66Y139        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.811    -0.647    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X66Y139        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.309    
                         clock uncertainty            0.215    -0.094    
    SLICE_X66Y139        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.035    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.184ns (20.385%)  route 0.719ns (79.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.245ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.589     0.245    core/reg_EXE_MEM/debug_clk
    SLICE_X77Y139        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y139        FDRE (Prop_fdre_C_Q)         0.100     0.345 r  core/reg_EXE_MEM/IR_MEM_reg[14]/Q
                         net (fo=2, routed)           0.165     0.510    core/U1_3/inst_MEM[10]
    SLICE_X77Y138        LUT6 (Prop_lut6_I2_O)        0.028     0.538 r  core/U1_3/data_buf_reg_0_3_12_17_i_48/O
                         net (fo=1, routed)           0.129     0.667    core/U1_3/data_buf_reg_0_3_12_17_i_48_n_1
    SLICE_X75Y139        LUT6 (Prop_lut6_I0_O)        0.028     0.695 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=2, routed)           0.177     0.872    vga/U12/Test_signal[8]
    SLICE_X71Y141        LUT5 (Prop_lut5_I0_O)        0.028     0.900 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.247     1.148    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X66Y142        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.812    -0.646    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X66Y142        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X66Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.039    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.184ns (20.454%)  route 0.716ns (79.546%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.249    core/reg_IF_ID/debug_clk
    SLICE_X81Y138        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.100     0.349 r  core/reg_IF_ID/PCurrent_ID_reg[28]/Q
                         net (fo=3, routed)           0.200     0.549    core/U1_3/PCurrent_ID[28]
    SLICE_X82Y140        LUT6 (Prop_lut6_I0_O)        0.028     0.577 r  core/U1_3/data_buf_reg_0_3_24_29_i_66/O
                         net (fo=1, routed)           0.136     0.713    core/U1_3/data_buf_reg_0_3_24_29_i_66_n_1
    SLICE_X81Y141        LUT6 (Prop_lut6_I1_O)        0.028     0.741 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=2, routed)           0.097     0.839    vga/U12/Test_signal[20]
    SLICE_X82Y141        LUT5 (Prop_lut5_I0_O)        0.028     0.867 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.282     1.149    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.809    -0.649    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.033    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.184ns (19.422%)  route 0.763ns (80.578%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.590     0.246    core/reg_EXE_MEM/debug_clk
    SLICE_X79Y143        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y143        FDRE (Prop_fdre_C_Q)         0.100     0.346 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.239     0.585    core/U1_3/data_buf_reg_0_3_30_31_i_3_1[16]
    SLICE_X80Y143        LUT6 (Prop_lut6_I0_O)        0.028     0.613 r  core/U1_3/data_buf_reg_0_3_18_23_i_44/O
                         net (fo=1, routed)           0.095     0.708    core/U1_3/data_buf_reg_0_3_18_23_i_44_n_1
    SLICE_X82Y144        LUT6 (Prop_lut6_I0_O)        0.028     0.736 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=2, routed)           0.141     0.877    vga/U12/Test_signal[12]
    SLICE_X81Y142        LUT5 (Prop_lut5_I0_O)        0.028     0.905 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.289     1.193    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.812    -0.646    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X66Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.039    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.184ns (19.999%)  route 0.736ns (80.001%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.649ns
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.593     0.249    core/reg_EXE_MEM/debug_clk
    SLICE_X80Y139        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_fdre_C_Q)         0.100     0.349 r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/Q
                         net (fo=2, routed)           0.183     0.532    core/U1_3/data_buf_reg_0_3_30_31_i_3_1[25]
    SLICE_X81Y141        LUT6 (Prop_lut6_I0_O)        0.028     0.560 r  core/U1_3/data_buf_reg_0_3_24_29_i_57/O
                         net (fo=1, routed)           0.147     0.707    core/U1_3/data_buf_reg_0_3_24_29_i_57_n_1
    SLICE_X80Y142        LUT6 (Prop_lut6_I0_O)        0.028     0.735 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=2, routed)           0.171     0.906    vga/U12/Test_signal[21]
    SLICE_X79Y143        LUT5 (Prop_lut5_I0_O)        0.028     0.934 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.235     1.169    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.809    -0.649    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X78Y142        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.311    
                         clock uncertainty            0.215    -0.096    
    SLICE_X78Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.010    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.202ns (21.731%)  route 0.728ns (78.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    0.245ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.589     0.245    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y140        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y140        FDRE (Prop_fdre_C_Q)         0.118     0.363 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=2, routed)           0.188     0.551    core/U1_3/data_buf_reg_0_3_30_31_i_3_1[19]
    SLICE_X77Y140        LUT6 (Prop_lut6_I0_O)        0.028     0.579 r  core/U1_3/data_buf_reg_0_3_18_23_i_52/O
                         net (fo=1, routed)           0.138     0.717    core/U1_3/data_buf_reg_0_3_18_23_i_52_n_1
    SLICE_X76Y140        LUT6 (Prop_lut6_I0_O)        0.028     0.745 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=2, routed)           0.154     0.899    vga/U12/Test_signal[15]
    SLICE_X77Y141        LUT5 (Prop_lut5_I0_O)        0.028     0.927 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.247     1.175    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.812    -0.646    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.308    
                         clock uncertainty            0.215    -0.093    
    SLICE_X66Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.013    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.184ns (19.325%)  route 0.768ns (80.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.190    -0.370    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.344 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.594     0.250    core/reg_EXE_MEM/debug_clk
    SLICE_X81Y141        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.100     0.350 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.232     0.582    core/U1_3/inst_MEM[26]
    SLICE_X83Y142        LUT6 (Prop_lut6_I2_O)        0.028     0.610 r  core/U1_3/data_buf_reg_0_3_30_31_i_17/O
                         net (fo=1, routed)           0.159     0.769    core/U1_3/data_buf_reg_0_3_30_31_i_17_n_1
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.028     0.797 r  core/U1_3/data_buf_reg_0_3_30_31_i_6/O
                         net (fo=2, routed)           0.099     0.895    vga/U12/Test_signal[22]
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.028     0.923 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.279     1.202    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.810    -0.648    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y142        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.310    
                         clock uncertainty            0.215    -0.095    
    SLICE_X74Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.036    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.480ns  (logic 1.843ns (52.956%)  route 1.637ns (47.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.087    30.542    vga/U12/DO[0]
    SLICE_X65Y151        LUT4 (Prop_lut4_I0_O)        0.043    30.585 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.550    31.136    vga/U12/B[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.009    37.142    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.142    
                         arrival time                         -31.136    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.479ns  (logic 1.843ns (52.972%)  route 1.636ns (47.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.087    30.542    vga/U12/DO[0]
    SLICE_X65Y151        LUT4 (Prop_lut4_I0_O)        0.043    30.585 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.549    31.135    vga/U12/B[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.010    37.141    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.141    
                         arrival time                         -31.135    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.263ns  (logic 1.852ns (56.762%)  route 1.411ns (43.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.940    30.395    vga/U12/DO[0]
    SLICE_X65Y151        LUT4 (Prop_lut4_I1_O)        0.052    30.447 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.471    30.918    vga/U12/G[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.098    37.053    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                         -30.918    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.259ns  (logic 1.852ns (56.826%)  route 1.407ns (43.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.940    30.395    vga/U12/DO[0]
    SLICE_X65Y151        LUT4 (Prop_lut4_I1_O)        0.052    30.447 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.468    30.914    vga/U12/G[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.098    37.053    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                         -30.914    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.237ns  (logic 1.843ns (56.940%)  route 1.394ns (43.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.940    30.395    vga/U12/DO[0]
    SLICE_X65Y151        LUT4 (Prop_lut4_I0_O)        0.043    30.438 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.454    30.892    vga/U12/B[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.031    37.120    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.120    
                         arrival time                         -30.892    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.148ns  (logic 1.855ns (58.928%)  route 1.293ns (41.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.824    30.280    vga/U12/DO[0]
    SLICE_X65Y151        LUT5 (Prop_lut5_I3_O)        0.055    30.335 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.469    30.803    vga/U12/G[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.113    37.038    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                         -30.803    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.160ns  (logic 1.851ns (58.580%)  route 1.309ns (41.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.087    30.542    vga/U12/DO[0]
    SLICE_X65Y151        LUT2 (Prop_lut2_I1_O)        0.051    30.593 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.222    30.815    vga/U12/R[3]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.101    37.050    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.050    
                         arrival time                         -30.815    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.138ns  (logic 1.855ns (59.115%)  route 1.283ns (40.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.824    30.280    vga/U12/DO[0]
    SLICE_X65Y151        LUT5 (Prop_lut5_I3_O)        0.055    30.335 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.459    30.793    vga/U12/G[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.113    37.038    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                         -30.793    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.160ns  (logic 1.843ns (58.316%)  route 1.317ns (41.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.824    30.280    vga/U12/DO[0]
    SLICE_X65Y151        LUT5 (Prop_lut5_I3_O)        0.043    30.323 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.493    30.816    vga/U12/B[2]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)       -0.022    37.129    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.129    
                         arrival time                         -30.816    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 1.851ns (60.727%)  route 1.197ns (39.273%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.345ns = ( 27.655 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         1.250    27.655    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.455 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.087    30.542    vga/U12/DO[0]
    SLICE_X65Y151        LUT2 (Prop_lut2_I1_O)        0.051    30.593 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.110    30.703    vga/U12/R[3]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.090    38.184    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.353    
                         clock uncertainty           -0.201    37.151    
    SLICE_X64Y151        FDRE (Setup_fdre_C_D)       -0.101    37.050    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.050    
                         arrival time                         -30.703    
  -------------------------------------------------------------------
                         slack                                  6.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.146ns (20.535%)  route 0.565ns (79.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.339    -0.196    vga/U12/flag__0
    SLICE_X65Y151        LUT4 (Prop_lut4_I2_O)        0.028    -0.168 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.226     0.058    vga/U12/B[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X65Y151        FDRE (Hold_fdre_C_D)         0.038    -0.138    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.146ns (19.675%)  route 0.596ns (80.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.315    -0.220    vga/U12/flag__0
    SLICE_X65Y151        LUT4 (Prop_lut4_I1_O)        0.028    -0.192 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.281     0.089    vga/U12/B[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)         0.032    -0.144    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.146ns (19.673%)  route 0.596ns (80.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.315    -0.220    vga/U12/flag__0
    SLICE_X65Y151        LUT4 (Prop_lut4_I1_O)        0.028    -0.192 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.281     0.090    vga/U12/B[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)         0.032    -0.144    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.150ns (20.540%)  route 0.580ns (79.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.339    -0.196    vga/U12/flag__0
    SLICE_X65Y151        LUT4 (Prop_lut4_I0_O)        0.032    -0.164 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.242     0.078    vga/U12/G[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)        -0.007    -0.183    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.150ns (20.465%)  route 0.583ns (79.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.339    -0.196    vga/U12/flag__0
    SLICE_X65Y151        LUT4 (Prop_lut4_I0_O)        0.032    -0.164 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.244     0.080    vga/U12/G[1]_i_1_n_1
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)        -0.007    -0.183    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.146ns (18.713%)  route 0.634ns (81.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.383    -0.152    vga/U12/flag__0
    SLICE_X65Y151        LUT5 (Prop_lut5_I1_O)        0.028    -0.124 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.251     0.128    vga/U12/B[2]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X65Y151        FDRE (Hold_fdre_C_D)         0.040    -0.136    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.148ns (19.427%)  route 0.614ns (80.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.383    -0.152    vga/U12/flag__0
    SLICE_X65Y151        LUT5 (Prop_lut5_I0_O)        0.030    -0.122 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.231     0.109    vga/U12/G[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X65Y151        FDRE (Hold_fdre_C_D)         0.000    -0.176    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.148ns (19.252%)  route 0.621ns (80.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.540    -0.653    vga/CLK_OUT1
    SLICE_X74Y151        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.535 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.383    -0.152    vga/U12/flag__0
    SLICE_X65Y151        LUT5 (Prop_lut5_I0_O)        0.030    -0.122 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.238     0.116    vga/U12/G[3]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X65Y151        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X65Y151        FDRE (Hold_fdre_C_D)         0.002    -0.174    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.585ns (60.550%)  route 0.381ns (39.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.573    -0.620    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.035 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.381     0.346    vga/U12/DO[0]
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)         0.044    -0.132    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.585ns (60.359%)  route 0.384ns (39.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=358, routed)         0.573    -0.620    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y62         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y62         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.035 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.384     0.349    vga/U12/DO[0]
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.742    -0.716    vga/U12/CLK_OUT3
    SLICE_X64Y151        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.378    
                         clock uncertainty            0.201    -0.176    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)         0.047    -0.129    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.478    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X10Y79         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.269    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.269    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X10Y79         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.269    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.269    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X10Y79         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.269    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.269    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X10Y79         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X10Y79         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.269    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.269    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X11Y79         FDSE (Setup_fdse_C_CE)      -0.201   117.344    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.344    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X11Y79         FDSE (Setup_fdse_C_CE)      -0.201   117.344    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.344    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X11Y79         FDSE (Setup_fdse_C_CE)      -0.201   117.344    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.344    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X11Y79         FDSE (Setup_fdse_C_CE)      -0.201   117.344    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                        117.344    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X11Y79         FDSE (Setup_fdse_C_CE)      -0.201   117.344    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                        117.344    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.197    

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.979ns  (logic 0.266ns (3.334%)  route 7.713ns (96.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 118.591 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.831ns = ( 98.169 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    98.169    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    98.392 f  rst_all_reg/Q
                         net (fo=1319, routed)        7.126   105.518    DISPLAY/P2S_SEG/rst_all
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.043   105.561 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.586   106.147    DISPLAY/P2S_SEG/buff
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.497   118.591    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X11Y79         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism             -0.832   117.760    
                         clock uncertainty           -0.215   117.545    
    SLICE_X11Y79         FDSE (Setup_fdse_C_CE)      -0.201   117.344    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                        117.344    
                         arrival time                        -106.147    
  -------------------------------------------------------------------
                         slack                                 11.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.213ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.100ns (2.698%)  route 3.606ns (97.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.606     3.228    DISPLAY/P2S_LED/rst_all
    SLICE_X9Y89          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.934    -0.524    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X9Y89          FDSE (Hold_fdse_C_S)        -0.014     0.015    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.100ns (2.698%)  route 3.606ns (97.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.606     3.228    DISPLAY/P2S_LED/rst_all
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.934    -0.524    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X9Y89          FDRE (Hold_fdre_C_R)        -0.014     0.015    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.100ns (2.698%)  route 3.606ns (97.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.606     3.228    DISPLAY/P2S_LED/rst_all
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.934    -0.524    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.339    -0.186    
                         clock uncertainty            0.215     0.029    
    SLICE_X9Y89          FDRE (Hold_fdre_C_R)        -0.014     0.015    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.299ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.100ns (2.623%)  route 3.713ns (97.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.713     3.335    DISPLAY/P2S_LED/rst_all
    SLICE_X10Y90         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.935    -0.523    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X10Y90         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.339    -0.185    
                         clock uncertainty            0.215     0.030    
    SLICE_X10Y90         FDRE (Hold_fdre_C_R)         0.006     0.036    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.307ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.100ns (2.633%)  route 3.697ns (97.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.697     3.320    DISPLAY/rst_all
    SLICE_X9Y87          FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.932    -0.526    DISPLAY/CLK_OUT3
    SLICE_X9Y87          FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.188    
                         clock uncertainty            0.215     0.027    
    SLICE_X9Y87          FDRE (Hold_fdre_C_R)        -0.014     0.013    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.307ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.100ns (2.633%)  route 3.697ns (97.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.697     3.320    DISPLAY/rst_all
    SLICE_X9Y87          FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.932    -0.526    DISPLAY/CLK_OUT3
    SLICE_X9Y87          FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.188    
                         clock uncertainty            0.215     0.027    
    SLICE_X9Y87          FDRE (Hold_fdre_C_R)        -0.014     0.013    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.100ns (2.605%)  route 3.738ns (97.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.738     3.361    DISPLAY/rst_all
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.931    -0.527    DISPLAY/CLK_OUT3
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X9Y86          FDRE (Hold_fdre_C_R)        -0.014     0.012    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.100ns (2.605%)  route 3.738ns (97.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.738     3.361    DISPLAY/rst_all
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.931    -0.527    DISPLAY/CLK_OUT3
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X9Y86          FDRE (Hold_fdre_C_R)        -0.014     0.012    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.100ns (2.605%)  route 3.738ns (97.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.738     3.361    DISPLAY/rst_all
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.931    -0.527    DISPLAY/CLK_OUT3
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[18]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X9Y86          FDRE (Hold_fdre_C_R)        -0.014     0.012    DISPLAY/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.349ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.100ns (2.605%)  route 3.738ns (97.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  rst_all_reg/Q
                         net (fo=1319, routed)        3.738     3.361    DISPLAY/rst_all
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.931    -0.527    DISPLAY/CLK_OUT3
    SLICE_X9Y86          FDRE                                         r  DISPLAY/clk_count_reg[19]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X9Y86          FDRE (Hold_fdre_C_R)        -0.014     0.012    DISPLAY/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  3.349    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       96.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.223ns (4.718%)  route 4.503ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.503     2.895    core/REG_PC/rst_all
    SLICE_X90Y132        FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/REG_PC/debug_clk
    SLICE_X90Y132        FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.689    99.355    
                         clock uncertainty           -0.095    99.261    
    SLICE_X90Y132        FDCE (Recov_fdce_C_CLR)     -0.187    99.074    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         99.074    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 96.179    

Slack (MET) :             96.179ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.223ns (4.718%)  route 4.503ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.503     2.895    core/REG_PC/rst_all
    SLICE_X90Y132        FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/REG_PC/debug_clk
    SLICE_X90Y132        FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism             -0.689    99.355    
                         clock uncertainty           -0.095    99.261    
    SLICE_X90Y132        FDCE (Recov_fdce_C_CLR)     -0.187    99.074    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         99.074    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 96.179    

Slack (MET) :             96.212ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.223ns (4.718%)  route 4.503ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.503     2.895    core/REG_PC/rst_all
    SLICE_X90Y132        FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/REG_PC/debug_clk
    SLICE_X90Y132        FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism             -0.689    99.355    
                         clock uncertainty           -0.095    99.261    
    SLICE_X90Y132        FDCE (Recov_fdce_C_CLR)     -0.154    99.107    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         99.107    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 96.212    

Slack (MET) :             96.212ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.223ns (4.718%)  route 4.503ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 100.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        4.503     2.895    core/REG_PC/rst_all
    SLICE_X90Y132        FDCE                                         f  core/REG_PC/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.264   100.044    core/REG_PC/debug_clk
    SLICE_X90Y132        FDCE                                         r  core/REG_PC/Q_reg[4]/C
                         clock pessimism             -0.689    99.355    
                         clock uncertainty           -0.095    99.261    
    SLICE_X90Y132        FDCE (Recov_fdce_C_CLR)     -0.154    99.107    core/REG_PC/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         99.107    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 96.212    

Slack (MET) :             96.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.223ns (5.519%)  route 3.818ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.818     2.210    core/REG_PC/rst_all
    SLICE_X88Y134        FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.046    core/REG_PC/debug_clk
    SLICE_X88Y134        FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism             -0.689    99.357    
                         clock uncertainty           -0.095    99.263    
    SLICE_X88Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.051    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         99.051    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                 96.841    

Slack (MET) :             96.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.223ns (5.519%)  route 3.818ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.818     2.210    core/REG_PC/rst_all
    SLICE_X88Y134        FDCE                                         f  core/REG_PC/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.046    core/REG_PC/debug_clk
    SLICE_X88Y134        FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.689    99.357    
                         clock uncertainty           -0.095    99.263    
    SLICE_X88Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.051    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         99.051    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                 96.841    

Slack (MET) :             96.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.223ns (5.519%)  route 3.818ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.818     2.210    core/REG_PC/rst_all
    SLICE_X88Y134        FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.046    core/REG_PC/debug_clk
    SLICE_X88Y134        FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism             -0.689    99.357    
                         clock uncertainty           -0.095    99.263    
    SLICE_X88Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.051    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         99.051    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                 96.841    

Slack (MET) :             96.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.223ns (5.519%)  route 3.818ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.818     2.210    core/REG_PC/rst_all
    SLICE_X88Y134        FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.046    core/REG_PC/debug_clk
    SLICE_X88Y134        FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism             -0.689    99.357    
                         clock uncertainty           -0.095    99.263    
    SLICE_X88Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.051    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         99.051    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                 96.841    

Slack (MET) :             96.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.223ns (5.519%)  route 3.818ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.818     2.210    core/REG_PC/rst_all
    SLICE_X88Y134        FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.046    core/REG_PC/debug_clk
    SLICE_X88Y134        FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism             -0.689    99.357    
                         clock uncertainty           -0.095    99.263    
    SLICE_X88Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.051    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         99.051    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                 96.841    

Slack (MET) :             96.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.223ns (5.519%)  route 3.818ns (94.481%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.046ns = ( 100.046 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.831ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.763    -1.831    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.223    -1.608 f  rst_all_reg/Q
                         net (fo=1319, routed)        3.818     2.210    core/REG_PC/rst_all
    SLICE_X88Y134        FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.373    98.697    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.780 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.266   100.046    core/REG_PC/debug_clk
    SLICE_X88Y134        FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism             -0.689    99.357    
                         clock uncertainty           -0.095    99.263    
    SLICE_X88Y134        FDCE (Recov_fdce_C_CLR)     -0.212    99.051    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         99.051    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                 96.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.100ns (5.156%)  route 1.839ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.839     1.462    core/REG_PC/rst_all
    SLICE_X87Y138        FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X87Y138        FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism              0.266     0.718    
    SLICE_X87Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.100ns (5.156%)  route 1.839ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.839     1.462    core/REG_PC/rst_all
    SLICE_X87Y138        FDCE                                         f  core/REG_PC/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X87Y138        FDCE                                         r  core/REG_PC/Q_reg[21]/C
                         clock pessimism              0.266     0.718    
    SLICE_X87Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.100ns (5.156%)  route 1.839ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.839     1.462    core/REG_PC/rst_all
    SLICE_X87Y138        FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X87Y138        FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism              0.266     0.718    
    SLICE_X87Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.100ns (5.156%)  route 1.839ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.839     1.462    core/REG_PC/rst_all
    SLICE_X87Y138        FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X87Y138        FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism              0.266     0.718    
    SLICE_X87Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.100ns (5.043%)  route 1.883ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.883     1.505    core/REG_PC/rst_all
    SLICE_X85Y138        FDCE                                         f  core/REG_PC/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X85Y138        FDCE                                         r  core/REG_PC/Q_reg[16]/C
                         clock pessimism              0.266     0.718    
    SLICE_X85Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.100ns (5.043%)  route 1.883ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.883     1.505    core/REG_PC/rst_all
    SLICE_X85Y138        FDCE                                         f  core/REG_PC/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X85Y138        FDCE                                         r  core/REG_PC/Q_reg[17]/C
                         clock pessimism              0.266     0.718    
    SLICE_X85Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.100ns (5.043%)  route 1.883ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.883     1.505    core/REG_PC/rst_all
    SLICE_X85Y138        FDCE                                         f  core/REG_PC/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X85Y138        FDCE                                         r  core/REG_PC/Q_reg[18]/C
                         clock pessimism              0.266     0.718    
    SLICE_X85Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.100ns (5.043%)  route 1.883ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.883     1.505    core/REG_PC/rst_all
    SLICE_X85Y138        FDCE                                         f  core/REG_PC/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X85Y138        FDCE                                         r  core/REG_PC/Q_reg[19]/C
                         clock pessimism              0.266     0.718    
    SLICE_X85Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.100ns (5.043%)  route 1.883ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.883     1.505    core/REG_PC/rst_all
    SLICE_X85Y138        FDCE                                         f  core/REG_PC/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X85Y138        FDCE                                         r  core/REG_PC/Q_reg[24]/C
                         clock pessimism              0.266     0.718    
    SLICE_X85Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.100ns (5.043%)  route 1.883ns (94.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.715    -0.478    clk_cpu
    SLICE_X112Y47        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.100    -0.378 f  rst_all_reg/Q
                         net (fo=1319, routed)        1.883     1.505    core/REG_PC/rst_all
    SLICE_X85Y138        FDCE                                         f  core/REG_PC/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.220    -0.392    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.362 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.814     0.452    core/REG_PC/debug_clk
    SLICE_X85Y138        FDCE                                         r  core/REG_PC/Q_reg[25]/C
                         clock pessimism              0.266     0.718    
    SLICE_X85Y138        FDCE (Remov_fdce_C_CLR)     -0.069     0.649    core/REG_PC/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.856    





