// create module
	module blink (
	input wire clk, 
	output wire[7:0] LED 
	);


	reg [31:0] cnt; 

initial begin

cnt <= 32'h00000000; 

end

always @(posedge clk) begin

cnt <= cnt + 1; 

end


assign LED[6:4] = cnt[25:23];     

endmodule