Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Aug 28 21:31:20 2018
| Host         : richard-Z87M-D3H running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.958        0.000                      0                  150        0.174        0.000                      0                  150        3.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.958        0.000                      0                  150        0.174        0.000                      0                  150        3.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 m_db_btn/IDX[0].count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[0].data_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.196ns (31.360%)  route 2.618ns (68.640%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.373    m_db_btn/CLK
    SLICE_X40Y92         FDRE                                         r  m_db_btn/IDX[0].count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.419     5.792 r  m_db_btn/IDX[0].count_reg[2]/Q
                         net (fo=5, routed)           0.822     6.614    m_db_btn/IDX[0].count_reg__0[2]
    SLICE_X40Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.913 f  m_db_btn/IDX[0].count[9]_i_4/O
                         net (fo=6, routed)           0.836     7.749    m_db_btn/IDX[0].count[9]_i_4_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.152     7.901 r  m_db_btn/IDX[0].data_i_2/O
                         net (fo=1, routed)           0.436     8.338    m_db_btn/IDX[0].data_i_2_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.326     8.664 r  m_db_btn/IDX[0].data_i_1/O
                         net (fo=1, routed)           0.523     9.187    m_db_btn/IDX[0].data
    SLICE_X42Y93         FDRE                                         r  m_db_btn/IDX[0].data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.563    12.921    m_db_btn/CLK
    SLICE_X42Y93         FDRE                                         r  m_db_btn/IDX[0].data_reg/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X42Y93         FDRE (Setup_fdre_C_CE)      -0.169    13.145    m_db_btn/IDX[0].data_reg
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.988%)  route 2.624ns (76.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.692     8.826    cd_count[0]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[12]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.988%)  route 2.624ns (76.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.692     8.826    cd_count[0]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[13]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.988%)  route 2.624ns (76.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.692     8.826    cd_count[0]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[14]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.828ns (23.988%)  route 2.624ns (76.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.692     8.826    cd_count[0]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  cd_count_reg[15]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X41Y95         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.042%)  route 2.616ns (75.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.684     8.818    cd_count[0]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  cd_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564    12.922    clk_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  cd_count_reg[20]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.429    12.886    cd_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.042%)  route 2.616ns (75.958%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.684     8.818    cd_count[0]_i_1_n_0
    SLICE_X41Y97         FDRE                                         r  cd_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564    12.922    clk_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  cd_count_reg[21]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.429    12.886    cd_count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.090%)  route 2.472ns (74.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.540     8.674    cd_count[0]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  cd_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562    12.920    clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  cd_count_reg[0]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X41Y92         FDRE (Setup_fdre_C_R)       -0.429    12.884    cd_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.090%)  route 2.472ns (74.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.540     8.674    cd_count[0]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  cd_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562    12.920    clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  cd_count_reg[1]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X41Y92         FDRE (Setup_fdre_C_R)       -0.429    12.884    cd_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 cd_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.828ns (25.090%)  route 2.472ns (74.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X41Y93         FDRE                                         r  cd_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  cd_count_reg[4]/Q
                         net (fo=2, routed)           0.683     6.513    cd_count_reg[4]
    SLICE_X40Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.637 r  cd_count[0]_i_6/O
                         net (fo=2, routed)           0.817     7.454    cd_count[0]_i_6_n_0
    SLICE_X40Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.578 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.432     8.010    cd_count[0]_i_3_n_0
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.134 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.540     8.674    cd_count[0]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  cd_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562    12.920    clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  cd_count_reg[2]/C
                         clock pessimism              0.429    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X41Y92         FDRE (Setup_fdre_C_R)       -0.429    12.884    cd_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  4.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 m_pwm/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_pwm/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.467    m_pwm/CLK
    SLICE_X41Y99         FDRE                                         r  m_pwm/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  m_pwm/count_reg[1]/Q
                         net (fo=9, routed)           0.093     1.701    m_pwm/count_reg__0[1]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.746 r  m_pwm/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.746    m_pwm/p_0_in__2[5]
    SLICE_X40Y99         FDRE                                         r  m_pwm/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.859     1.984    m_pwm/CLK
    SLICE_X40Y99         FDRE                                         r  m_pwm/count_reg[5]/C
                         clock pessimism             -0.504     1.480    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.572    m_pwm/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 duty_ticker_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_pwm/r_duty_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.997%)  route 0.141ns (50.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  duty_ticker_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  duty_ticker_reg[3]/Q
                         net (fo=6, routed)           0.141     1.749    m_pwm/Q[0]
    SLICE_X41Y98         FDRE                                         r  m_pwm/r_duty_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.859     1.984    m_pwm/CLK
    SLICE_X41Y98         FDRE                                         r  m_pwm/r_duty_reg[3]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.070     1.553    m_pwm/r_duty_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.466    m_db_btn/CLK
    SLICE_X42Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  m_db_btn/IDX[1].count_reg[0]/Q
                         net (fo=7, routed)           0.127     1.757    m_db_btn/IDX[1].count_reg__0[0]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.048     1.805 r  m_db_btn/IDX[1].count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    m_db_btn/p_0_in__0[2]
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    m_db_btn/CLK
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[2]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107     1.586    m_db_btn/IDX[1].count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.466    m_db_btn/CLK
    SLICE_X42Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  m_db_btn/IDX[1].count_reg[0]/Q
                         net (fo=7, routed)           0.128     1.758    m_db_btn/IDX[1].count_reg__0[0]
    SLICE_X43Y94         LUT5 (Prop_lut5_I3_O)        0.049     1.807 r  m_db_btn/IDX[1].count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    m_db_btn/p_0_in__0[4]
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    m_db_btn/CLK
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[4]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107     1.586    m_db_btn/IDX[1].count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[0].count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[0].count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.466    m_db_btn/CLK
    SLICE_X40Y93         FDRE                                         r  m_db_btn/IDX[0].count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  m_db_btn/IDX[0].count_reg[4]/Q
                         net (fo=3, routed)           0.091     1.685    m_db_btn/IDX[0].count_reg__0[4]
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.099     1.784 r  m_db_btn/IDX[0].count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    m_db_btn/p_0_in[5]
    SLICE_X40Y93         FDRE                                         r  m_db_btn/IDX[0].count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    m_db_btn/CLK
    SLICE_X40Y93         FDRE                                         r  m_db_btn/IDX[0].count_reg[5]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.092     1.558    m_db_btn/IDX[0].count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.466    m_db_btn/CLK
    SLICE_X42Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  m_db_btn/IDX[1].count_reg[0]/Q
                         net (fo=7, routed)           0.127     1.757    m_db_btn/IDX[1].count_reg__0[0]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  m_db_btn/IDX[1].count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    m_db_btn/p_0_in__0[1]
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    m_db_btn/CLK
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[1]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.091     1.570    m_db_btn/IDX[1].count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 m_db_btn/IDX[1].count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_db_btn/IDX[1].count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.588     1.466    m_db_btn/CLK
    SLICE_X42Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  m_db_btn/IDX[1].count_reg[0]/Q
                         net (fo=7, routed)           0.128     1.758    m_db_btn/IDX[1].count_reg__0[0]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.045     1.803 r  m_db_btn/IDX[1].count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    m_db_btn/p_0_in__0[3]
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.983    m_db_btn/CLK
    SLICE_X43Y94         FDRE                                         r  m_db_btn/IDX[1].count_reg[3]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092     1.571    m_db_btn/IDX[1].count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 duty_ticker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_pwm/r_duty_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.754%)  route 0.146ns (53.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  duty_ticker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  duty_ticker_reg[5]/Q
                         net (fo=5, routed)           0.146     1.741    m_pwm/Q[2]
    SLICE_X41Y98         FDRE                                         r  m_pwm/r_duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.859     1.984    m_pwm/CLK
    SLICE_X41Y98         FDRE                                         r  m_pwm/r_duty_reg[5]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.016     1.499    m_pwm/r_duty_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 duty_ticker_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_pwm/r_duty_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.922%)  route 0.151ns (54.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  duty_ticker_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  duty_ticker_reg[7]/Q
                         net (fo=3, routed)           0.151     1.746    m_pwm/Q[4]
    SLICE_X41Y98         FDRE                                         r  m_pwm/r_duty_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.859     1.984    m_pwm/CLK
    SLICE_X41Y98         FDRE                                         r  m_pwm/r_duty_reg[7]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.019     1.502    m_pwm/r_duty_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 m_pwm/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_pwm/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.882%)  route 0.181ns (49.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.467    m_pwm/CLK
    SLICE_X41Y99         FDRE                                         r  m_pwm/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  m_pwm/count_reg[1]/Q
                         net (fo=9, routed)           0.181     1.789    m_pwm/count_reg__0[1]
    SLICE_X40Y99         LUT4 (Prop_lut4_I0_O)        0.046     1.835 r  m_pwm/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    m_pwm/p_0_in__2[3]
    SLICE_X40Y99         FDRE                                         r  m_pwm/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.859     1.984    m_pwm/CLK
    SLICE_X40Y99         FDRE                                         r  m_pwm/count_reg[3]/C
                         clock pessimism             -0.504     1.480    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.107     1.587    m_pwm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y95    blinky_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y92    cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y94    cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y94    cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y95    cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y95    cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y95    cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y95    cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y96    cd_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y95    blinky_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y92    cd_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y92    cd_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y94    cd_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y94    cd_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    cd_count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y95    blinky_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y94    cd_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y94    cd_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y95    cd_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    cd_count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    cd_count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y96    cd_count_reg[18]/C



