# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ece_2072_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/ECE2072/Project {C:/ECE2072/Project/components_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:49 on Oct 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE2072/Project" C:/ECE2072/Project/components_tb.v 
# -- Compiling module components_tb
# 
# Top level modules:
# 	components_tb
# End time: 11:11:49 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/ECE2072/Project {C:/ECE2072/Project/components.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:49 on Oct 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/ECE2072/Project" C:/ECE2072/Project/components.v 
# -- Compiling module sign_extend
# -- Compiling module tick_FSM
# -- Compiling module multiplexer
# -- Compiling module ALU
# -- Compiling module register_n
# 
# Top level modules:
# 	sign_extend
# 	tick_FSM
# 	multiplexer
# 	ALU
# 	register_n
# End time: 11:11:49 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
