// Seed: 1477461162
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3
);
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output logic id_5,
    input tri1 id_6,
    input wand id_7,
    input tri0 void id_8,
    output logic id_9,
    input wand id_10,
    output tri id_11,
    output logic id_12,
    output wire id_13,
    output uwire id_14,
    input wor id_15
);
  always begin
    id_5  <= 1;
    id_12 <= 1'b0;
    id_9  <= 1;
    id_9 = 1;
    id_5 = 1;
  end
  module_0(
      id_6, id_10, id_10, id_10
  );
endmodule
