{
  "design": {
    "design_info": {
      "boundary_crc": "0xB579497F5CF04DA0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../sdr-psk-fpga.gen/sources_1/bd/top",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "Rx": {
        "costas_loop_0": "",
        "c_shift_ram_I": "",
        "c_shift_ram_Q": "",
        "gardner_loop_0": "",
        "c_shift_ram_is_bpsk": "",
        "xlconstant_one": "",
        "SPB_Detection": {
          "xlconstant_one": "",
          "Rx_PD_0": "",
          "Rx_SD_0": "",
          "Rx_BD_0": ""
        },
        "Flatten": {
          "axis_data_fifo_0": "",
          "xlconstant_one": "",
          "Not_Gate_0": "",
          "Bits_Flatten_0": ""
        },
        "PSK_Signal_Extend_0": "",
        "PSK_Detection_0": "",
        "Depacketizer_0": ""
      },
      "Clock_Gen": {
        "clk_wiz_128M": "",
        "clk_wiz_32M768": "",
        "Reset_Gen": {
          "xlconstant_zero": "",
          "xlconstant_one": "",
          "proc_sys_reset_16M384": "",
          "proc_sys_reset_1M024": "",
          "proc_sys_reset_32M768": ""
        },
        "Div_clk32M768_0": ""
      },
      "Tx": {
        "PSK_Modulation": {
          "dds_compiler_carrier": "",
          "axis_data_fifo_0": "",
          "xlconstant_one": "",
          "NCO_cos_sin_0": "",
          "PSK_Mod_0": ""
        },
        "Bits_Flatten_0": "",
        "axis_data_fifo_0": "",
        "Tx_Data_0": "",
        "Packetizer_0": ""
      },
      "system_ila_0": "",
      "Const_Config": {
        "xlconstant_DELAY_CNT": "",
        "xlconstant_FEEDBACK_SHIFT": "",
        "xlconstant_MODE_CTRL": "",
        "xlconstant_GARDNER_SHIFT": "",
        "xlconstant_RX_SD_THRESHOLD": "",
        "xlconstant_RX_SD_WINDOW": "",
        "xlconstant_RX_PD_WINDOW1": "",
        "xlconstant_RX_BD_WINDOW": "",
        "xlconstant_TX_PHASE_CONFIG": ""
      },
      "RF_Data_Converter": ""
    },
    "ports": {
      "PL_CLK_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_PL_CLK_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "AD9361_TX_FRAME": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "AD9361_P1_D": {
        "type": "data",
        "direction": "O",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "AD9361_FBCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "AD9361_P0_D": {
        "type": "data",
        "direction": "I",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "AD9361_DATACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_AD9361_DATACLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "30720000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "AD9361_RX_FRAME": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "GPIO_TH1": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "GPIO_TH2": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "GPIO_TH3": {
        "direction": "O"
      },
      "GPIO_TH4": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "Rx": {
        "ports": {
          "clk_16M384": {
            "type": "clk",
            "direction": "I"
          },
          "ADC_I": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ADC_Q": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "rst_16M384": {
            "type": "rst",
            "direction": "I"
          },
          "BPSK_raw": {
            "direction": "O"
          },
          "QPSK_raw": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "I_16M": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_16M": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "NCO_cos": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "MODE_CTRL": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "FEEDBACK_SHIFT": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk_32M768": {
            "direction": "I"
          },
          "rst_32M768": {
            "direction": "I"
          },
          "GARDNER_SHIFT": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "I_1M": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Q_1M": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RX_SD_THRESHOLD": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RX_SD_WINDOW": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RX_PD_WINDOW": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RX_BD_WINDOW": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk_1M_out": {
            "direction": "O"
          },
          "QPSK": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BPSK": {
            "direction": "O"
          },
          "clk_1M024": {
            "direction": "I"
          },
          "clk_2M048": {
            "direction": "I"
          },
          "Rx_1bit": {
            "direction": "O"
          },
          "data_tdata": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_tlast": {
            "direction": "O"
          },
          "data_tuser": {
            "direction": "O"
          },
          "data_tvalid": {
            "direction": "O"
          },
          "error_tdata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "feedback_tdata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "costas_loop_0": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "costas_loop.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "costas_loop.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "costas_loop.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "costas_loop.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              }
            },
            "ports": {
              "clk_16M384": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst_16M386:rst_16M384",
                    "value_src": "strong"
                  },
                  "CLK_DOMAIN": {
                    "value": "costas_loop_aclk_0",
                    "value_src": "strong"
                  },
                  "FREQ_HZ": {
                    "value": "16384000",
                    "value_src": "strong"
                  },
                  "FREQ_TOLERANCE_HZ": {
                    "value": "0",
                    "value_src": "strong"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "strong"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "strong"
                  }
                }
              },
              "PSK_signal": {
                "type": "data",
                "direction": "I",
                "left": "11",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "strong"
                  }
                }
              },
              "is_bpsk": {
                "direction": "I"
              },
              "rst_16M384": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "strong"
                  },
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "NCO_cos": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "FEEDBACK_SHIFT": {
                "type": "data",
                "direction": "I",
                "left": "3",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "strong"
                  }
                }
              },
              "I_data": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "I_valid": {
                "direction": "O"
              },
              "Q_data": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "Q_valid": {
                "direction": "O"
              },
              "error_tdata": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "feedback_tdata": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "post_compiled_compname": "costas_loop_inst_0",
            "architecture": "zynq",
            "variant_info": {
              "costas_loop.bd": {
                "scoped_diagram": "costas_loop_inst_0.bd",
                "design_checksum": "0x8BEB6778",
                "ref_name": "costas_loop",
                "ref_subinst_path": "top_costas_loop_0",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "c_shift_ram_I": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "top_c_shift_ram_0_2",
            "xci_path": "ip\\top_c_shift_ram_0_2\\top_c_shift_ram_0_2.xci",
            "inst_hier_path": "Rx/c_shift_ram_I",
            "parameters": {
              "Depth": {
                "value": "2"
              }
            }
          },
          "c_shift_ram_Q": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "top_c_shift_ram_I_0",
            "xci_path": "ip\\top_c_shift_ram_I_0\\top_c_shift_ram_I_0.xci",
            "inst_hier_path": "Rx/c_shift_ram_Q",
            "parameters": {
              "Depth": {
                "value": "2"
              }
            }
          },
          "gardner_loop_0": {
            "parameters": {
              "ACTIVE_SIM_BD": {
                "value": "gardner_loop.bd"
              },
              "ACTIVE_SYNTH_BD": {
                "value": "gardner_loop.bd"
              },
              "ENABLE_DFX": {
                "value": "0"
              },
              "LIST_SIM_BD": {
                "value": "gardner_loop.bd"
              },
              "LIST_SYNTH_BD": {
                "value": "gardner_loop.bd"
              },
              "LOCK_PROPAGATE": {
                "value": "0"
              }
            },
            "ports": {
              "clk_32M768": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst_32M768",
                    "value_src": "strong"
                  },
                  "CLK_DOMAIN": {
                    "value": "/Clock_Gen/clk_wiz_32M768_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "32768000",
                    "value_src": "ip_prop"
                  },
                  "FREQ_TOLERANCE_HZ": {
                    "value": "0",
                    "value_src": "strong"
                  },
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "strong"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "is_bpsk": {
                "type": "data",
                "direction": "I",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long",
                      "minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 1",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "I_1M": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "Q_1M": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "clk_out": {
                "direction": "O"
              },
              "rst_32M768": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "INSERT_VIP": {
                    "value": "0",
                    "value_src": "strong"
                  },
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "GARDNER_SHIFT": {
                "type": "data",
                "direction": "I",
                "left": "3",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "strong"
                  }
                }
              },
              "error_n": {
                "type": "data",
                "direction": "O",
                "left": "15",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default"
                  }
                }
              },
              "I_tdata": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "I_tvalid": {
                "direction": "I"
              },
              "Q_tdata": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "Q_tvalid": {
                "direction": "I"
              }
            },
            "post_compiled_compname": "gardner_loop_inst_0",
            "architecture": "zynq",
            "variant_info": {
              "gardner_loop.bd": {
                "scoped_diagram": "gardner_loop_inst_0.bd",
                "design_checksum": "0x39DCC377",
                "ref_name": "gardner_loop",
                "ref_subinst_path": "top_gardner_loop_0",
                "ref_type": "Block Design",
                "source_type": "all",
                "active": "all"
              }
            }
          },
          "c_shift_ram_is_bpsk": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "top_c_shift_ram_I_1",
            "xci_path": "ip\\top_c_shift_ram_I_1\\top_c_shift_ram_I_1.xci",
            "inst_hier_path": "Rx/c_shift_ram_is_bpsk",
            "parameters": {
              "DefaultData": {
                "value": "1"
              },
              "Depth": {
                "value": "16"
              },
              "Width": {
                "value": "1"
              }
            }
          },
          "xlconstant_one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_0_2",
            "xci_path": "ip\\top_xlconstant_0_2\\top_xlconstant_0_2.xci",
            "inst_hier_path": "Rx/xlconstant_one"
          },
          "SPB_Detection": {
            "ports": {
              "I_1M": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "Q_1M": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst_32M768": {
                "type": "rst",
                "direction": "I"
              },
              "RX_SD_THRESHOLD": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "RX_SD_WINDOW": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "BPSK": {
                "direction": "I"
              },
              "SD_flag": {
                "direction": "O"
              },
              "RX_PD_WINDOW": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "disassert_PD": {
                "direction": "I"
              },
              "RX_BD_WINDOW": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "disassert_BD": {
                "direction": "I"
              },
              "BD_flag": {
                "direction": "O"
              },
              "BD_sgn": {
                "direction": "O"
              },
              "PD_flag": {
                "direction": "O"
              }
            },
            "components": {
              "xlconstant_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_xlconstant_one_1",
                "xci_path": "ip\\top_xlconstant_one_1\\top_xlconstant_one_1.xci",
                "inst_hier_path": "Rx/SPB_Detection/xlconstant_one"
              },
              "Rx_PD_0": {
                "vlnv": "xilinx.com:module_ref:Rx_PD:1.0",
                "xci_name": "top_Rx_PD_0_0",
                "xci_path": "ip\\top_Rx_PD_0_0\\top_Rx_PD_0_0.xci",
                "inst_hier_path": "Rx/SPB_Detection/Rx_PD_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "Rx_PD",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH"
                      }
                    }
                  },
                  "RX_PD_WINDOW": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "BPSK": {
                    "direction": "I"
                  },
                  "disassert_PD": {
                    "direction": "I"
                  },
                  "SD_flag": {
                    "direction": "I"
                  },
                  "PD_flag": {
                    "direction": "O"
                  }
                }
              },
              "Rx_SD_0": {
                "vlnv": "xilinx.com:module_ref:Rx_SD:1.0",
                "xci_name": "top_Rx_SD_0_0",
                "xci_path": "ip\\top_Rx_SD_0_0\\top_Rx_SD_0_0.xci",
                "inst_hier_path": "Rx/SPB_Detection/Rx_SD_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "Rx_SD",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "I": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "I_tdata",
                        "direction": "I",
                        "left": "15",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "I_tvalid",
                        "direction": "I"
                      }
                    }
                  },
                  "Q": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "Q_tdata",
                        "direction": "I",
                        "left": "15",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "Q_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "I:Q",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH"
                      }
                    }
                  },
                  "RX_SD_THRESHOLD": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "RX_SD_WINDOW": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "SD_flag": {
                    "direction": "O"
                  }
                }
              },
              "Rx_BD_0": {
                "vlnv": "xilinx.com:module_ref:Rx_BD:1.0",
                "xci_name": "top_Rx_BD_0_0",
                "xci_path": "ip\\top_Rx_BD_0_0\\top_Rx_BD_0_0.xci",
                "inst_hier_path": "Rx/SPB_Detection/Rx_BD_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "Rx_BD",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH"
                      }
                    }
                  },
                  "RX_BD_WINDOW": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "BPSK": {
                    "direction": "I"
                  },
                  "disassert_BD": {
                    "direction": "I"
                  },
                  "PD_flag": {
                    "direction": "I"
                  },
                  "BD_init": {
                    "direction": "O"
                  },
                  "BD_flag": {
                    "direction": "O"
                  },
                  "BD_sgn": {
                    "direction": "O"
                  }
                }
              }
            },
            "nets": {
              "BPSK_1": {
                "ports": [
                  "BPSK",
                  "Rx_PD_0/BPSK",
                  "Rx_BD_0/BPSK"
                ]
              },
              "I_1M_1": {
                "ports": [
                  "I_1M",
                  "Rx_SD_0/I_tdata"
                ]
              },
              "Q_1M_1": {
                "ports": [
                  "Q_1M",
                  "Rx_SD_0/Q_tdata"
                ]
              },
              "RX_BD_WINDOW_1": {
                "ports": [
                  "RX_BD_WINDOW",
                  "Rx_BD_0/RX_BD_WINDOW"
                ]
              },
              "RX_PD_WINDOW_1": {
                "ports": [
                  "RX_PD_WINDOW",
                  "Rx_PD_0/RX_PD_WINDOW"
                ]
              },
              "RX_SD_THRESHOLD_1": {
                "ports": [
                  "RX_SD_THRESHOLD",
                  "Rx_SD_0/RX_SD_THRESHOLD"
                ]
              },
              "RX_SD_WINDOW_1": {
                "ports": [
                  "RX_SD_WINDOW",
                  "Rx_SD_0/RX_SD_WINDOW"
                ]
              },
              "Rx_BD_0_BD_flag": {
                "ports": [
                  "Rx_BD_0/BD_flag",
                  "BD_flag"
                ]
              },
              "Rx_BD_0_BD_sgn": {
                "ports": [
                  "Rx_BD_0/BD_sgn",
                  "BD_sgn"
                ]
              },
              "Rx_PD_0_PD_flag": {
                "ports": [
                  "Rx_PD_0/PD_flag",
                  "PD_flag",
                  "Rx_BD_0/PD_flag"
                ]
              },
              "Rx_SD_0_SD_flag": {
                "ports": [
                  "Rx_SD_0/SD_flag",
                  "SD_flag",
                  "Rx_PD_0/SD_flag"
                ]
              },
              "clk_1": {
                "ports": [
                  "clk",
                  "Rx_PD_0/clk",
                  "Rx_SD_0/clk",
                  "Rx_BD_0/clk"
                ]
              },
              "disassert_BD_1": {
                "ports": [
                  "disassert_BD",
                  "Rx_BD_0/disassert_BD"
                ]
              },
              "disassert_PD_1": {
                "ports": [
                  "disassert_PD",
                  "Rx_PD_0/disassert_PD"
                ]
              },
              "rst_32M768_1": {
                "ports": [
                  "rst_32M768",
                  "Rx_PD_0/rst",
                  "Rx_SD_0/rst",
                  "Rx_BD_0/rst"
                ]
              },
              "xlconstant_one_dout": {
                "ports": [
                  "xlconstant_one/dout",
                  "Rx_SD_0/I_tvalid",
                  "Rx_SD_0/Q_tvalid"
                ]
              }
            }
          },
          "Flatten": {
            "interface_ports": {
              "data": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_1M024": {
                "type": "clk",
                "direction": "I"
              },
              "rst_32M768": {
                "direction": "I"
              },
              "clk_out": {
                "direction": "I"
              },
              "clk_2M048": {
                "direction": "I"
              },
              "Rx_1bit": {
                "direction": "O"
              }
            },
            "components": {
              "axis_data_fifo_0": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "top_axis_data_fifo_0_1",
                "xci_path": "ip\\top_axis_data_fifo_0_1\\top_axis_data_fifo_0_1.xci",
                "inst_hier_path": "Rx/Flatten/axis_data_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "128"
                  },
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_xlconstant_0_3",
                "xci_path": "ip\\top_xlconstant_0_3\\top_xlconstant_0_3.xci",
                "inst_hier_path": "Rx/Flatten/xlconstant_one"
              },
              "Not_Gate_0": {
                "vlnv": "xilinx.com:module_ref:Not_Gate:1.0",
                "xci_name": "top_Not_Gate_0_1",
                "xci_path": "ip\\top_Not_Gate_0_1\\top_Not_Gate_0_1.xci",
                "inst_hier_path": "Rx/Flatten/Not_Gate_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "Not_Gate",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "i": {
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "o": {
                    "direction": "O"
                  }
                }
              },
              "Bits_Flatten_0": {
                "vlnv": "xilinx.com:module_ref:Bits_Flatten:1.0",
                "xci_name": "top_Bits_Flatten_0_1",
                "xci_path": "ip\\top_Bits_Flatten_0_1\\top_Bits_Flatten_0_1.xci",
                "inst_hier_path": "Rx/Flatten/Bits_Flatten_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "Bits_Flatten",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "bypass": {
                    "direction": "I"
                  },
                  "clk_in": {
                    "direction": "I"
                  },
                  "clk_out": {
                    "direction": "I"
                  },
                  "I": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "O": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "data",
                  "axis_data_fifo_0/S_AXIS"
                ]
              }
            },
            "nets": {
              "Bits_Flatten_0_O": {
                "ports": [
                  "Bits_Flatten_0/O",
                  "Rx_1bit"
                ]
              },
              "Not_Gate_0_o": {
                "ports": [
                  "Not_Gate_0/o",
                  "axis_data_fifo_0/s_axis_aresetn"
                ]
              },
              "axis_data_fifo_0_m_axis_tdata": {
                "ports": [
                  "axis_data_fifo_0/m_axis_tdata",
                  "Bits_Flatten_0/I"
                ]
              },
              "axis_data_fifo_0_m_axis_tuser": {
                "ports": [
                  "axis_data_fifo_0/m_axis_tuser",
                  "Bits_Flatten_0/bypass"
                ]
              },
              "clk_1M024_1": {
                "ports": [
                  "clk_1M024",
                  "axis_data_fifo_0/m_axis_aclk",
                  "Bits_Flatten_0/clk_in"
                ]
              },
              "clk_2M048_1": {
                "ports": [
                  "clk_2M048",
                  "Bits_Flatten_0/clk_out"
                ]
              },
              "clk_out_1": {
                "ports": [
                  "clk_out",
                  "axis_data_fifo_0/s_axis_aclk"
                ]
              },
              "rst_32M768_1": {
                "ports": [
                  "rst_32M768",
                  "Not_Gate_0/i"
                ]
              },
              "xlconstant_one_dout": {
                "ports": [
                  "xlconstant_one/dout",
                  "axis_data_fifo_0/m_axis_tready"
                ]
              }
            }
          },
          "PSK_Signal_Extend_0": {
            "vlnv": "xilinx.com:module_ref:PSK_Signal_Extend:1.0",
            "xci_name": "top_PSK_Signal_Extend_0_1",
            "xci_path": "ip\\top_PSK_Signal_Extend_0_1\\top_PSK_Signal_Extend_0_1.xci",
            "inst_hier_path": "Rx/PSK_Signal_Extend_0",
            "parameters": {
              "O_WIDTH": {
                "value": "12"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "PSK_Signal_Extend",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "DAC_I": {
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "DAC_Q": {
                "direction": "I",
                "left": "11",
                "right": "0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "30720000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_AD9361_1RT_FDD_0_0_AD9361_RX_CLK",
                    "value_src": "default_prop"
                  }
                }
              },
              "is_bpsk": {
                "direction": "I"
              },
              "PSK_signal": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "is_bpsk_out": {
                "direction": "O"
              }
            }
          },
          "PSK_Detection_0": {
            "vlnv": "xilinx.com:module_ref:PSK_Detection:1.0",
            "xci_name": "top_PSK_Detection_0_0",
            "xci_path": "ip\\top_PSK_Detection_0_0\\top_PSK_Detection_0_0.xci",
            "inst_hier_path": "Rx/PSK_Detection_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "PSK_Detection",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "I": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "16384000"
                  },
                  "CLK_DOMAIN": {
                    "value": "/Clock_Gen/clk_wiz_32M768_clk_out1"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "I_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "I_tvalid",
                    "direction": "I"
                  }
                }
              },
              "Q": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "16384000"
                  },
                  "CLK_DOMAIN": {
                    "value": "/Clock_Gen/clk_wiz_32M768_clk_out1"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "Q_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "Q_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "I:Q",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "16384000"
                  },
                  "CLK_DOMAIN": {
                    "value": "/Clock_Gen/clk_wiz_32M768_clk_out1"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "BPSK": {
                "direction": "O"
              },
              "QPSK": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "vld": {
                "direction": "O"
              }
            }
          },
          "Depacketizer_0": {
            "vlnv": "xilinx.com:module_ref:Depacketizer:1.0",
            "xci_name": "top_Depacketizer_0_0",
            "xci_path": "ip\\top_Depacketizer_0_0\\top_Depacketizer_0_0.xci",
            "inst_hier_path": "Rx/Depacketizer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Depacketizer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "data": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "data_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "data_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "data_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "data_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "data_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "data",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "RX_BD_WINDOW": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "MODE_CTRL": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "SD_flag": {
                "direction": "I"
              },
              "PD_flag": {
                "direction": "I"
              },
              "BD_flag": {
                "direction": "I"
              },
              "BD_sgn": {
                "direction": "I"
              },
              "in_QPSK": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "in_BPSK": {
                "direction": "I"
              },
              "in_ready": {
                "direction": "O"
              },
              "QPSK": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BPSK": {
                "direction": "O"
              },
              "is_bpsk": {
                "direction": "O"
              },
              "disassert_BD": {
                "direction": "O"
              },
              "disassert_PD": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "Depacketizer_0_data": {
            "interface_ports": [
              "Depacketizer_0/data",
              "Flatten/data"
            ]
          }
        },
        "nets": {
          "AD9361_1RT_FDD_0_AD9361_RX_DAT_I": {
            "ports": [
              "ADC_I",
              "PSK_Signal_Extend_0/DAC_I"
            ]
          },
          "AD9361_1RT_FDD_0_AD9361_RX_DAT_Q": {
            "ports": [
              "ADC_Q",
              "PSK_Signal_Extend_0/DAC_Q"
            ]
          },
          "Depacketizer_0_BPSK": {
            "ports": [
              "Depacketizer_0/BPSK",
              "BPSK"
            ]
          },
          "Depacketizer_0_QPSK": {
            "ports": [
              "Depacketizer_0/QPSK",
              "QPSK"
            ]
          },
          "Depacketizer_0_data_tdata": {
            "ports": [
              "Depacketizer_0/data_tdata",
              "Flatten/data_tdata",
              "data_tdata"
            ]
          },
          "Depacketizer_0_data_tlast": {
            "ports": [
              "Depacketizer_0/data_tlast",
              "Flatten/data_tlast",
              "data_tlast"
            ]
          },
          "Depacketizer_0_data_tuser": {
            "ports": [
              "Depacketizer_0/data_tuser",
              "Flatten/data_tuser",
              "data_tuser"
            ]
          },
          "Depacketizer_0_data_tvalid": {
            "ports": [
              "Depacketizer_0/data_tvalid",
              "Flatten/data_tvalid",
              "data_tvalid"
            ]
          },
          "Depacketizer_0_disassert_BD": {
            "ports": [
              "Depacketizer_0/disassert_BD",
              "SPB_Detection/disassert_BD"
            ]
          },
          "Depacketizer_0_disassert_PD": {
            "ports": [
              "Depacketizer_0/disassert_PD",
              "SPB_Detection/disassert_PD"
            ]
          },
          "Depacketizer_0_is_bpsk": {
            "ports": [
              "Depacketizer_0/is_bpsk",
              "PSK_Signal_Extend_0/is_bpsk"
            ]
          },
          "Div_clk32M768_0_clk16M384": {
            "ports": [
              "clk_16M384",
              "costas_loop_0/clk_16M384",
              "c_shift_ram_I/CLK",
              "c_shift_ram_Q/CLK",
              "c_shift_ram_is_bpsk/CLK",
              "PSK_Signal_Extend_0/clk"
            ]
          },
          "FEEDBACK_SHIFT_1": {
            "ports": [
              "FEEDBACK_SHIFT",
              "costas_loop_0/FEEDBACK_SHIFT"
            ]
          },
          "Flatten_Rx_1bit": {
            "ports": [
              "Flatten/Rx_1bit",
              "Rx_1bit"
            ]
          },
          "GARDNER_SHIFT_1": {
            "ports": [
              "GARDNER_SHIFT",
              "gardner_loop_0/GARDNER_SHIFT"
            ]
          },
          "I_tvalid_1": {
            "ports": [
              "costas_loop_0/I_valid",
              "gardner_loop_0/I_tvalid"
            ]
          },
          "MODE_CTRL_1": {
            "ports": [
              "MODE_CTRL",
              "Depacketizer_0/MODE_CTRL"
            ]
          },
          "PSK_Detection_0_BPSK": {
            "ports": [
              "PSK_Detection_0/BPSK",
              "BPSK_raw",
              "SPB_Detection/BPSK",
              "Depacketizer_0/in_BPSK"
            ]
          },
          "PSK_Detection_0_QPSK": {
            "ports": [
              "PSK_Detection_0/QPSK",
              "QPSK_raw",
              "Depacketizer_0/in_QPSK"
            ]
          },
          "PSK_Signal_Extend_0_PSK_signal": {
            "ports": [
              "PSK_Signal_Extend_0/PSK_signal",
              "costas_loop_0/PSK_signal"
            ]
          },
          "PSK_Signal_Extend_0_is_bpsk_out": {
            "ports": [
              "PSK_Signal_Extend_0/is_bpsk_out",
              "costas_loop_0/is_bpsk",
              "c_shift_ram_is_bpsk/D"
            ]
          },
          "Q_tvalid_2": {
            "ports": [
              "costas_loop_0/Q_valid",
              "gardner_loop_0/Q_tvalid"
            ]
          },
          "RX_BD_WINDOW_1": {
            "ports": [
              "RX_BD_WINDOW",
              "SPB_Detection/RX_BD_WINDOW",
              "Depacketizer_0/RX_BD_WINDOW"
            ]
          },
          "RX_PD_WINDOW_1": {
            "ports": [
              "RX_PD_WINDOW",
              "SPB_Detection/RX_PD_WINDOW"
            ]
          },
          "RX_SD_THRESHOLD_1": {
            "ports": [
              "RX_SD_THRESHOLD",
              "SPB_Detection/RX_SD_THRESHOLD"
            ]
          },
          "RX_SD_WINDOW_1": {
            "ports": [
              "RX_SD_WINDOW",
              "SPB_Detection/RX_SD_WINDOW"
            ]
          },
          "SPB_Detection_BD_flag": {
            "ports": [
              "SPB_Detection/BD_flag",
              "Depacketizer_0/BD_flag"
            ]
          },
          "SPB_Detection_BD_sgn": {
            "ports": [
              "SPB_Detection/BD_sgn",
              "Depacketizer_0/BD_sgn"
            ]
          },
          "SPB_Detection_PD_flag": {
            "ports": [
              "SPB_Detection/PD_flag",
              "Depacketizer_0/PD_flag"
            ]
          },
          "SPB_Detection_SD_flag": {
            "ports": [
              "SPB_Detection/SD_flag",
              "Depacketizer_0/SD_flag"
            ]
          },
          "c_shift_ram_I_Q": {
            "ports": [
              "c_shift_ram_I/Q",
              "I_16M"
            ]
          },
          "c_shift_ram_Q_Q": {
            "ports": [
              "c_shift_ram_Q/Q",
              "Q_16M"
            ]
          },
          "c_shift_ram_is_bpsk_Q": {
            "ports": [
              "c_shift_ram_is_bpsk/Q",
              "gardner_loop_0/is_bpsk"
            ]
          },
          "clk_1M024_1": {
            "ports": [
              "clk_1M024",
              "Flatten/clk_1M024"
            ]
          },
          "clk_2M048_1": {
            "ports": [
              "clk_2M048",
              "Flatten/clk_2M048"
            ]
          },
          "clk_32M768_1": {
            "ports": [
              "clk_32M768",
              "gardner_loop_0/clk_32M768"
            ]
          },
          "costas_loop_0_I1_tdata": {
            "ports": [
              "costas_loop_0/I_data",
              "gardner_loop_0/I_tdata",
              "c_shift_ram_I/D"
            ]
          },
          "costas_loop_0_NCO_cos": {
            "ports": [
              "costas_loop_0/NCO_cos",
              "NCO_cos"
            ]
          },
          "costas_loop_0_Q1_tdata": {
            "ports": [
              "costas_loop_0/Q_data",
              "gardner_loop_0/Q_tdata",
              "c_shift_ram_Q/D"
            ]
          },
          "costas_loop_0_error_tdata": {
            "ports": [
              "costas_loop_0/error_tdata",
              "error_tdata"
            ]
          },
          "costas_loop_0_feedback_tdata": {
            "ports": [
              "costas_loop_0/feedback_tdata",
              "feedback_tdata"
            ]
          },
          "gardner_loop_0_I_1M": {
            "ports": [
              "gardner_loop_0/I_1M",
              "I_1M",
              "SPB_Detection/I_1M",
              "PSK_Detection_0/I_tdata"
            ]
          },
          "gardner_loop_0_Q_1M": {
            "ports": [
              "gardner_loop_0/Q_1M",
              "Q_1M",
              "SPB_Detection/Q_1M",
              "PSK_Detection_0/Q_tdata"
            ]
          },
          "gardner_loop_0_clk_out": {
            "ports": [
              "gardner_loop_0/clk_out",
              "SPB_Detection/clk",
              "clk_1M_out",
              "Flatten/clk_out",
              "PSK_Detection_0/clk",
              "Depacketizer_0/clk"
            ]
          },
          "rst_16M386_1": {
            "ports": [
              "rst_16M384",
              "costas_loop_0/rst_16M384"
            ]
          },
          "rst_32M768_1": {
            "ports": [
              "rst_32M768",
              "gardner_loop_0/rst_32M768",
              "SPB_Detection/rst_32M768",
              "Flatten/rst_32M768",
              "PSK_Detection_0/rst",
              "Depacketizer_0/rst"
            ]
          },
          "xlconstant_one_dout": {
            "ports": [
              "xlconstant_one/dout",
              "PSK_Detection_0/I_tvalid",
              "PSK_Detection_0/Q_tvalid"
            ]
          }
        }
      },
      "Clock_Gen": {
        "ports": {
          "PL_CLK_100MHz": {
            "type": "clk",
            "direction": "I"
          },
          "clk_200M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_16M384": {
            "type": "clk",
            "direction": "O"
          },
          "rst_16M384": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk1M024": {
            "type": "clk",
            "direction": "O"
          },
          "rst_n_1M024": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rst_32M768": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_32M768": {
            "type": "clk",
            "direction": "O"
          },
          "clk_2M048": {
            "direction": "O"
          }
        },
        "components": {
          "clk_wiz_128M": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_clk_wiz_0_0",
            "xci_path": "ip\\top_clk_wiz_0_0\\top_clk_wiz_0_0.xci",
            "inst_hier_path": "Clock_Gen/clk_wiz_128M",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "137.542"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "114.212"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "128.000"
              },
              "CLKOUT2_JITTER": {
                "value": "126.455"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "114.212"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "200.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "181.080"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "114.212"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT3_USED": {
                "value": "false"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_128M"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_200M"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "6.250"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "4"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "1"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "clk_wiz_32M768": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_clk_wiz_0_1",
            "xci_path": "ip\\top_clk_wiz_0_1\\top_clk_wiz_0_1.xci",
            "inst_hier_path": "Clock_Gen/clk_wiz_32M768",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "78.12"
              },
              "CLKOUT1_JITTER": {
                "value": "154.433"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "95.333"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "32.768"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_32M768"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "7.813"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "31.250"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "PRIM_IN_FREQ": {
                "value": "128.000"
              },
              "USE_LOCKED": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "Reset_Gen": {
            "ports": {
              "clk_16M384": {
                "type": "clk",
                "direction": "I"
              },
              "dcm_locked": {
                "direction": "I"
              },
              "rst_16M384": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "rst_n_1M024": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk1M024": {
                "type": "clk",
                "direction": "I"
              },
              "rst_32M768": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk_32M768": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "xlconstant_zero": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_xlconstant_one_0",
                "xci_path": "ip\\top_xlconstant_one_0\\top_xlconstant_one_0.xci",
                "inst_hier_path": "Clock_Gen/Reset_Gen/xlconstant_zero",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_xlconstant_0_0",
                "xci_path": "ip\\top_xlconstant_0_0\\top_xlconstant_0_0.xci",
                "inst_hier_path": "Clock_Gen/Reset_Gen/xlconstant_one"
              },
              "proc_sys_reset_16M384": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "top_proc_sys_reset_0_0",
                "xci_path": "ip\\top_proc_sys_reset_0_0\\top_proc_sys_reset_0_0.xci",
                "inst_hier_path": "Clock_Gen/Reset_Gen/proc_sys_reset_16M384"
              },
              "proc_sys_reset_1M024": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "top_proc_sys_reset_16M384_0",
                "xci_path": "ip\\top_proc_sys_reset_16M384_0\\top_proc_sys_reset_16M384_0.xci",
                "inst_hier_path": "Clock_Gen/Reset_Gen/proc_sys_reset_1M024"
              },
              "proc_sys_reset_32M768": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "top_proc_sys_reset_16M384_1",
                "xci_path": "ip\\top_proc_sys_reset_16M384_1\\top_proc_sys_reset_16M384_1.xci",
                "inst_hier_path": "Clock_Gen/Reset_Gen/proc_sys_reset_32M768"
              }
            },
            "nets": {
              "Div_clk32M768_0_clk16M384": {
                "ports": [
                  "clk_16M384",
                  "proc_sys_reset_16M384/slowest_sync_clk"
                ]
              },
              "clk1M024_1": {
                "ports": [
                  "clk1M024",
                  "proc_sys_reset_1M024/slowest_sync_clk"
                ]
              },
              "clk_wiz_32M768_locked": {
                "ports": [
                  "dcm_locked",
                  "proc_sys_reset_16M384/dcm_locked",
                  "proc_sys_reset_1M024/dcm_locked",
                  "proc_sys_reset_32M768/dcm_locked"
                ]
              },
              "proc_sys_reset_16M384_bus_struct_reset": {
                "ports": [
                  "proc_sys_reset_16M384/bus_struct_reset",
                  "rst_16M384"
                ]
              },
              "proc_sys_reset_1M024_interconnect_aresetn": {
                "ports": [
                  "proc_sys_reset_1M024/interconnect_aresetn",
                  "rst_n_1M024"
                ]
              },
              "proc_sys_reset_32M768_bus_struct_reset": {
                "ports": [
                  "proc_sys_reset_32M768/bus_struct_reset",
                  "rst_32M768"
                ]
              },
              "slowest_sync_clk_1": {
                "ports": [
                  "clk_32M768",
                  "proc_sys_reset_32M768/slowest_sync_clk"
                ]
              },
              "xlconstant_one_dout": {
                "ports": [
                  "xlconstant_one/dout",
                  "proc_sys_reset_16M384/ext_reset_in",
                  "proc_sys_reset_16M384/aux_reset_in",
                  "proc_sys_reset_1M024/ext_reset_in",
                  "proc_sys_reset_1M024/aux_reset_in",
                  "proc_sys_reset_32M768/ext_reset_in",
                  "proc_sys_reset_32M768/aux_reset_in"
                ]
              },
              "xlconstant_zero_dout": {
                "ports": [
                  "xlconstant_zero/dout",
                  "proc_sys_reset_16M384/mb_debug_sys_rst",
                  "proc_sys_reset_1M024/mb_debug_sys_rst",
                  "proc_sys_reset_32M768/mb_debug_sys_rst"
                ]
              }
            }
          },
          "Div_clk32M768_0": {
            "vlnv": "xilinx.com:module_ref:Div_clk32M768:1.0",
            "xci_name": "top_Div_clk32M768_0_0",
            "xci_path": "ip\\top_Div_clk32M768_0_0\\top_Div_clk32M768_0_0.xci",
            "inst_hier_path": "Clock_Gen/Div_clk32M768_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Div_clk32M768",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk32M768": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "32768000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/Clock_Gen/clk_wiz_32M768_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clk16M384": {
                "direction": "O"
              },
              "clk8M192": {
                "direction": "O"
              },
              "clk4M096": {
                "direction": "O"
              },
              "clk2M048": {
                "direction": "O"
              },
              "clk1M024": {
                "direction": "O"
              },
              "clk512K": {
                "direction": "O"
              },
              "clk256K": {
                "direction": "O"
              },
              "clk128K": {
                "direction": "O"
              },
              "clk64K": {
                "direction": "O"
              },
              "clk32K": {
                "direction": "O"
              },
              "clk16K": {
                "direction": "O"
              },
              "clk8K": {
                "direction": "O"
              },
              "clk4K": {
                "direction": "O"
              },
              "clk2K": {
                "direction": "O"
              },
              "clk1K": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "Div_clk32M768_0_clk16M384": {
            "ports": [
              "Div_clk32M768_0/clk16M384",
              "clk_16M384",
              "Reset_Gen/clk_16M384"
            ]
          },
          "Div_clk32M768_0_clk1M024": {
            "ports": [
              "Div_clk32M768_0/clk1M024",
              "clk1M024",
              "Reset_Gen/clk1M024"
            ]
          },
          "Div_clk32M768_0_clk2M048": {
            "ports": [
              "Div_clk32M768_0/clk2M048",
              "clk_2M048"
            ]
          },
          "PL_CLK_100MHz_1": {
            "ports": [
              "PL_CLK_100MHz",
              "clk_wiz_128M/clk_in1"
            ]
          },
          "Reset_Gen_rst_16M384": {
            "ports": [
              "Reset_Gen/rst_16M384",
              "rst_16M384"
            ]
          },
          "Reset_Gen_rst_32M768": {
            "ports": [
              "Reset_Gen/rst_32M768",
              "rst_32M768"
            ]
          },
          "clk_wiz_128M_clk_128M": {
            "ports": [
              "clk_wiz_128M/clk_128M",
              "clk_wiz_32M768/clk_in1"
            ]
          },
          "clk_wiz_128M_clk_200M": {
            "ports": [
              "clk_wiz_128M/clk_200M",
              "clk_200M"
            ]
          },
          "clk_wiz_32M768_clk_32M768": {
            "ports": [
              "clk_wiz_32M768/clk_32M768",
              "Reset_Gen/clk_32M768",
              "clk_32M768",
              "Div_clk32M768_0/clk32M768"
            ]
          },
          "clk_wiz_32M768_locked": {
            "ports": [
              "clk_wiz_32M768/locked",
              "Reset_Gen/dcm_locked"
            ]
          },
          "rst_n_1M024": {
            "ports": [
              "Reset_Gen/rst_n_1M024",
              "rst_n_1M024"
            ]
          }
        }
      },
      "Tx": {
        "ports": {
          "clk_16M384": {
            "type": "clk",
            "direction": "I"
          },
          "rst_16M384": {
            "direction": "I"
          },
          "DAC_I": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "DAC_Q": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "clk_1M024": {
            "type": "clk",
            "direction": "I"
          },
          "DAC_vld": {
            "direction": "O"
          },
          "DAC_bits": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "DELAY_CNT": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "MODE_CTRL": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk_2M048": {
            "direction": "I"
          },
          "Tx_1bit": {
            "direction": "O"
          },
          "rst_n_1M024": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TX_PHASE_CONFIG": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_tdata": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_tlast": {
            "direction": "O"
          },
          "data_tuser": {
            "direction": "O"
          },
          "data_tvalid": {
            "direction": "O"
          }
        },
        "components": {
          "PSK_Modulation": {
            "interface_ports": {
              "data": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_16M384": {
                "type": "clk",
                "direction": "I"
              },
              "rst_16M384": {
                "direction": "I"
              },
              "DAC_I": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "DAC_Q": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "clk_1M024": {
                "type": "clk",
                "direction": "I"
              },
              "rst_n_1M024": {
                "type": "rst",
                "direction": "I"
              },
              "DAC_vld": {
                "direction": "O"
              },
              "DAC_bits": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "DELAY_CNT": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "TX_PHASE_CONFIG": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "dds_compiler_carrier": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "xci_name": "top_dds_compiler_0_0",
                "xci_path": "ip\\top_dds_compiler_0_0\\top_dds_compiler_0_0.xci",
                "inst_hier_path": "Tx/PSK_Modulation/dds_compiler_carrier",
                "parameters": {
                  "DATA_Has_TLAST": {
                    "value": "Not_Required"
                  },
                  "DDS_Clock_Rate": {
                    "value": "16.384"
                  },
                  "Frequency_Resolution": {
                    "value": "512"
                  },
                  "Has_ARESETn": {
                    "value": "false"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "7"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Noise_Shaping": {
                    "value": "Auto"
                  },
                  "Output_Frequency1": {
                    "value": "4.096"
                  },
                  "Output_Width": {
                    "value": "12"
                  },
                  "PINC1": {
                    "value": "10000000000000"
                  },
                  "Parameter_Entry": {
                    "value": "System_Parameters"
                  },
                  "PartsPresent": {
                    "value": "Phase_Generator_and_SIN_COS_LUT"
                  },
                  "Phase_Increment": {
                    "value": "Programmable"
                  },
                  "Phase_Width": {
                    "value": "15"
                  },
                  "S_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "72"
                  }
                }
              },
              "axis_data_fifo_0": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "top_axis_data_fifo_0_0",
                "xci_path": "ip\\top_axis_data_fifo_0_0\\top_axis_data_fifo_0_0.xci",
                "inst_hier_path": "Tx/PSK_Modulation/axis_data_fifo_0",
                "parameters": {
                  "FIFO_DEPTH": {
                    "value": "16"
                  },
                  "IS_ACLK_ASYNC": {
                    "value": "1"
                  },
                  "TUSER_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_one": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_xlconstant_0_4",
                "xci_path": "ip\\top_xlconstant_0_4\\top_xlconstant_0_4.xci",
                "inst_hier_path": "Tx/PSK_Modulation/xlconstant_one"
              },
              "NCO_cos_sin_0": {
                "vlnv": "xilinx.com:module_ref:NCO_cos_sin:1.0",
                "xci_name": "top_NCO_cos_sin_0_0",
                "xci_path": "ip\\top_NCO_cos_sin_0_0\\top_NCO_cos_sin_0_0.xci",
                "inst_hier_path": "Tx/PSK_Modulation/NCO_cos_sin_0",
                "parameters": {
                  "O_WIDTH": {
                    "value": "12"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "NCO_cos_sin",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "NCO": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                          "maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
                          "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride",
                          "format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic",
                          "dependency {} format long minimum {} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs",
                          "{resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value",
                          "true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum",
                          "{} maximum {}} value 12} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                          "cosine_fractwidth format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs",
                          "{resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true}",
                          "datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {}",
                          "maximum {}} value 12} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                          "sine_fractwidth format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER",
                          "{datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
                          "value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string",
                          "minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate",
                          "dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs",
                          "{resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}",
                          "field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {}",
                          "maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width",
                          "format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "NCO_tdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "NCO_tvalid",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "NCO",
                        "value_src": "constant"
                      }
                    }
                  },
                  "NCO_cos": {
                    "direction": "O",
                    "left": "11",
                    "right": "0"
                  },
                  "NCO_sin": {
                    "direction": "O",
                    "left": "11",
                    "right": "0"
                  },
                  "NCO_vld": {
                    "direction": "O"
                  }
                }
              },
              "PSK_Mod_0": {
                "vlnv": "xilinx.com:module_ref:PSK_Mod:1.0",
                "xci_name": "top_PSK_Mod_0_0",
                "xci_path": "ip\\top_PSK_Mod_0_0\\top_PSK_Mod_0_0.xci",
                "inst_hier_path": "Tx/PSK_Modulation/PSK_Mod_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "PSK_Mod",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "data": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "data_tdata",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "data_tlast",
                        "direction": "I"
                      },
                      "TUSER": {
                        "physical_name": "data_tuser",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "data_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "data_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk_16M384": {
                    "direction": "I"
                  },
                  "rst_16M384": {
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "carrier_I": {
                    "direction": "I",
                    "left": "11",
                    "right": "0"
                  },
                  "carrier_Q": {
                    "direction": "I",
                    "left": "11",
                    "right": "0"
                  },
                  "DELAY_CNT": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "out_I": {
                    "direction": "O",
                    "left": "11",
                    "right": "0"
                  },
                  "out_Q": {
                    "direction": "O",
                    "left": "11",
                    "right": "0"
                  },
                  "out_vld": {
                    "direction": "O"
                  },
                  "out_last": {
                    "direction": "O"
                  },
                  "out_is_bpsk": {
                    "direction": "O"
                  },
                  "out_bits": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "out_clk_1M024": {
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "axis_data_fifo_0_M_AXIS": {
                "interface_ports": [
                  "axis_data_fifo_0/M_AXIS",
                  "PSK_Mod_0/data"
                ]
              },
              "data_1": {
                "interface_ports": [
                  "data",
                  "axis_data_fifo_0/S_AXIS"
                ]
              },
              "dds_compiler_0_M_AXIS_DATA": {
                "interface_ports": [
                  "dds_compiler_carrier/M_AXIS_DATA",
                  "NCO_cos_sin_0/NCO"
                ]
              }
            },
            "nets": {
              "DELAY_CNT_1": {
                "ports": [
                  "DELAY_CNT",
                  "PSK_Mod_0/DELAY_CNT"
                ]
              },
              "Div_clk32M768_0_clk16M384": {
                "ports": [
                  "clk_16M384",
                  "dds_compiler_carrier/aclk",
                  "axis_data_fifo_0/m_axis_aclk",
                  "NCO_cos_sin_0/clk",
                  "PSK_Mod_0/clk_16M384"
                ]
              },
              "NCO_cos_sin_0_NCO_cos": {
                "ports": [
                  "NCO_cos_sin_0/NCO_cos",
                  "PSK_Mod_0/carrier_I"
                ]
              },
              "NCO_cos_sin_0_NCO_sin": {
                "ports": [
                  "NCO_cos_sin_0/NCO_sin",
                  "PSK_Mod_0/carrier_Q"
                ]
              },
              "PSK_Mod_0_out_I": {
                "ports": [
                  "PSK_Mod_0/out_I",
                  "DAC_I"
                ]
              },
              "PSK_Mod_0_out_Q": {
                "ports": [
                  "PSK_Mod_0/out_Q",
                  "DAC_Q"
                ]
              },
              "PSK_Mod_0_out_bits": {
                "ports": [
                  "PSK_Mod_0/out_bits",
                  "DAC_bits"
                ]
              },
              "PSK_Mod_0_out_vld": {
                "ports": [
                  "PSK_Mod_0/out_vld",
                  "DAC_vld"
                ]
              },
              "TX_PHASE_CONFIG_1": {
                "ports": [
                  "TX_PHASE_CONFIG",
                  "dds_compiler_carrier/s_axis_config_tdata"
                ]
              },
              "proc_sys_reset_16M384_mb_reset": {
                "ports": [
                  "rst_16M384",
                  "PSK_Mod_0/rst_16M384"
                ]
              },
              "s_axis_aclk_1": {
                "ports": [
                  "clk_1M024",
                  "axis_data_fifo_0/s_axis_aclk"
                ]
              },
              "s_axis_aresetn_1": {
                "ports": [
                  "rst_n_1M024",
                  "axis_data_fifo_0/s_axis_aresetn"
                ]
              },
              "xlconstant_one_dout": {
                "ports": [
                  "xlconstant_one/dout",
                  "dds_compiler_carrier/s_axis_config_tvalid"
                ]
              }
            }
          },
          "Bits_Flatten_0": {
            "vlnv": "xilinx.com:module_ref:Bits_Flatten:1.0",
            "xci_name": "top_Bits_Flatten_0_0",
            "xci_path": "ip\\top_Bits_Flatten_0_0\\top_Bits_Flatten_0_0.xci",
            "inst_hier_path": "Tx/Bits_Flatten_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Bits_Flatten",
              "boundary_crc": "0x0"
            },
            "ports": {
              "bypass": {
                "direction": "I"
              },
              "clk_in": {
                "direction": "I"
              },
              "clk_out": {
                "direction": "I"
              },
              "I": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "O": {
                "direction": "O"
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "top_axis_data_fifo_0_2",
            "xci_path": "ip\\top_axis_data_fifo_0_2\\top_axis_data_fifo_0_2.xci",
            "inst_hier_path": "Tx/axis_data_fifo_0"
          },
          "Tx_Data_0": {
            "vlnv": "xilinx.com:module_ref:Tx_Data:1.0",
            "xci_name": "top_Tx_Data_0_0",
            "xci_path": "ip\\top_Tx_Data_0_0\\top_Tx_Data_0_0.xci",
            "inst_hier_path": "Tx/Tx_Data_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Tx_Data",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "data": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "data_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "data_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "data_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "data_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "data_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "data",
                    "value_src": "constant"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "MODE_CTRL": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "pkt_sent": {
                "direction": "I"
              },
              "payload_length": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "Packetizer_0": {
            "vlnv": "xilinx.com:module_ref:Packetizer:1.0",
            "xci_name": "top_Packetizer_0_0",
            "xci_path": "ip\\top_Packetizer_0_0\\top_Packetizer_0_0.xci",
            "inst_hier_path": "Tx/Packetizer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Packetizer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "I": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "I_tdata",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "I_tlast",
                    "direction": "I"
                  },
                  "TUSER": {
                    "physical_name": "I_tuser",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "I_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "I_tready",
                    "direction": "O"
                  }
                }
              },
              "O": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "O_tdata",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "O_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "O_tuser",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "O_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "O_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "I:O",
                    "value_src": "constant"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "MODE_CTRL": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "payload_length": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "hdr_vld": {
                "direction": "O"
              },
              "pkt_sent": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "Tx_Data_0_data": {
            "interface_ports": [
              "Tx_Data_0/data",
              "axis_data_fifo_0/S_AXIS"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/M_AXIS",
              "Packetizer_0/I"
            ]
          },
          "data_1": {
            "interface_ports": [
              "PSK_Modulation/data",
              "Packetizer_0/O"
            ]
          }
        },
        "nets": {
          "Bits_Flatten_0_out": {
            "ports": [
              "Bits_Flatten_0/O",
              "Tx_1bit"
            ]
          },
          "DELAY_CNT_1": {
            "ports": [
              "DELAY_CNT",
              "PSK_Modulation/DELAY_CNT"
            ]
          },
          "Div_clk32M768_0_clk16M384": {
            "ports": [
              "clk_16M384",
              "PSK_Modulation/clk_16M384"
            ]
          },
          "MODE_CTRL_1": {
            "ports": [
              "MODE_CTRL",
              "Tx_Data_0/MODE_CTRL",
              "Packetizer_0/MODE_CTRL"
            ]
          },
          "PSK_Mod_0_out_I": {
            "ports": [
              "PSK_Modulation/DAC_I",
              "DAC_I"
            ]
          },
          "PSK_Mod_0_out_Q": {
            "ports": [
              "PSK_Modulation/DAC_Q",
              "DAC_Q"
            ]
          },
          "PSK_Modulation_out_bits": {
            "ports": [
              "PSK_Modulation/DAC_bits",
              "DAC_bits"
            ]
          },
          "PSK_Modulation_out_vld": {
            "ports": [
              "PSK_Modulation/DAC_vld",
              "DAC_vld"
            ]
          },
          "Packetizer_0_out_tdata": {
            "ports": [
              "Packetizer_0/O_tdata",
              "PSK_Modulation/data_tdata",
              "Bits_Flatten_0/I"
            ]
          },
          "Packetizer_0_out_tuser": {
            "ports": [
              "Packetizer_0/O_tuser",
              "PSK_Modulation/data_tuser",
              "Bits_Flatten_0/bypass"
            ]
          },
          "Packetizer_0_pkt_sent": {
            "ports": [
              "Packetizer_0/pkt_sent",
              "Tx_Data_0/pkt_sent"
            ]
          },
          "TX_PHASE_CONFIG_1": {
            "ports": [
              "TX_PHASE_CONFIG",
              "PSK_Modulation/TX_PHASE_CONFIG"
            ]
          },
          "Tx_Data_0_data_tdata": {
            "ports": [
              "Tx_Data_0/data_tdata",
              "data_tdata",
              "axis_data_fifo_0/s_axis_tdata"
            ]
          },
          "Tx_Data_0_data_tlast": {
            "ports": [
              "Tx_Data_0/data_tlast",
              "data_tlast",
              "axis_data_fifo_0/s_axis_tlast"
            ]
          },
          "Tx_Data_0_data_tuser": {
            "ports": [
              "Tx_Data_0/data_tuser",
              "data_tuser",
              "axis_data_fifo_0/s_axis_tuser"
            ]
          },
          "Tx_Data_0_data_tvalid": {
            "ports": [
              "Tx_Data_0/data_tvalid",
              "data_tvalid",
              "axis_data_fifo_0/s_axis_tvalid"
            ]
          },
          "Tx_Data_0_payload_length": {
            "ports": [
              "Tx_Data_0/payload_length",
              "Packetizer_0/payload_length"
            ]
          },
          "clk_1M024": {
            "ports": [
              "clk_1M024",
              "PSK_Modulation/clk_1M024",
              "Bits_Flatten_0/clk_in",
              "axis_data_fifo_0/s_axis_aclk",
              "Tx_Data_0/clk",
              "Packetizer_0/clk"
            ]
          },
          "clk_2M048_1": {
            "ports": [
              "clk_2M048",
              "Bits_Flatten_0/clk_out"
            ]
          },
          "proc_sys_reset_16M384_mb_reset": {
            "ports": [
              "rst_16M384",
              "PSK_Modulation/rst_16M384"
            ]
          },
          "s_axis_aresetn_1": {
            "ports": [
              "rst_n_1M024",
              "PSK_Modulation/rst_n_1M024",
              "axis_data_fifo_0/s_axis_aresetn",
              "Tx_Data_0/rst_n",
              "Packetizer_0/rst_n"
            ]
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "top_system_ila_0_0",
        "xci_path": "ip\\top_system_ila_0_0\\top_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "2"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "25"
          },
          "C_PROBE10_TYPE": {
            "value": "0"
          },
          "C_PROBE8_TYPE": {
            "value": "0"
          },
          "C_PROBE9_TYPE": {
            "value": "0"
          },
          "C_PROBE_WIDTH_PROPAGATION": {
            "value": "AUTO"
          },
          "C_SLOT": {
            "value": "0"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "Const_Config": {
        "ports": {
          "DELAY_CNT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "MODE_CTRL": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "FEEDBACK_SHIFT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GARDNER_SHIFT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RX_SD_THRESHOLD": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RX_SD_WINDOW": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "RX_PD_WINDOW": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "RX_BD_WINDOW": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TX_PHASE_CONFIG": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "xlconstant_DELAY_CNT": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_1_0",
            "xci_path": "ip\\top_xlconstant_1_0\\top_xlconstant_1_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_DELAY_CNT",
            "parameters": {
              "CONST_VAL": {
                "value": "8"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlconstant_FEEDBACK_SHIFT": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_2_0",
            "xci_path": "ip\\top_xlconstant_2_0\\top_xlconstant_2_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_FEEDBACK_SHIFT",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlconstant_MODE_CTRL": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_3_0",
            "xci_path": "ip\\top_xlconstant_3_0\\top_xlconstant_3_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_MODE_CTRL",
            "parameters": {
              "CONST_VAL": {
                "value": "2"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlconstant_GARDNER_SHIFT": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_FEEDBACK_SHIFT_0",
            "xci_path": "ip\\top_xlconstant_FEEDBACK_SHIFT_0\\top_xlconstant_FEEDBACK_SHIFT_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_GARDNER_SHIFT",
            "parameters": {
              "CONST_VAL": {
                "value": "4"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "xlconstant_RX_SD_THRESHOLD": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_GARDNER_SHIFT_0",
            "xci_path": "ip\\top_xlconstant_GARDNER_SHIFT_0\\top_xlconstant_GARDNER_SHIFT_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_RX_SD_THRESHOLD",
            "parameters": {
              "CONST_VAL": {
                "value": "1024"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_RX_SD_WINDOW": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_RX_SD_THRESHOLD_0",
            "xci_path": "ip\\top_xlconstant_RX_SD_THRESHOLD_0\\top_xlconstant_RX_SD_THRESHOLD_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_RX_SD_WINDOW",
            "parameters": {
              "CONST_VAL": {
                "value": "8"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlconstant_RX_PD_WINDOW1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_RX_SD_WINDOW_0",
            "xci_path": "ip\\top_xlconstant_RX_SD_WINDOW_0\\top_xlconstant_RX_SD_WINDOW_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_RX_PD_WINDOW1",
            "parameters": {
              "CONST_VAL": {
                "value": "8"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlconstant_RX_BD_WINDOW": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_RX_PD_WINDOW1_0",
            "xci_path": "ip\\top_xlconstant_RX_PD_WINDOW1_0\\top_xlconstant_RX_PD_WINDOW1_0.xci",
            "inst_hier_path": "Const_Config/xlconstant_RX_BD_WINDOW",
            "parameters": {
              "CONST_VAL": {
                "value": "8"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlconstant_TX_PHASE_CONFIG": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_xlconstant_0_5",
            "xci_path": "ip\\top_xlconstant_0_5\\top_xlconstant_0_5.xci",
            "inst_hier_path": "Const_Config/xlconstant_TX_PHASE_CONFIG",
            "parameters": {
              "CONST_VAL": {
                "value": "8192"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "nets": {
          "DELAY_CNT_1": {
            "ports": [
              "xlconstant_DELAY_CNT/dout",
              "DELAY_CNT"
            ]
          },
          "xlconstant_FEEDBACK_SHIFT_dout": {
            "ports": [
              "xlconstant_FEEDBACK_SHIFT/dout",
              "FEEDBACK_SHIFT"
            ]
          },
          "xlconstant_GARDNER_SHIFT_dout": {
            "ports": [
              "xlconstant_GARDNER_SHIFT/dout",
              "GARDNER_SHIFT"
            ]
          },
          "xlconstant_MODE_CTRL_dout": {
            "ports": [
              "xlconstant_MODE_CTRL/dout",
              "MODE_CTRL"
            ]
          },
          "xlconstant_RX_BD_WINDOW_dout": {
            "ports": [
              "xlconstant_RX_BD_WINDOW/dout",
              "RX_BD_WINDOW"
            ]
          },
          "xlconstant_RX_PD_WINDOW1_dout": {
            "ports": [
              "xlconstant_RX_PD_WINDOW1/dout",
              "RX_PD_WINDOW"
            ]
          },
          "xlconstant_RX_SD_THRESHOLD_dout": {
            "ports": [
              "xlconstant_RX_SD_THRESHOLD/dout",
              "RX_SD_THRESHOLD"
            ]
          },
          "xlconstant_RX_SD_WINDOW_dout": {
            "ports": [
              "xlconstant_RX_SD_WINDOW/dout",
              "RX_SD_WINDOW"
            ]
          },
          "xlconstant_TX_PHASE_CONFIG_dout": {
            "ports": [
              "xlconstant_TX_PHASE_CONFIG/dout",
              "TX_PHASE_CONFIG"
            ]
          }
        }
      },
      "RF_Data_Converter": {
        "vlnv": "xilinx.com:module_ref:AD9361_1RT_FDD:1.0",
        "xci_name": "top_AD9361_1RT_FDD_0_0",
        "xci_path": "ip\\top_AD9361_1RT_FDD_0_0\\top_AD9361_1RT_FDD_0_0.xci",
        "inst_hier_path": "RF_Data_Converter",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AD9361_1RT_FDD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk200M": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/Clock_Gen/clk_wiz_128M_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "AD9361_P0_D": {
            "direction": "I",
            "left": "11",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "AD9361_DATACLK": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "30720000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_AD9361_DATACLK",
                "value_src": "default_prop"
              }
            }
          },
          "AD9361_RX_FRAME": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "AD9361_RX_DAT_I": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "AD9361_RX_DAT_Q": {
            "direction": "O",
            "left": "11",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "30720000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_AD9361_1RT_FDD_0_0_AD9361_RX_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "AD9361_RX_CLK": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "30720000"
              }
            }
          },
          "AD9361_TX_DAT_I": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "AD9361_TX_DAT_Q": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "AD9361_TX_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "30720000"
              },
              "CLK_DOMAIN": {
                "value": "top_AD9361_1RT_FDD_0_0_AD9361_RX_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "AD9361_P1_D": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "AD9361_FBCLK": {
            "direction": "O"
          },
          "AD9361_TX_FRAME": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "AD9361_1RT_FDD_0_AD9361_FBCLK": {
        "ports": [
          "RF_Data_Converter/AD9361_FBCLK",
          "AD9361_FBCLK"
        ]
      },
      "AD9361_1RT_FDD_0_AD9361_P1_D": {
        "ports": [
          "RF_Data_Converter/AD9361_P1_D",
          "AD9361_P1_D"
        ]
      },
      "AD9361_1RT_FDD_0_AD9361_RX_CLK": {
        "ports": [
          "RF_Data_Converter/AD9361_RX_CLK",
          "RF_Data_Converter/AD9361_TX_CLK"
        ]
      },
      "AD9361_1RT_FDD_0_AD9361_RX_DAT_I": {
        "ports": [
          "RF_Data_Converter/AD9361_RX_DAT_I",
          "Rx/ADC_I",
          "system_ila_0/probe4"
        ]
      },
      "AD9361_1RT_FDD_0_AD9361_RX_DAT_Q": {
        "ports": [
          "RF_Data_Converter/AD9361_RX_DAT_Q",
          "Rx/ADC_Q",
          "system_ila_0/probe5"
        ]
      },
      "AD9361_1RT_FDD_0_AD9361_TX_FRAME": {
        "ports": [
          "RF_Data_Converter/AD9361_TX_FRAME",
          "AD9361_TX_FRAME"
        ]
      },
      "AD9361_DATACLK_1": {
        "ports": [
          "AD9361_DATACLK",
          "RF_Data_Converter/AD9361_DATACLK"
        ]
      },
      "AD9361_P0_D_1": {
        "ports": [
          "AD9361_P0_D",
          "RF_Data_Converter/AD9361_P0_D"
        ]
      },
      "AD9361_RX_FRAME_1": {
        "ports": [
          "AD9361_RX_FRAME",
          "RF_Data_Converter/AD9361_RX_FRAME"
        ]
      },
      "Clock_Gen_clk1M024": {
        "ports": [
          "Clock_Gen/clk1M024",
          "Tx/clk_1M024",
          "Rx/clk_1M024"
        ]
      },
      "Clock_Gen_interconnect_aresetn": {
        "ports": [
          "Clock_Gen/rst_n_1M024",
          "Tx/rst_n_1M024"
        ]
      },
      "Clock_Gen_rst_32M768": {
        "ports": [
          "Clock_Gen/rst_32M768",
          "Rx/rst_32M768"
        ]
      },
      "Const_Config_RX_BD_WINDOW": {
        "ports": [
          "Const_Config/RX_BD_WINDOW",
          "Rx/RX_BD_WINDOW"
        ]
      },
      "Const_Config_RX_PD_WINDOW": {
        "ports": [
          "Const_Config/RX_PD_WINDOW",
          "Rx/RX_PD_WINDOW"
        ]
      },
      "Const_Config_RX_SD_THRESHOLD": {
        "ports": [
          "Const_Config/RX_SD_THRESHOLD",
          "Rx/RX_SD_THRESHOLD"
        ]
      },
      "Const_Config_TX_PHASE_CONFIG": {
        "ports": [
          "Const_Config/TX_PHASE_CONFIG",
          "Tx/TX_PHASE_CONFIG"
        ]
      },
      "DELAY_CNT_1": {
        "ports": [
          "Const_Config/DELAY_CNT",
          "Tx/DELAY_CNT"
        ]
      },
      "Div_clk32M768_0_clk16M384": {
        "ports": [
          "Clock_Gen/clk_16M384",
          "Rx/clk_16M384",
          "Tx/clk_16M384"
        ]
      },
      "FEEDBACK_SHIFT_1": {
        "ports": [
          "Const_Config/FEEDBACK_SHIFT",
          "Rx/FEEDBACK_SHIFT"
        ]
      },
      "GARDNER_SHIFT_1": {
        "ports": [
          "Const_Config/GARDNER_SHIFT",
          "Rx/GARDNER_SHIFT"
        ]
      },
      "PL_CLK_100MHz_1": {
        "ports": [
          "PL_CLK_100MHz",
          "Clock_Gen/PL_CLK_100MHz"
        ]
      },
      "PSK_Mod_0_out_I": {
        "ports": [
          "Tx/DAC_I",
          "system_ila_0/probe2",
          "RF_Data_Converter/AD9361_TX_DAT_I"
        ]
      },
      "PSK_Mod_0_out_Q": {
        "ports": [
          "Tx/DAC_Q",
          "system_ila_0/probe3",
          "RF_Data_Converter/AD9361_TX_DAT_Q"
        ]
      },
      "RX_SD_WINDOW_1": {
        "ports": [
          "Const_Config/RX_SD_WINDOW",
          "Rx/RX_SD_WINDOW"
        ]
      },
      "Rx_BPSK": {
        "ports": [
          "Rx/BPSK",
          "system_ila_0/probe13"
        ]
      },
      "Rx_I_16M": {
        "ports": [
          "Rx/I_16M",
          "system_ila_0/probe6"
        ]
      },
      "Rx_I_1M": {
        "ports": [
          "Rx/I_1M",
          "system_ila_0/probe10"
        ]
      },
      "Rx_NCO_cos": {
        "ports": [
          "Rx/NCO_cos",
          "system_ila_0/probe8"
        ]
      },
      "Rx_QPSK": {
        "ports": [
          "Rx/QPSK",
          "system_ila_0/probe12"
        ]
      },
      "Rx_QPSK_raw": {
        "ports": [
          "Rx/QPSK_raw",
          "system_ila_0/probe9"
        ]
      },
      "Rx_Q_16M": {
        "ports": [
          "Rx/Q_16M",
          "system_ila_0/probe7"
        ]
      },
      "Rx_Q_1M": {
        "ports": [
          "Rx/Q_1M",
          "system_ila_0/probe11"
        ]
      },
      "Rx_Rx_1bit": {
        "ports": [
          "Rx/Rx_1bit",
          "GPIO_TH2"
        ]
      },
      "Rx_clk_1M_out": {
        "ports": [
          "Rx/clk_1M_out",
          "GPIO_TH4",
          "system_ila_0/probe14"
        ]
      },
      "Rx_data_tdata": {
        "ports": [
          "Rx/data_tdata",
          "system_ila_0/probe19"
        ]
      },
      "Rx_data_tlast": {
        "ports": [
          "Rx/data_tlast",
          "system_ila_0/probe20"
        ]
      },
      "Rx_data_tuser": {
        "ports": [
          "Rx/data_tuser",
          "system_ila_0/probe21"
        ]
      },
      "Rx_data_tvalid": {
        "ports": [
          "Rx/data_tvalid",
          "system_ila_0/probe22"
        ]
      },
      "Rx_error_tdata": {
        "ports": [
          "Rx/error_tdata",
          "system_ila_0/probe23"
        ]
      },
      "Rx_feedback_tdata": {
        "ports": [
          "Rx/feedback_tdata",
          "system_ila_0/probe24"
        ]
      },
      "Tx_DAC_bits": {
        "ports": [
          "Tx/DAC_bits",
          "system_ila_0/probe1"
        ]
      },
      "Tx_DAC_vld": {
        "ports": [
          "Tx/DAC_vld",
          "system_ila_0/probe0"
        ]
      },
      "Tx_Tx_1bit": {
        "ports": [
          "Tx/Tx_1bit",
          "GPIO_TH1"
        ]
      },
      "Tx_data_tdata": {
        "ports": [
          "Tx/data_tdata",
          "system_ila_0/probe15"
        ]
      },
      "Tx_data_tlast": {
        "ports": [
          "Tx/data_tlast",
          "system_ila_0/probe16"
        ]
      },
      "Tx_data_tuser": {
        "ports": [
          "Tx/data_tuser",
          "system_ila_0/probe17"
        ]
      },
      "Tx_data_tvalid": {
        "ports": [
          "Tx/data_tvalid",
          "system_ila_0/probe18"
        ]
      },
      "clk_2M048_1": {
        "ports": [
          "Clock_Gen/clk_2M048",
          "Tx/clk_2M048",
          "GPIO_TH3",
          "Rx/clk_2M048"
        ]
      },
      "clk_32M768_1": {
        "ports": [
          "Clock_Gen/clk_32M768",
          "Rx/clk_32M768",
          "system_ila_0/clk"
        ]
      },
      "clk_wiz_128M_clk_200M": {
        "ports": [
          "Clock_Gen/clk_200M",
          "RF_Data_Converter/clk200M"
        ]
      },
      "proc_sys_reset_16M384_mb_reset": {
        "ports": [
          "Clock_Gen/rst_16M384",
          "Rx/rst_16M384",
          "Tx/rst_16M384"
        ]
      },
      "xlconstant_MODE_CTRL_dout": {
        "ports": [
          "Const_Config/MODE_CTRL",
          "Rx/MODE_CTRL",
          "Tx/MODE_CTRL"
        ]
      }
    }
  }
}