// Seed: 1811864855
module module_0 (
    input wire id_0
    , id_3,
    input wand id_1
);
  assign id_3 = id_1;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  wire id_23;
  wire id_24;
  assign module_1.type_6 = 0;
  wire id_25;
  always @(negedge id_18 or negedge id_15) id_4 = id_21;
  wire id_26;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri0  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
