
M-Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a20  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000004  08009ba8  08009ba8  00019ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009bac  08009bac  00019bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009bb0  08009bb0  00019bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08009bb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          000013b4  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200013d8  200013d8  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002a910  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004146  00000000  00000000  0004a964  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e68  00000000  00000000  0004eab0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c80  00000000  00000000  0004f918  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009113  00000000  00000000  00050598  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005377  00000000  00000000  000596ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005ea22  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003a98  00000000  00000000  0005eaa0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009b90 	.word	0x08009b90

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08009b90 	.word	0x08009b90

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2f>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000964:	bf24      	itt	cs
 8000966:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800096a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800096e:	d90d      	bls.n	800098c <__aeabi_d2f+0x30>
 8000970:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000974:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000978:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800097c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000980:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000984:	bf08      	it	eq
 8000986:	f020 0001 	biceq.w	r0, r0, #1
 800098a:	4770      	bx	lr
 800098c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000990:	d121      	bne.n	80009d6 <__aeabi_d2f+0x7a>
 8000992:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000996:	bfbc      	itt	lt
 8000998:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800099c:	4770      	bxlt	lr
 800099e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009a6:	f1c2 0218 	rsb	r2, r2, #24
 80009aa:	f1c2 0c20 	rsb	ip, r2, #32
 80009ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80009b2:	fa20 f002 	lsr.w	r0, r0, r2
 80009b6:	bf18      	it	ne
 80009b8:	f040 0001 	orrne.w	r0, r0, #1
 80009bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009c8:	ea40 000c 	orr.w	r0, r0, ip
 80009cc:	fa23 f302 	lsr.w	r3, r3, r2
 80009d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009d4:	e7cc      	b.n	8000970 <__aeabi_d2f+0x14>
 80009d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009da:	d107      	bne.n	80009ec <__aeabi_d2f+0x90>
 80009dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e0:	bf1e      	ittt	ne
 80009e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009ea:	4770      	bxne	lr
 80009ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop

080009fc <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000a04:	4a06      	ldr	r2, [pc, #24]	; (8000a20 <NVIC_PriorityGroupConfig+0x24>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a10:	60d3      	str	r3, [r2, #12]
}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	73fb      	strb	r3, [r7, #15]
 8000a30:	2300      	movs	r3, #0
 8000a32:	73bb      	strb	r3, [r7, #14]
 8000a34:	230f      	movs	r3, #15
 8000a36:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	78db      	ldrb	r3, [r3, #3]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d039      	beq.n	8000ab4 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000a40:	4b27      	ldr	r3, [pc, #156]	; (8000ae0 <NVIC_Init+0xbc>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	43db      	mvns	r3, r3
 8000a46:	0a1b      	lsrs	r3, r3, #8
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f003 0307 	and.w	r3, r3, #7
 8000a4e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000a50:	7bfb      	ldrb	r3, [r7, #15]
 8000a52:	f1c3 0304 	rsb	r3, r3, #4
 8000a56:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000a58:	7b7a      	ldrb	r2, [r7, #13]
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	fa42 f303 	asr.w	r3, r2, r3
 8000a60:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	785b      	ldrb	r3, [r3, #1]
 8000a66:	461a      	mov	r2, r3
 8000a68:	7bbb      	ldrb	r3, [r7, #14]
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	789a      	ldrb	r2, [r3, #2]
 8000a74:	7b7b      	ldrb	r3, [r7, #13]
 8000a76:	4013      	ands	r3, r2
 8000a78:	b2da      	uxtb	r2, r3
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000a80:	7bfb      	ldrb	r3, [r7, #15]
 8000a82:	011b      	lsls	r3, r3, #4
 8000a84:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000a86:	4a17      	ldr	r2, [pc, #92]	; (8000ae4 <NVIC_Init+0xc0>)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	7bfa      	ldrb	r2, [r7, #15]
 8000a90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a94:	4a13      	ldr	r2, [pc, #76]	; (8000ae4 <NVIC_Init+0xc0>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	095b      	lsrs	r3, r3, #5
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	f003 031f 	and.w	r3, r3, #31
 8000aa8:	2101      	movs	r1, #1
 8000aaa:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000aae:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000ab2:	e00f      	b.n	8000ad4 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ab4:	490b      	ldr	r1, [pc, #44]	; (8000ae4 <NVIC_Init+0xc0>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	095b      	lsrs	r3, r3, #5
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	f003 031f 	and.w	r3, r3, #31
 8000ac8:	2201      	movs	r2, #1
 8000aca:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000acc:	f100 0320 	add.w	r3, r0, #32
 8000ad0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ad4:	bf00      	nop
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	e000ed00 	.word	0xe000ed00
 8000ae4:	e000e100 	.word	0xe000e100

08000ae8 <CAN_Init>:
  *         the configuration information for the CAN peripheral.
  * @retval Constant indicates initialization succeed which will be 
  *         CAN_InitStatus_Failed or CAN_InitStatus_Success.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
  uint8_t InitStatus = CAN_InitStatus_Failed;
 8000af2:	2300      	movs	r3, #0
 8000af4:	73fb      	strb	r3, [r7, #15]
  uint32_t wait_ack = 0x00000000;
 8000af6:	2300      	movs	r3, #0
 8000af8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f023 0202 	bic.w	r2, r3, #2
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f043 0201 	orr.w	r2, r3, #1
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	601a      	str	r2, [r3, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000b12:	e002      	b.n	8000b1a <CAN_Init+0x32>
  {
    wait_ack++;
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	3301      	adds	r3, #1
 8000b18:	60bb      	str	r3, [r7, #8]
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d004      	beq.n	8000b30 <CAN_Init+0x48>
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d1f1      	bne.n	8000b14 <CAN_Init+0x2c>
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f003 0301 	and.w	r3, r3, #1
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d002      	beq.n	8000b42 <CAN_Init+0x5a>
  {
    InitStatus = CAN_InitStatus_Failed;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	73fb      	strb	r3, [r7, #15]
 8000b40:	e09c      	b.n	8000c7c <CAN_Init+0x194>
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	799b      	ldrb	r3, [r3, #6]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d106      	bne.n	8000b58 <CAN_Init+0x70>
    {
      CANx->MCR |= CAN_MCR_TTCM;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	e005      	b.n	8000b64 <CAN_Init+0x7c>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	79db      	ldrb	r3, [r3, #7]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d106      	bne.n	8000b7a <CAN_Init+0x92>
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	e005      	b.n	8000b86 <CAN_Init+0x9e>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	7a1b      	ldrb	r3, [r3, #8]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d106      	bne.n	8000b9c <CAN_Init+0xb4>
    {
      CANx->MCR |= CAN_MCR_AWUM;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f043 0220 	orr.w	r2, r3, #32
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	e005      	b.n	8000ba8 <CAN_Init+0xc0>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f023 0220 	bic.w	r2, r3, #32
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	7a5b      	ldrb	r3, [r3, #9]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d106      	bne.n	8000bbe <CAN_Init+0xd6>
    {
      CANx->MCR |= CAN_MCR_NART;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f043 0210 	orr.w	r2, r3, #16
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	e005      	b.n	8000bca <CAN_Init+0xe2>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f023 0210 	bic.w	r2, r3, #16
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	7a9b      	ldrb	r3, [r3, #10]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d106      	bne.n	8000be0 <CAN_Init+0xf8>
    {
      CANx->MCR |= CAN_MCR_RFLM;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f043 0208 	orr.w	r2, r3, #8
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	e005      	b.n	8000bec <CAN_Init+0x104>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f023 0208 	bic.w	r2, r3, #8
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	7adb      	ldrb	r3, [r3, #11]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d106      	bne.n	8000c02 <CAN_Init+0x11a>
    {
      CANx->MCR |= CAN_MCR_TXFP;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f043 0204 	orr.w	r2, r3, #4
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	e005      	b.n	8000c0e <CAN_Init+0x126>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f023 0204 	bic.w	r2, r3, #4
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	789b      	ldrb	r3, [r3, #2]
 8000c12:	079a      	lsls	r2, r3, #30
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	78db      	ldrb	r3, [r3, #3]
 8000c18:	061b      	lsls	r3, r3, #24
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000c1a:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	791b      	ldrb	r3, [r3, #4]
 8000c20:	041b      	lsls	r3, r3, #16
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000c22:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	795b      	ldrb	r3, [r3, #5]
 8000c28:	051b      	lsls	r3, r3, #20
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000c2a:	431a      	orrs	r2, r3
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	881b      	ldrh	r3, [r3, #0]
 8000c30:	3b01      	subs	r3, #1
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000c32:	431a      	orrs	r2, r3
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	61da      	str	r2, [r3, #28]

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f023 0201 	bic.w	r2, r3, #1
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	601a      	str	r2, [r3, #0]

   /* Wait the acknowledge */
   wait_ack = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60bb      	str	r3, [r7, #8]

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000c48:	e002      	b.n	8000c50 <CAN_Init+0x168>
   {
     wait_ack++;
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	60bb      	str	r3, [r7, #8]
   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d104      	bne.n	8000c66 <CAN_Init+0x17e>
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d1f1      	bne.n	8000c4a <CAN_Init+0x162>
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d102      	bne.n	8000c78 <CAN_Init+0x190>
    {
      InitStatus = CAN_InitStatus_Failed;
 8000c72:	2300      	movs	r3, #0
 8000c74:	73fb      	strb	r3, [r7, #15]
 8000c76:	e001      	b.n	8000c7c <CAN_Init+0x194>
    }
    else
    {
      InitStatus = CAN_InitStatus_Success ;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
	...

08000c8c <CAN_FilterInit>:
  * @param  CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef structure that
  *         contains the configuration information.
  * @retval None
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  uint32_t filter_number_bit_pos = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	7a9b      	ldrb	r3, [r3, #10]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	4093      	lsls	r3, r2
 8000ca2:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000ca4:	4a56      	ldr	r2, [pc, #344]	; (8000e00 <CAN_FilterInit+0x174>)
 8000ca6:	4b56      	ldr	r3, [pc, #344]	; (8000e00 <CAN_FilterInit+0x174>)
 8000ca8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000cb4:	4952      	ldr	r1, [pc, #328]	; (8000e00 <CAN_FilterInit+0x174>)
 8000cb6:	4b52      	ldr	r3, [pc, #328]	; (8000e00 <CAN_FilterInit+0x174>)
 8000cb8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	7b1b      	ldrb	r3, [r3, #12]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d125      	bne.n	8000d1a <CAN_FilterInit+0x8e>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000cce:	494c      	ldr	r1, [pc, #304]	; (8000e00 <CAN_FilterInit+0x174>)
 8000cd0:	4b4b      	ldr	r3, [pc, #300]	; (8000e00 <CAN_FilterInit+0x174>)
 8000cd2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	43db      	mvns	r3, r3
 8000cda:	4013      	ands	r3, r2
 8000cdc:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000ce0:	4947      	ldr	r1, [pc, #284]	; (8000e00 <CAN_FilterInit+0x174>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	7a9b      	ldrb	r3, [r3, #10]
 8000ce6:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	88db      	ldrh	r3, [r3, #6]
 8000cec:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	8852      	ldrh	r2, [r2, #2]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000cf2:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000cf4:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000cf8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000cfc:	4940      	ldr	r1, [pc, #256]	; (8000e00 <CAN_FilterInit+0x174>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	7a9b      	ldrb	r3, [r3, #10]
 8000d02:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	889b      	ldrh	r3, [r3, #4]
 8000d08:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	8812      	ldrh	r2, [r2, #0]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000d0e:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000d10:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	440b      	add	r3, r1
 8000d18:	605a      	str	r2, [r3, #4]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	7b1b      	ldrb	r3, [r3, #12]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d124      	bne.n	8000d6c <CAN_FilterInit+0xe0>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000d22:	4937      	ldr	r1, [pc, #220]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d24:	4b36      	ldr	r3, [pc, #216]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d26:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000d32:	4933      	ldr	r1, [pc, #204]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7a9b      	ldrb	r3, [r3, #10]
 8000d38:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	881b      	ldrh	r3, [r3, #0]
 8000d3e:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8000d40:	687a      	ldr	r2, [r7, #4]
 8000d42:	8852      	ldrh	r2, [r2, #2]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000d44:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000d46:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000d4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000d4e:	492c      	ldr	r1, [pc, #176]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	7a9b      	ldrb	r3, [r3, #10]
 8000d54:	4618      	mov	r0, r3
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	889b      	ldrh	r3, [r3, #4]
 8000d5a:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	88d2      	ldrh	r2, [r2, #6]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000d60:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000d62:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000d66:	00db      	lsls	r3, r3, #3
 8000d68:	440b      	add	r3, r1
 8000d6a:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	7adb      	ldrb	r3, [r3, #11]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d109      	bne.n	8000d88 <CAN_FilterInit+0xfc>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000d74:	4922      	ldr	r1, [pc, #136]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d76:	4b22      	ldr	r3, [pc, #136]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	4013      	ands	r3, r2
 8000d82:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
 8000d86:	e007      	b.n	8000d98 <CAN_FilterInit+0x10c>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000d88:	491d      	ldr	r1, [pc, #116]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	; (8000e00 <CAN_FilterInit+0x174>)
 8000d8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	891b      	ldrh	r3, [r3, #8]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d108      	bne.n	8000db2 <CAN_FilterInit+0x126>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8000da0:	4917      	ldr	r1, [pc, #92]	; (8000e00 <CAN_FilterInit+0x174>)
 8000da2:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <CAN_FilterInit+0x174>)
 8000da4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	43db      	mvns	r3, r3
 8000dac:	4013      	ands	r3, r2
 8000dae:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	891b      	ldrh	r3, [r3, #8]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d107      	bne.n	8000dca <CAN_FilterInit+0x13e>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8000dba:	4911      	ldr	r1, [pc, #68]	; (8000e00 <CAN_FilterInit+0x174>)
 8000dbc:	4b10      	ldr	r3, [pc, #64]	; (8000e00 <CAN_FilterInit+0x174>)
 8000dbe:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	7b5b      	ldrb	r3, [r3, #13]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d107      	bne.n	8000de2 <CAN_FilterInit+0x156>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8000dd2:	490b      	ldr	r1, [pc, #44]	; (8000e00 <CAN_FilterInit+0x174>)
 8000dd4:	4b0a      	ldr	r3, [pc, #40]	; (8000e00 <CAN_FilterInit+0x174>)
 8000dd6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000de2:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <CAN_FilterInit+0x174>)
 8000de4:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <CAN_FilterInit+0x174>)
 8000de6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000dea:	f023 0301 	bic.w	r3, r3, #1
 8000dee:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8000df2:	bf00      	nop
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	40006400 	.word	0x40006400

08000e04 <CAN_SlaveStartBank>:
  * @brief  Select the start bank filter for slave CAN.
  * @param  CAN_BankNumber: Select the start slave bank filter from 1..27.
  * @retval None
  */
void CAN_SlaveStartBank(uint8_t CAN_BankNumber) 
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
  
  /* Enter Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000e0e:	4a14      	ldr	r2, [pc, #80]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e10:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e12:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000e16:	f043 0301 	orr.w	r3, r3, #1
 8000e1a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  
  /* Select the start slave bank */
  CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 8000e1e:	4a10      	ldr	r2, [pc, #64]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e20:	4b0f      	ldr	r3, [pc, #60]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e22:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000e26:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8000e2a:	f023 030e 	bic.w	r3, r3, #14
 8000e2e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 8000e32:	490b      	ldr	r1, [pc, #44]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e34:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e36:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	021b      	lsls	r3, r3, #8
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
  
  /* Leave Initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000e44:	4a06      	ldr	r2, [pc, #24]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <CAN_SlaveStartBank+0x5c>)
 8000e48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000e4c:	f023 0301 	bic.w	r3, r3, #1
 8000e50:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	40006400 	.word	0x40006400

08000e64 <CAN_Transmit>:
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
  uint8_t transmit_mailbox = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e7a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000e7e:	d102      	bne.n	8000e86 <CAN_Transmit+0x22>
  {
    transmit_mailbox = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	73fb      	strb	r3, [r7, #15]
 8000e84:	e015      	b.n	8000eb2 <CAN_Transmit+0x4e>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000e92:	d102      	bne.n	8000e9a <CAN_Transmit+0x36>
  {
    transmit_mailbox = 1;
 8000e94:	2301      	movs	r3, #1
 8000e96:	73fb      	strb	r3, [r7, #15]
 8000e98:	e00b      	b.n	8000eb2 <CAN_Transmit+0x4e>
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000ea6:	d102      	bne.n	8000eae <CAN_Transmit+0x4a>
  {
    transmit_mailbox = 2;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	73fb      	strb	r3, [r7, #15]
 8000eac:	e001      	b.n	8000eb2 <CAN_Transmit+0x4e>
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8000eae:	2304      	movs	r3, #4
 8000eb0:	73fb      	strb	r3, [r7, #15]
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
 8000eb2:	7bfb      	ldrb	r3, [r7, #15]
 8000eb4:	2b04      	cmp	r3, #4
 8000eb6:	f000 809c 	beq.w	8000ff2 <CAN_Transmit+0x18e>
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
 8000ebc:	7bfa      	ldrb	r2, [r7, #15]
 8000ebe:	6879      	ldr	r1, [r7, #4]
 8000ec0:	3218      	adds	r2, #24
 8000ec2:	0112      	lsls	r2, r2, #4
 8000ec4:	440a      	add	r2, r1
 8000ec6:	6812      	ldr	r2, [r2, #0]
 8000ec8:	f002 0201 	and.w	r2, r2, #1
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	3318      	adds	r3, #24
 8000ed0:	011b      	lsls	r3, r3, #4
 8000ed2:	440b      	add	r3, r1
 8000ed4:	601a      	str	r2, [r3, #0]
    if (TxMessage->IDE == CAN_Id_Standard)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	7a1b      	ldrb	r3, [r3, #8]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d113      	bne.n	8000f06 <CAN_Transmit+0xa2>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000ede:	7bfb      	ldrb	r3, [r7, #15]
 8000ee0:	7bfa      	ldrb	r2, [r7, #15]
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	3218      	adds	r2, #24
 8000ee6:	0112      	lsls	r2, r2, #4
 8000ee8:	440a      	add	r2, r1
 8000eea:	6811      	ldr	r1, [r2, #0]
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	6812      	ldr	r2, [r2, #0]
 8000ef0:	0552      	lsls	r2, r2, #21
                                                  TxMessage->RTR);
 8000ef2:	6838      	ldr	r0, [r7, #0]
 8000ef4:	7a40      	ldrb	r0, [r0, #9]
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000ef6:	4302      	orrs	r2, r0
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	6879      	ldr	r1, [r7, #4]
 8000efc:	3318      	adds	r3, #24
 8000efe:	011b      	lsls	r3, r3, #4
 8000f00:	440b      	add	r3, r1
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	e015      	b.n	8000f32 <CAN_Transmit+0xce>
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
 8000f08:	7bfa      	ldrb	r2, [r7, #15]
 8000f0a:	6879      	ldr	r1, [r7, #4]
 8000f0c:	3218      	adds	r2, #24
 8000f0e:	0112      	lsls	r2, r2, #4
 8000f10:	440a      	add	r2, r1
 8000f12:	6811      	ldr	r1, [r2, #0]
 8000f14:	683a      	ldr	r2, [r7, #0]
 8000f16:	6852      	ldr	r2, [r2, #4]
 8000f18:	00d2      	lsls	r2, r2, #3
                                                  TxMessage->IDE | \
 8000f1a:	6838      	ldr	r0, [r7, #0]
 8000f1c:	7a00      	ldrb	r0, [r0, #8]
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000f1e:	4302      	orrs	r2, r0
                                                  TxMessage->RTR);
 8000f20:	6838      	ldr	r0, [r7, #0]
 8000f22:	7a40      	ldrb	r0, [r0, #9]
                                                  TxMessage->IDE | \
 8000f24:	4302      	orrs	r2, r0
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000f26:	430a      	orrs	r2, r1
 8000f28:	6879      	ldr	r1, [r7, #4]
 8000f2a:	3318      	adds	r3, #24
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	440b      	add	r3, r1
 8000f30:	601a      	str	r2, [r3, #0]
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	7a9b      	ldrb	r3, [r3, #10]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	729a      	strb	r2, [r3, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	7bfa      	ldrb	r2, [r7, #15]
 8000f44:	6879      	ldr	r1, [r7, #4]
 8000f46:	3218      	adds	r2, #24
 8000f48:	0112      	lsls	r2, r2, #4
 8000f4a:	440a      	add	r2, r1
 8000f4c:	3204      	adds	r2, #4
 8000f4e:	6812      	ldr	r2, [r2, #0]
 8000f50:	f022 020f 	bic.w	r2, r2, #15
 8000f54:	6879      	ldr	r1, [r7, #4]
 8000f56:	3318      	adds	r3, #24
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	440b      	add	r3, r1
 8000f5c:	3304      	adds	r3, #4
 8000f5e:	601a      	str	r2, [r3, #0]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	7bfa      	ldrb	r2, [r7, #15]
 8000f64:	6879      	ldr	r1, [r7, #4]
 8000f66:	3218      	adds	r2, #24
 8000f68:	0112      	lsls	r2, r2, #4
 8000f6a:	440a      	add	r2, r1
 8000f6c:	3204      	adds	r2, #4
 8000f6e:	6812      	ldr	r2, [r2, #0]
 8000f70:	6839      	ldr	r1, [r7, #0]
 8000f72:	7a89      	ldrb	r1, [r1, #10]
 8000f74:	430a      	orrs	r2, r1
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	3318      	adds	r3, #24
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	440b      	add	r3, r1
 8000f7e:	3304      	adds	r3, #4
 8000f80:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	683a      	ldr	r2, [r7, #0]
 8000f86:	7b92      	ldrb	r2, [r2, #14]
 8000f88:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	7b52      	ldrb	r2, [r2, #13]
 8000f8e:	0412      	lsls	r2, r2, #16
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000f90:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	7b12      	ldrb	r2, [r2, #12]
 8000f96:	0212      	lsls	r2, r2, #8
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000f98:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[0]));
 8000f9a:	6839      	ldr	r1, [r7, #0]
 8000f9c:	7ac9      	ldrb	r1, [r1, #11]
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000f9e:	430a      	orrs	r2, r1
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000fa0:	6879      	ldr	r1, [r7, #4]
 8000fa2:	011b      	lsls	r3, r3, #4
 8000fa4:	440b      	add	r3, r1
 8000fa6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000faa:	601a      	str	r2, [r3, #0]
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	683a      	ldr	r2, [r7, #0]
 8000fb0:	7c92      	ldrb	r2, [r2, #18]
 8000fb2:	0611      	lsls	r1, r2, #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	7c52      	ldrb	r2, [r2, #17]
 8000fb8:	0412      	lsls	r2, r2, #16
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000fba:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000fbc:	683a      	ldr	r2, [r7, #0]
 8000fbe:	7c12      	ldrb	r2, [r2, #16]
 8000fc0:	0212      	lsls	r2, r2, #8
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000fc2:	430a      	orrs	r2, r1
                                             ((uint32_t)TxMessage->Data[4]));
 8000fc4:	6839      	ldr	r1, [r7, #0]
 8000fc6:	7bc9      	ldrb	r1, [r1, #15]
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000fc8:	430a      	orrs	r2, r1
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000fca:	6879      	ldr	r1, [r7, #4]
 8000fcc:	011b      	lsls	r3, r3, #4
 8000fce:	440b      	add	r3, r1
 8000fd0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000fd4:	601a      	str	r2, [r3, #0]
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	7bfa      	ldrb	r2, [r7, #15]
 8000fda:	6879      	ldr	r1, [r7, #4]
 8000fdc:	3218      	adds	r2, #24
 8000fde:	0112      	lsls	r2, r2, #4
 8000fe0:	440a      	add	r2, r1
 8000fe2:	6812      	ldr	r2, [r2, #0]
 8000fe4:	f042 0201 	orr.w	r2, r2, #1
 8000fe8:	6879      	ldr	r1, [r7, #4]
 8000fea:	3318      	adds	r3, #24
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	440b      	add	r3, r1
 8000ff0:	601a      	str	r2, [r3, #0]
  }
  return transmit_mailbox;
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3714      	adds	r7, #20
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <CAN_TransmitStatus>:
  * @param  TransmitMailbox: the number of the mailbox that is used for transmission.
  * @retval CAN_TxStatus_Ok if the CAN driver transmits the message, 
  *         CAN_TxStatus_Failed in an other case.
  */
uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
  uint32_t state = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 8001010:	78fb      	ldrb	r3, [r7, #3]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d009      	beq.n	800102a <CAN_TransmitStatus+0x2a>
 8001016:	2b02      	cmp	r3, #2
 8001018:	d00d      	beq.n	8001036 <CAN_TransmitStatus+0x36>
 800101a:	2b00      	cmp	r3, #0
 800101c:	d111      	bne.n	8001042 <CAN_TransmitStatus+0x42>
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	689a      	ldr	r2, [r3, #8]
 8001022:	4b26      	ldr	r3, [pc, #152]	; (80010bc <CAN_TransmitStatus+0xbc>)
 8001024:	4013      	ands	r3, r2
 8001026:	60fb      	str	r3, [r7, #12]
      break;
 8001028:	e00e      	b.n	8001048 <CAN_TransmitStatus+0x48>
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	4b24      	ldr	r3, [pc, #144]	; (80010c0 <CAN_TransmitStatus+0xc0>)
 8001030:	4013      	ands	r3, r2
 8001032:	60fb      	str	r3, [r7, #12]
      break;
 8001034:	e008      	b.n	8001048 <CAN_TransmitStatus+0x48>
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689a      	ldr	r2, [r3, #8]
 800103a:	4b22      	ldr	r3, [pc, #136]	; (80010c4 <CAN_TransmitStatus+0xc4>)
 800103c:	4013      	ands	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
      break;
 8001040:	e002      	b.n	8001048 <CAN_TransmitStatus+0x48>
    default:
      state = CAN_TxStatus_Failed;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
      break;
 8001046:	bf00      	nop
  }
  switch (state)
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4a1f      	ldr	r2, [pc, #124]	; (80010c8 <CAN_TransmitStatus+0xc8>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d01b      	beq.n	8001088 <CAN_TransmitStatus+0x88>
 8001050:	4a1d      	ldr	r2, [pc, #116]	; (80010c8 <CAN_TransmitStatus+0xc8>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d808      	bhi.n	8001068 <CAN_TransmitStatus+0x68>
 8001056:	4a1d      	ldr	r2, [pc, #116]	; (80010cc <CAN_TransmitStatus+0xcc>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d012      	beq.n	8001082 <CAN_TransmitStatus+0x82>
 800105c:	4a17      	ldr	r2, [pc, #92]	; (80010bc <CAN_TransmitStatus+0xbc>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d018      	beq.n	8001094 <CAN_TransmitStatus+0x94>
 8001062:	2b00      	cmp	r3, #0
 8001064:	d00a      	beq.n	800107c <CAN_TransmitStatus+0x7c>
 8001066:	e01e      	b.n	80010a6 <CAN_TransmitStatus+0xa6>
 8001068:	4a19      	ldr	r2, [pc, #100]	; (80010d0 <CAN_TransmitStatus+0xd0>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d00f      	beq.n	800108e <CAN_TransmitStatus+0x8e>
 800106e:	4a15      	ldr	r2, [pc, #84]	; (80010c4 <CAN_TransmitStatus+0xc4>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d015      	beq.n	80010a0 <CAN_TransmitStatus+0xa0>
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <CAN_TransmitStatus+0xc0>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d00f      	beq.n	800109a <CAN_TransmitStatus+0x9a>
 800107a:	e014      	b.n	80010a6 <CAN_TransmitStatus+0xa6>
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 800107c:	2302      	movs	r3, #2
 800107e:	60fb      	str	r3, [r7, #12]
      break;
 8001080:	e014      	b.n	80010ac <CAN_TransmitStatus+0xac>
      /* transmit failed  */
     case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed;
 8001082:	2300      	movs	r3, #0
 8001084:	60fb      	str	r3, [r7, #12]
      break;
 8001086:	e011      	b.n	80010ac <CAN_TransmitStatus+0xac>
     case (CAN_TSR_RQCP1 | CAN_TSR_TME1): state = CAN_TxStatus_Failed;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
      break;
 800108c:	e00e      	b.n	80010ac <CAN_TransmitStatus+0xac>
     case (CAN_TSR_RQCP2 | CAN_TSR_TME2): state = CAN_TxStatus_Failed;
 800108e:	2300      	movs	r3, #0
 8001090:	60fb      	str	r3, [r7, #12]
      break;
 8001092:	e00b      	b.n	80010ac <CAN_TransmitStatus+0xac>
      /* transmit succeeded  */
    case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok;
 8001094:	2301      	movs	r3, #1
 8001096:	60fb      	str	r3, [r7, #12]
      break;
 8001098:	e008      	b.n	80010ac <CAN_TransmitStatus+0xac>
    case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok;
 800109a:	2301      	movs	r3, #1
 800109c:	60fb      	str	r3, [r7, #12]
      break;
 800109e:	e005      	b.n	80010ac <CAN_TransmitStatus+0xac>
    case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok;
 80010a0:	2301      	movs	r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
      break;
 80010a4:	e002      	b.n	80010ac <CAN_TransmitStatus+0xac>
    default: state = CAN_TxStatus_Failed;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
      break;
 80010aa:	bf00      	nop
  }
  return (uint8_t) state;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	b2db      	uxtb	r3, r3
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	04000003 	.word	0x04000003
 80010c0:	08000300 	.word	0x08000300
 80010c4:	10030000 	.word	0x10030000
 80010c8:	08000100 	.word	0x08000100
 80010cc:	04000001 	.word	0x04000001
 80010d0:	10010000 	.word	0x10010000

080010d4 <CAN_Receive>:
  * @param  RxMessage: pointer to a structure receive frame which contains CAN Id,
  *         CAN DLC, CAN data and FMI number.
  * @retval None
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	460b      	mov	r3, r1
 80010de:	607a      	str	r2, [r7, #4]
 80010e0:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80010e2:	7afb      	ldrb	r3, [r7, #11]
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	331b      	adds	r3, #27
 80010e8:	011b      	lsls	r3, r3, #4
 80010ea:	4413      	add	r3, r2
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	f003 0304 	and.w	r3, r3, #4
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7a1b      	ldrb	r3, [r3, #8]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d10b      	bne.n	800111a <CAN_Receive+0x46>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8001102:	7afb      	ldrb	r3, [r7, #11]
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	331b      	adds	r3, #27
 8001108:	011b      	lsls	r3, r3, #4
 800110a:	4413      	add	r3, r2
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	0d5b      	lsrs	r3, r3, #21
 8001110:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	e00a      	b.n	8001130 <CAN_Receive+0x5c>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 800111a:	7afb      	ldrb	r3, [r7, #11]
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	331b      	adds	r3, #27
 8001120:	011b      	lsls	r3, r3, #4
 8001122:	4413      	add	r3, r2
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	08db      	lsrs	r3, r3, #3
 8001128:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8001130:	7afb      	ldrb	r3, [r7, #11]
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	331b      	adds	r3, #27
 8001136:	011b      	lsls	r3, r3, #4
 8001138:	4413      	add	r3, r2
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	b2da      	uxtb	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8001148:	7afb      	ldrb	r3, [r7, #11]
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	331b      	adds	r3, #27
 800114e:	011b      	lsls	r3, r3, #4
 8001150:	4413      	add	r3, r2
 8001152:	3304      	adds	r3, #4
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	b2db      	uxtb	r3, r3
 8001158:	f003 030f 	and.w	r3, r3, #15
 800115c:	b2da      	uxtb	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8001162:	7afb      	ldrb	r3, [r7, #11]
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	331b      	adds	r3, #27
 8001168:	011b      	lsls	r3, r3, #4
 800116a:	4413      	add	r3, r2
 800116c:	3304      	adds	r3, #4
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	0a1b      	lsrs	r3, r3, #8
 8001172:	b2da      	uxtb	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8001178:	7afb      	ldrb	r3, [r7, #11]
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	4413      	add	r3, r2
 8001180:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	b2da      	uxtb	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 800118c:	7afb      	ldrb	r3, [r7, #11]
 800118e:	68fa      	ldr	r2, [r7, #12]
 8001190:	011b      	lsls	r3, r3, #4
 8001192:	4413      	add	r3, r2
 8001194:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	0a1b      	lsrs	r3, r3, #8
 800119c:	b2da      	uxtb	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80011a2:	7afb      	ldrb	r3, [r7, #11]
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	4413      	add	r3, r2
 80011aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	0c1b      	lsrs	r3, r3, #16
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80011b8:	7afb      	ldrb	r3, [r7, #11]
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	011b      	lsls	r3, r3, #4
 80011be:	4413      	add	r3, r2
 80011c0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	0e1b      	lsrs	r3, r3, #24
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 80011ce:	7afb      	ldrb	r3, [r7, #11]
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	4413      	add	r3, r2
 80011d6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80011e2:	7afb      	ldrb	r3, [r7, #11]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	011b      	lsls	r3, r3, #4
 80011e8:	4413      	add	r3, r2
 80011ea:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	0a1b      	lsrs	r3, r3, #8
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 80011f8:	7afb      	ldrb	r3, [r7, #11]
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	011b      	lsls	r3, r3, #4
 80011fe:	4413      	add	r3, r2
 8001200:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	0c1b      	lsrs	r3, r3, #16
 8001208:	b2da      	uxtb	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 800120e:	7afb      	ldrb	r3, [r7, #11]
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	011b      	lsls	r3, r3, #4
 8001214:	4413      	add	r3, r2
 8001216:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	0e1b      	lsrs	r3, r3, #24
 800121e:	b2da      	uxtb	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001224:	7afb      	ldrb	r3, [r7, #11]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d106      	bne.n	8001238 <CAN_Receive+0x164>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	f043 0220 	orr.w	r2, r3, #32
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	60da      	str	r2, [r3, #12]
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
  }
}
 8001236:	e005      	b.n	8001244 <CAN_Receive+0x170>
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	691b      	ldr	r3, [r3, #16]
 800123c:	f043 0220 	orr.w	r2, r3, #32
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	611a      	str	r2, [r3, #16]
}
 8001244:	bf00      	nop
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <CAN_ITConfig>:
  * @param  NewState: new state of the CAN interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	4613      	mov	r3, r2
 800125c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d006      	beq.n	8001272 <CAN_ITConfig+0x22>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	695a      	ldr	r2, [r3, #20]
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	431a      	orrs	r2, r3
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	615a      	str	r2, [r3, #20]
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
  }
}
 8001270:	e006      	b.n	8001280 <CAN_ITConfig+0x30>
    CANx->IER &= ~CAN_IT;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	695a      	ldr	r2, [r3, #20]
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	43db      	mvns	r3, r3
 800127a:	401a      	ands	r2, r3
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	615a      	str	r2, [r3, #20]
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <CAN_ClearFlag>:
  *            @arg CAN_FLAG_SLAK: Sleep acknowledge Flag    
  *            @arg CAN_FLAG_LEC: Last error code Flag        
  * @retval None
  */
void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t flagtmp=0;
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
  
  if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	4a17      	ldr	r2, [pc, #92]	; (80012fc <CAN_ClearFlag+0x70>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d103      	bne.n	80012aa <CAN_ClearFlag+0x1e>
  {
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
    {
      /* Operating mode Flags */
      CANx->MSR = (uint32_t)(flagtmp);
    }
  }
}
 80012a8:	e021      	b.n	80012ee <CAN_ClearFlag+0x62>
    flagtmp = CAN_FLAG & 0x000FFFFF;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80012b0:	60fb      	str	r3, [r7, #12]
    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d003      	beq.n	80012c4 <CAN_ClearFlag+0x38>
      CANx->RF0R = (uint32_t)(flagtmp);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	60da      	str	r2, [r3, #12]
}
 80012c2:	e014      	b.n	80012ee <CAN_ClearFlag+0x62>
    else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <CAN_ClearFlag+0x4a>
      CANx->RF1R = (uint32_t)(flagtmp);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	611a      	str	r2, [r3, #16]
}
 80012d4:	e00b      	b.n	80012ee <CAN_ClearFlag+0x62>
    else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d003      	beq.n	80012e8 <CAN_ClearFlag+0x5c>
      CANx->TSR = (uint32_t)(flagtmp);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68fa      	ldr	r2, [r7, #12]
 80012e4:	609a      	str	r2, [r3, #8]
}
 80012e6:	e002      	b.n	80012ee <CAN_ClearFlag+0x62>
      CANx->MSR = (uint32_t)(flagtmp);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	605a      	str	r2, [r3, #4]
}
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	30f00070 	.word	0x30f00070

08001300 <CAN_GetITStatus>:
  *            @arg CAN_IT_LEC: Last error code Interrupt
  *            @arg CAN_IT_ERR: Error Interrupt
  * @retval The current state of CAN_IT (SET or RESET).
  */
ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  ITStatus itstatus = RESET;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  
  /* check the interrupt enable bit */
 if((CANx->IER & CAN_IT) != RESET)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	695a      	ldr	r2, [r3, #20]
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	4013      	ands	r3, r2
 8001316:	2b00      	cmp	r3, #0
 8001318:	f000 80b2 	beq.w	8001480 <CAN_GetITStatus+0x180>
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	2b40      	cmp	r3, #64	; 0x40
 8001320:	d062      	beq.n	80013e8 <CAN_GetITStatus+0xe8>
 8001322:	2b40      	cmp	r3, #64	; 0x40
 8001324:	d80f      	bhi.n	8001346 <CAN_GetITStatus+0x46>
 8001326:	2b04      	cmp	r3, #4
 8001328:	d03a      	beq.n	80013a0 <CAN_GetITStatus+0xa0>
 800132a:	2b04      	cmp	r3, #4
 800132c:	d804      	bhi.n	8001338 <CAN_GetITStatus+0x38>
 800132e:	2b01      	cmp	r3, #1
 8001330:	d024      	beq.n	800137c <CAN_GetITStatus+0x7c>
 8001332:	2b02      	cmp	r3, #2
 8001334:	d02b      	beq.n	800138e <CAN_GetITStatus+0x8e>
 8001336:	e09f      	b.n	8001478 <CAN_GetITStatus+0x178>
 8001338:	2b10      	cmp	r3, #16
 800133a:	d043      	beq.n	80013c4 <CAN_GetITStatus+0xc4>
 800133c:	2b20      	cmp	r3, #32
 800133e:	d04a      	beq.n	80013d6 <CAN_GetITStatus+0xd6>
 8001340:	2b08      	cmp	r3, #8
 8001342:	d036      	beq.n	80013b2 <CAN_GetITStatus+0xb2>
 8001344:	e098      	b.n	8001478 <CAN_GetITStatus+0x178>
 8001346:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800134a:	f000 8083 	beq.w	8001454 <CAN_GetITStatus+0x154>
 800134e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001352:	d809      	bhi.n	8001368 <CAN_GetITStatus+0x68>
 8001354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001358:	d06a      	beq.n	8001430 <CAN_GetITStatus+0x130>
 800135a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800135e:	d070      	beq.n	8001442 <CAN_GetITStatus+0x142>
 8001360:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001364:	d05b      	beq.n	800141e <CAN_GetITStatus+0x11e>
 8001366:	e087      	b.n	8001478 <CAN_GetITStatus+0x178>
 8001368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800136c:	d045      	beq.n	80013fa <CAN_GetITStatus+0xfa>
 800136e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001372:	d04b      	beq.n	800140c <CAN_GetITStatus+0x10c>
 8001374:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001378:	d075      	beq.n	8001466 <CAN_GetITStatus+0x166>
 800137a:	e07d      	b.n	8001478 <CAN_GetITStatus+0x178>
    {
      case CAN_IT_TME:
        /* Check CAN_TSR_RQCPx bits */
        itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	4943      	ldr	r1, [pc, #268]	; (8001490 <CAN_GetITStatus+0x190>)
 8001382:	4618      	mov	r0, r3
 8001384:	f000 f8f6 	bl	8001574 <CheckITStatus>
 8001388:	4603      	mov	r3, r0
 800138a:	73fb      	strb	r3, [r7, #15]
        break;
 800138c:	e07a      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_FMP0:
        /* Check CAN_RF0R_FMP0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	2103      	movs	r1, #3
 8001394:	4618      	mov	r0, r3
 8001396:	f000 f8ed 	bl	8001574 <CheckITStatus>
 800139a:	4603      	mov	r3, r0
 800139c:	73fb      	strb	r3, [r7, #15]
        break;
 800139e:	e071      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_FF0:
        /* Check CAN_RF0R_FULL0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	2108      	movs	r1, #8
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 f8e4 	bl	8001574 <CheckITStatus>
 80013ac:	4603      	mov	r3, r0
 80013ae:	73fb      	strb	r3, [r7, #15]
        break;
 80013b0:	e068      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_FOV0:
        /* Check CAN_RF0R_FOVR0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	2110      	movs	r1, #16
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 f8db 	bl	8001574 <CheckITStatus>
 80013be:	4603      	mov	r3, r0
 80013c0:	73fb      	strb	r3, [r7, #15]
        break;
 80013c2:	e05f      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_FMP1:
        /* Check CAN_RF1R_FMP1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	2103      	movs	r1, #3
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 f8d2 	bl	8001574 <CheckITStatus>
 80013d0:	4603      	mov	r3, r0
 80013d2:	73fb      	strb	r3, [r7, #15]
        break;
 80013d4:	e056      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_FF1:
        /* Check CAN_RF1R_FULL1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	691b      	ldr	r3, [r3, #16]
 80013da:	2108      	movs	r1, #8
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f8c9 	bl	8001574 <CheckITStatus>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]
        break;
 80013e6:	e04d      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_FOV1:
        /* Check CAN_RF1R_FOVR1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	2110      	movs	r1, #16
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f8c0 	bl	8001574 <CheckITStatus>
 80013f4:	4603      	mov	r3, r0
 80013f6:	73fb      	strb	r3, [r7, #15]
        break;
 80013f8:	e044      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_WKU:
        /* Check CAN_MSR_WKUI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	2108      	movs	r1, #8
 8001400:	4618      	mov	r0, r3
 8001402:	f000 f8b7 	bl	8001574 <CheckITStatus>
 8001406:	4603      	mov	r3, r0
 8001408:	73fb      	strb	r3, [r7, #15]
        break;
 800140a:	e03b      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_SLK:
        /* Check CAN_MSR_SLAKI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2110      	movs	r1, #16
 8001412:	4618      	mov	r0, r3
 8001414:	f000 f8ae 	bl	8001574 <CheckITStatus>
 8001418:	4603      	mov	r3, r0
 800141a:	73fb      	strb	r3, [r7, #15]
        break;
 800141c:	e032      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_EWG:
        /* Check CAN_ESR_EWGF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2101      	movs	r1, #1
 8001424:	4618      	mov	r0, r3
 8001426:	f000 f8a5 	bl	8001574 <CheckITStatus>
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
        break;
 800142e:	e029      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_EPV:
        /* Check CAN_ESR_EPVF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	2102      	movs	r1, #2
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f89c 	bl	8001574 <CheckITStatus>
 800143c:	4603      	mov	r3, r0
 800143e:	73fb      	strb	r3, [r7, #15]
        break;
 8001440:	e020      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_BOF:
        /* Check CAN_ESR_BOFF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	2104      	movs	r1, #4
 8001448:	4618      	mov	r0, r3
 800144a:	f000 f893 	bl	8001574 <CheckITStatus>
 800144e:	4603      	mov	r3, r0
 8001450:	73fb      	strb	r3, [r7, #15]
        break;
 8001452:	e017      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_LEC:
        /* Check CAN_ESR_LEC bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	2170      	movs	r1, #112	; 0x70
 800145a:	4618      	mov	r0, r3
 800145c:	f000 f88a 	bl	8001574 <CheckITStatus>
 8001460:	4603      	mov	r3, r0
 8001462:	73fb      	strb	r3, [r7, #15]
        break;
 8001464:	e00e      	b.n	8001484 <CAN_GetITStatus+0x184>
      case CAN_IT_ERR:
        /* Check CAN_MSR_ERRI bit */ 
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	2104      	movs	r1, #4
 800146c:	4618      	mov	r0, r3
 800146e:	f000 f881 	bl	8001574 <CheckITStatus>
 8001472:	4603      	mov	r3, r0
 8001474:	73fb      	strb	r3, [r7, #15]
        break;
 8001476:	e005      	b.n	8001484 <CAN_GetITStatus+0x184>
      default:
        /* in case of error, return RESET */
        itstatus = RESET;
 8001478:	2300      	movs	r3, #0
 800147a:	73fb      	strb	r3, [r7, #15]
        break;
 800147c:	bf00      	nop
 800147e:	e001      	b.n	8001484 <CAN_GetITStatus+0x184>
    }
  }
  else
  {
   /* in case the Interrupt is not enabled, return RESET */
    itstatus  = RESET;
 8001480:	2300      	movs	r3, #0
 8001482:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the CAN_IT status */
  return  itstatus;
 8001484:	7bfb      	ldrb	r3, [r7, #15]
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	00010101 	.word	0x00010101

08001494 <CAN_ClearITPendingBit>:
  *            @arg CAN_IT_LEC: Last error code Interrupt
  *            @arg CAN_IT_ERR: Error Interrupt 
  * @retval None
  */
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014a4:	d043      	beq.n	800152e <CAN_ClearITPendingBit+0x9a>
 80014a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014aa:	d80d      	bhi.n	80014c8 <CAN_ClearITPendingBit+0x34>
 80014ac:	2b08      	cmp	r3, #8
 80014ae:	d02a      	beq.n	8001506 <CAN_ClearITPendingBit+0x72>
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d804      	bhi.n	80014be <CAN_ClearITPendingBit+0x2a>
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d01e      	beq.n	80014f6 <CAN_ClearITPendingBit+0x62>
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d020      	beq.n	80014fe <CAN_ClearITPendingBit+0x6a>
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
       /* @note BOFF, EPVF and EWGF Flags are cleared by hardware depending on the CAN Bus status*/
       break;
    default:
       break;
 80014bc:	e051      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 80014be:	2b20      	cmp	r3, #32
 80014c0:	d025      	beq.n	800150e <CAN_ClearITPendingBit+0x7a>
 80014c2:	2b40      	cmp	r3, #64	; 0x40
 80014c4:	d027      	beq.n	8001516 <CAN_ClearITPendingBit+0x82>
       break;
 80014c6:	e04c      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 80014c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014cc:	d03b      	beq.n	8001546 <CAN_ClearITPendingBit+0xb2>
 80014ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014d2:	d806      	bhi.n	80014e2 <CAN_ClearITPendingBit+0x4e>
 80014d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014d8:	d02d      	beq.n	8001536 <CAN_ClearITPendingBit+0xa2>
 80014da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014de:	d02e      	beq.n	800153e <CAN_ClearITPendingBit+0xaa>
       break;
 80014e0:	e03f      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
  switch (CAN_IT)
 80014e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014e6:	d01a      	beq.n	800151e <CAN_ClearITPendingBit+0x8a>
 80014e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80014ec:	d01b      	beq.n	8001526 <CAN_ClearITPendingBit+0x92>
 80014ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014f2:	d02f      	beq.n	8001554 <CAN_ClearITPendingBit+0xc0>
       break;
 80014f4:	e035      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a1d      	ldr	r2, [pc, #116]	; (8001570 <CAN_ClearITPendingBit+0xdc>)
 80014fa:	609a      	str	r2, [r3, #8]
      break;
 80014fc:	e031      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->RF0R = CAN_RF0R_FULL0; 
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2208      	movs	r2, #8
 8001502:	60da      	str	r2, [r3, #12]
      break;
 8001504:	e02d      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->RF0R = CAN_RF0R_FOVR0; 
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2210      	movs	r2, #16
 800150a:	60da      	str	r2, [r3, #12]
      break;
 800150c:	e029      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->RF1R = CAN_RF1R_FULL1;  
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2208      	movs	r2, #8
 8001512:	611a      	str	r2, [r3, #16]
      break;
 8001514:	e025      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->RF1R = CAN_RF1R_FOVR1; 
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2210      	movs	r2, #16
 800151a:	611a      	str	r2, [r3, #16]
      break;
 800151c:	e021      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_WKUI;  
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2208      	movs	r2, #8
 8001522:	605a      	str	r2, [r3, #4]
      break;
 8001524:	e01d      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_SLAKI;   
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2210      	movs	r2, #16
 800152a:	605a      	str	r2, [r3, #4]
      break;
 800152c:	e019      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_ERRI;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2204      	movs	r2, #4
 8001532:	605a      	str	r2, [r3, #4]
      break;
 8001534:	e015      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_ERRI; 
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2204      	movs	r2, #4
 800153a:	605a      	str	r2, [r3, #4]
      break;
 800153c:	e011      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->MSR = CAN_MSR_ERRI; 
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2204      	movs	r2, #4
 8001542:	605a      	str	r2, [r3, #4]
       break;
 8001544:	e00d      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->ESR = RESET; 
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	619a      	str	r2, [r3, #24]
      CANx->MSR = CAN_MSR_ERRI; 
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2204      	movs	r2, #4
 8001550:	605a      	str	r2, [r3, #4]
      break;
 8001552:	e006      	b.n	8001562 <CAN_ClearITPendingBit+0xce>
      CANx->ESR = RESET; 
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
      CANx->MSR = CAN_MSR_ERRI; 
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2204      	movs	r2, #4
 800155e:	605a      	str	r2, [r3, #4]
       break;
 8001560:	bf00      	nop
   }
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	00010101 	.word	0x00010101

08001574 <CheckITStatus>:
  * @param  CAN_Reg: specifies the CAN interrupt register to check.
  * @param  It_Bit: specifies the interrupt source bit to check.
  * @retval The new state of the CAN Interrupt (SET or RESET).
  */
static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  ITStatus pendingbitstatus = RESET;
 800157e:	2300      	movs	r3, #0
 8001580:	73fb      	strb	r3, [r7, #15]
  
  if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	4013      	ands	r3, r2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d002      	beq.n	8001592 <CheckITStatus+0x1e>
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 800158c:	2301      	movs	r3, #1
 800158e:	73fb      	strb	r3, [r7, #15]
 8001590:	e001      	b.n	8001596 <CheckITStatus+0x22>
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8001592:	2300      	movs	r3, #0
 8001594:	73fb      	strb	r3, [r7, #15]
  }
  return pendingbitstatus;
 8001596:	7bfb      	ldrb	r3, [r7, #15]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80015ac:	2300      	movs	r3, #0
 80015ae:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <EXTI_GetITStatus+0x44>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4013      	ands	r3, r2
 80015bc:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80015be:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <EXTI_GetITStatus+0x44>)
 80015c0:	695a      	ldr	r2, [r3, #20]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4013      	ands	r3, r2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d005      	beq.n	80015d6 <EXTI_GetITStatus+0x32>
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d002      	beq.n	80015d6 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80015d0:	2301      	movs	r3, #1
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	e001      	b.n	80015da <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	40013c00 	.word	0x40013c00

080015ec <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80015f4:	4a04      	ldr	r2, [pc, #16]	; (8001608 <EXTI_ClearITPendingBit+0x1c>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6153      	str	r3, [r2, #20]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	40013c00 	.word	0x40013c00

0800160c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800160c:	b480      	push	{r7}
 800160e:	b087      	sub	sp, #28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	e076      	b.n	8001716 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001628:	2201      	movs	r2, #1
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	4013      	ands	r3, r2
 800163a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800163c:	68fa      	ldr	r2, [r7, #12]
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	429a      	cmp	r2, r3
 8001642:	d165      	bne.n	8001710 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	2103      	movs	r1, #3
 800164e:	fa01 f303 	lsl.w	r3, r1, r3
 8001652:	43db      	mvns	r3, r3
 8001654:	401a      	ands	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	791b      	ldrb	r3, [r3, #4]
 8001662:	4619      	mov	r1, r3
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	431a      	orrs	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	791b      	ldrb	r3, [r3, #4]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d003      	beq.n	8001682 <GPIO_Init+0x76>
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	791b      	ldrb	r3, [r3, #4]
 800167e:	2b02      	cmp	r3, #2
 8001680:	d12e      	bne.n	80016e0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	2103      	movs	r1, #3
 800168c:	fa01 f303 	lsl.w	r3, r1, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	401a      	ands	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	795b      	ldrb	r3, [r3, #5]
 80016a0:	4619      	mov	r1, r3
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	fa01 f303 	lsl.w	r3, r1, r3
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	685a      	ldr	r2, [r3, #4]
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	4619      	mov	r1, r3
 80016ba:	2301      	movs	r3, #1
 80016bc:	408b      	lsls	r3, r1
 80016be:	43db      	mvns	r3, r3
 80016c0:	401a      	ands	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	7992      	ldrb	r2, [r2, #6]
 80016ce:	4611      	mov	r1, r2
 80016d0:	697a      	ldr	r2, [r7, #20]
 80016d2:	b292      	uxth	r2, r2
 80016d4:	fa01 f202 	lsl.w	r2, r1, r2
 80016d8:	b292      	uxth	r2, r2
 80016da:	431a      	orrs	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	2103      	movs	r1, #3
 80016ec:	fa01 f303 	lsl.w	r3, r1, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	401a      	ands	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68da      	ldr	r2, [r3, #12]
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	79db      	ldrb	r3, [r3, #7]
 8001700:	4619      	mov	r1, r3
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	fa01 f303 	lsl.w	r3, r1, r3
 800170a:	431a      	orrs	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	3301      	adds	r3, #1
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	2b0f      	cmp	r3, #15
 800171a:	d985      	bls.n	8001628 <GPIO_Init+0x1c>
    }
  }
}
 800171c:	bf00      	nop
 800171e:	371c      	adds	r7, #28
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001734:	2300      	movs	r3, #0
 8001736:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	691a      	ldr	r2, [r3, #16]
 800173c:	887b      	ldrh	r3, [r7, #2]
 800173e:	4013      	ands	r3, r2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d002      	beq.n	800174a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001744:	2301      	movs	r3, #1
 8001746:	73fb      	strb	r3, [r7, #15]
 8001748:	e001      	b.n	800174e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800174e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3714      	adds	r7, #20
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	460b      	mov	r3, r1
 8001766:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	887a      	ldrh	r2, [r7, #2]
 800176c:	831a      	strh	r2, [r3, #24]
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	460b      	mov	r3, r1
 8001784:	807b      	strh	r3, [r7, #2]
 8001786:	4613      	mov	r3, r2
 8001788:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 800178a:	787b      	ldrb	r3, [r7, #1]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	887a      	ldrh	r2, [r7, #2]
 8001794:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8001796:	e002      	b.n	800179e <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	887a      	ldrh	r2, [r7, #2]
 800179c:	835a      	strh	r2, [r3, #26]
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b085      	sub	sp, #20
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
 80017b2:	460b      	mov	r3, r1
 80017b4:	807b      	strh	r3, [r7, #2]
 80017b6:	4613      	mov	r3, r2
 80017b8:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80017be:	2300      	movs	r3, #0
 80017c0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80017c2:	787a      	ldrb	r2, [r7, #1]
 80017c4:	887b      	ldrh	r3, [r7, #2]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80017d2:	887b      	ldrh	r3, [r7, #2]
 80017d4:	08db      	lsrs	r3, r3, #3
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4618      	mov	r0, r3
 80017da:	887b      	ldrh	r3, [r7, #2]
 80017dc:	08db      	lsrs	r3, r3, #3
 80017de:	b29b      	uxth	r3, r3
 80017e0:	461a      	mov	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	3208      	adds	r2, #8
 80017e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017ea:	887b      	ldrh	r3, [r7, #2]
 80017ec:	f003 0307 	and.w	r3, r3, #7
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	210f      	movs	r1, #15
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	43db      	mvns	r3, r3
 80017fa:	ea02 0103 	and.w	r1, r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f100 0208 	add.w	r2, r0, #8
 8001804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001808:	887b      	ldrh	r3, [r7, #2]
 800180a:	08db      	lsrs	r3, r3, #3
 800180c:	b29b      	uxth	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3208      	adds	r2, #8
 8001814:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	4313      	orrs	r3, r2
 800181c:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800181e:	887b      	ldrh	r3, [r7, #2]
 8001820:	08db      	lsrs	r3, r3, #3
 8001822:	b29b      	uxth	r3, r3
 8001824:	461a      	mov	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3208      	adds	r2, #8
 800182a:	68b9      	ldr	r1, [r7, #8]
 800182c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a17      	ldr	r2, [pc, #92]	; (80018a4 <I2C_DeInit+0x68>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d10a      	bne.n	8001862 <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 800184c:	2101      	movs	r1, #1
 800184e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001852:	f000 fb93 	bl	8001f7c <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 8001856:	2100      	movs	r1, #0
 8001858:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800185c:	f000 fb8e 	bl	8001f7c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
    }
  }
}
 8001860:	e01c      	b.n	800189c <I2C_DeInit+0x60>
  else if (I2Cx == I2C2)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a10      	ldr	r2, [pc, #64]	; (80018a8 <I2C_DeInit+0x6c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d10a      	bne.n	8001880 <I2C_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 800186a:	2101      	movs	r1, #1
 800186c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001870:	f000 fb84 	bl	8001f7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8001874:	2100      	movs	r1, #0
 8001876:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800187a:	f000 fb7f 	bl	8001f7c <RCC_APB1PeriphResetCmd>
}
 800187e:	e00d      	b.n	800189c <I2C_DeInit+0x60>
    if (I2Cx == I2C3)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a0a      	ldr	r2, [pc, #40]	; (80018ac <I2C_DeInit+0x70>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d109      	bne.n	800189c <I2C_DeInit+0x60>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8001888:	2101      	movs	r1, #1
 800188a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800188e:	f000 fb75 	bl	8001f7c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8001892:	2100      	movs	r1, #0
 8001894:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001898:	f000 fb70 	bl	8001f7c <RCC_APB1PeriphResetCmd>
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40005400 	.word	0x40005400
 80018a8:	40005800 	.word	0x40005800
 80018ac:	40005c00 	.word	0x40005c00

080018b0 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08a      	sub	sp, #40	; 0x28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80018be:	2300      	movs	r3, #0
 80018c0:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 80018c2:	2304      	movs	r3, #4
 80018c4:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 80018c6:	4b57      	ldr	r3, [pc, #348]	; (8001a24 <I2C_Init+0x174>)
 80018c8:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	889b      	ldrh	r3, [r3, #4]
 80018ce:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 80018d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018d2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018d6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80018d8:	f107 030c 	add.w	r3, r7, #12
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 fa45 	bl	8001d6c <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	4a4f      	ldr	r2, [pc, #316]	; (8001a28 <I2C_Init+0x178>)
 80018ea:	fba2 2303 	umull	r2, r3, r2, r3
 80018ee:	0c9b      	lsrs	r3, r3, #18
 80018f0:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 80018f2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80018f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80018f6:	4313      	orrs	r3, r2
 80018f8:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80018fe:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	b29b      	uxth	r3, r3
 8001906:	f023 0301 	bic.w	r3, r3, #1
 800190a:	b29a      	uxth	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a44      	ldr	r2, [pc, #272]	; (8001a2c <I2C_Init+0x17c>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d815      	bhi.n	800194a <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	69fa      	ldr	r2, [r7, #28]
 8001926:	fbb2 f3f3 	udiv	r3, r2, r3
 800192a:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 800192c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800192e:	2b03      	cmp	r3, #3
 8001930:	d801      	bhi.n	8001936 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8001932:	2304      	movs	r3, #4
 8001934:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8001936:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001938:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800193a:	4313      	orrs	r3, r2
 800193c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800193e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001940:	3301      	adds	r3, #1
 8001942:	b29a      	uxth	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	841a      	strh	r2, [r3, #32]
 8001948:	e040      	b.n	80019cc <I2C_Init+0x11c>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	88db      	ldrh	r3, [r3, #6]
 800194e:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8001952:	4293      	cmp	r3, r2
 8001954:	d109      	bne.n	800196a <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4613      	mov	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	4413      	add	r3, r2
 8001960:	69fa      	ldr	r2, [r7, #28]
 8001962:	fbb2 f3f3 	udiv	r3, r2, r3
 8001966:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001968:	e00e      	b.n	8001988 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	4613      	mov	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	4413      	add	r3, r2
 8001974:	009a      	lsls	r2, r3, #2
 8001976:	4413      	add	r3, r2
 8001978:	69fa      	ldr	r2, [r7, #28]
 800197a:	fbb2 f3f3 	udiv	r3, r2, r3
 800197e:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8001980:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001982:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001986:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8001988:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800198a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800198e:	2b00      	cmp	r3, #0
 8001990:	d103      	bne.n	800199a <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8001992:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 800199a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800199c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800199e:	4313      	orrs	r3, r2
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80019a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80019aa:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80019ac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80019ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80019b2:	fb02 f303 	mul.w	r3, r2, r3
 80019b6:	4a1e      	ldr	r2, [pc, #120]	; (8001a30 <I2C_Init+0x180>)
 80019b8:	fb82 1203 	smull	r1, r2, r2, r3
 80019bc:	1192      	asrs	r2, r2, #6
 80019be:	17db      	asrs	r3, r3, #31
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	3301      	adds	r3, #1
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80019d0:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	b29a      	uxth	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 80019e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019ea:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 80019ee:	f023 0302 	bic.w	r3, r3, #2
 80019f2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	889a      	ldrh	r2, [r3, #4]
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	895b      	ldrh	r3, [r3, #10]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a02:	4313      	orrs	r3, r2
 8001a04:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a0a:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	899a      	ldrh	r2, [r3, #12]
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	891b      	ldrh	r3, [r3, #8]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	811a      	strh	r2, [r3, #8]
}
 8001a1c:	bf00      	nop
 8001a1e:	3728      	adds	r7, #40	; 0x28
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	007a1200 	.word	0x007a1200
 8001a28:	431bde83 	.word	0x431bde83
 8001a2c:	000186a0 	.word	0x000186a0
 8001a30:	10624dd3 	.word	0x10624dd3

08001a34 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a40:	78fb      	ldrb	r3, [r7, #3]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d008      	beq.n	8001a58 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
  }
}
 8001a56:	e007      	b.n	8001a68 <I2C_Cmd+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	f023 0301 	bic.w	r3, r3, #1
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	801a      	strh	r2, [r3, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d008      	beq.n	8001a98 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
  }
}
 8001a96:	e007      	b.n	8001aa8 <I2C_GenerateSTART+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	881b      	ldrh	r3, [r3, #0]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	801a      	strh	r2, [r3, #0]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d008      	beq.n	8001ad8 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ad0:	b29a      	uxth	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
  }
}
 8001ad6:	e007      	b.n	8001ae8 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	801a      	strh	r2, [r3, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <I2C_Send7bitAddress>:
  *            @arg I2C_Direction_Transmitter: Transmitter mode
  *            @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	70fb      	strb	r3, [r7, #3]
 8001b00:	4613      	mov	r3, r2
 8001b02:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8001b04:	78bb      	ldrb	r3, [r7, #2]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d004      	beq.n	8001b14 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 8001b0a:	78fb      	ldrb	r3, [r7, #3]
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	70fb      	strb	r3, [r7, #3]
 8001b12:	e003      	b.n	8001b1c <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 8001b14:	78fb      	ldrb	r3, [r7, #3]
 8001b16:	f023 0301 	bic.w	r3, r3, #1
 8001b1a:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8001b1c:	78fb      	ldrb	r3, [r7, #3]
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	821a      	strh	r2, [r3, #16]
}
 8001b24:	bf00      	nop
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b3c:	78fb      	ldrb	r3, [r7, #3]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d008      	beq.n	8001b54 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
  }
}
 8001b52:	e007      	b.n	8001b64 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	801a      	strh	r2, [r3, #0]
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <I2C_StretchClockCmd>:
  * @param  NewState: new state of the I2Cx Clock stretching.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 8001b7c:	78fb      	ldrb	r3, [r7, #3]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d108      	bne.n	8001b94 <I2C_StretchClockCmd+0x24>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
  }
}
 8001b92:	e007      	b.n	8001ba4 <I2C_StretchClockCmd+0x34>
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	881b      	ldrh	r3, [r3, #0]
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	801a      	strh	r2, [r3, #0]
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <I2C_SendData>:
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8001bbc:	78fb      	ldrb	r3, [r7, #3]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	821a      	strh	r2, [r3, #16]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	8a1b      	ldrh	r3, [r3, #16]
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <I2C_ITConfig>:
  * @param  NewState: new state of the specified I2C interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	807b      	strh	r3, [r7, #2]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8001bfc:	787b      	ldrb	r3, [r7, #1]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d008      	beq.n	8001c14 <I2C_ITConfig+0x28>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	889b      	ldrh	r3, [r3, #4]
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	887b      	ldrh	r3, [r7, #2]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
  }
}
 8001c12:	e009      	b.n	8001c28 <I2C_ITConfig+0x3c>
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	889b      	ldrh	r3, [r3, #4]
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	887b      	ldrh	r3, [r7, #2]
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	4013      	ands	r3, r2
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	809a      	strh	r2, [r3, #4]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  *           - SUCCESS: Last event is equal to the I2C_EVENT
  *           - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b087      	sub	sp, #28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	2300      	movs	r3, #0
 8001c48:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	8a9b      	ldrh	r3, [r3, #20]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	8b1b      	ldrh	r3, [r3, #24]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	041b      	lsls	r3, r3, #16
 8001c62:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001c6e:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	401a      	ands	r2, r3
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	d102      	bne.n	8001c82 <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	75fb      	strb	r3, [r7, #23]
 8001c80:	e001      	b.n	8001c86 <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 8001c82:	2300      	movs	r3, #0
 8001c84:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8001c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	371c      	adds	r7, #28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <I2C_GetLastEvent>:
  *         in stm32f4xx_i2c.h file.
  *    
  * @retval The last event
  */
uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b087      	sub	sp, #28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t lastevent = 0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	617b      	str	r3, [r7, #20]
  uint32_t flag1 = 0, flag2 = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	613b      	str	r3, [r7, #16]
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	8a9b      	ldrh	r3, [r3, #20]
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	613b      	str	r3, [r7, #16]
  flag2 = I2Cx->SR2;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	8b1b      	ldrh	r3, [r3, #24]
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	60fb      	str	r3, [r7, #12]
  flag2 = flag2 << 16;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	041b      	lsls	r3, r3, #16
 8001cbc:	60fb      	str	r3, [r7, #12]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001cc8:	617b      	str	r3, [r7, #20]

  /* Return status */
  return lastevent;
 8001cca:	697b      	ldr	r3, [r7, #20]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	371c      	adds	r7, #28
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	0f1b      	lsrs	r3, r3, #28
 8001cf6:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001cfe:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d003      	beq.n	8001d0e <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	3314      	adds	r3, #20
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	e005      	b.n	8001d1a <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	0c1b      	lsrs	r3, r3, #16
 8001d12:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	3318      	adds	r3, #24
 8001d18:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	4013      	ands	r3, r2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d002      	beq.n	8001d2c <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 8001d26:	2301      	movs	r3, #1
 8001d28:	75fb      	strb	r3, [r7, #23]
 8001d2a:	e001      	b.n	8001d30 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 8001d30:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	371c      	adds	r7, #28
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <I2C_ClearFlag>:
  *          register (I2C_SendData()).
  *  
  * @retval None
  */
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b085      	sub	sp, #20
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001d52:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	829a      	strh	r2, [r3, #20]
}
 8001d60:	bf00      	nop
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b089      	sub	sp, #36	; 0x24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61bb      	str	r3, [r7, #24]
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61fb      	str	r3, [r7, #28]
 8001d80:	2302      	movs	r3, #2
 8001d82:	613b      	str	r3, [r7, #16]
 8001d84:	2300      	movs	r3, #0
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	2302      	movs	r3, #2
 8001d8a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001d8c:	4b47      	ldr	r3, [pc, #284]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f003 030c 	and.w	r3, r3, #12
 8001d94:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	2b04      	cmp	r3, #4
 8001d9a:	d007      	beq.n	8001dac <RCC_GetClocksFreq+0x40>
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d009      	beq.n	8001db4 <RCC_GetClocksFreq+0x48>
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d13d      	bne.n	8001e20 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a42      	ldr	r2, [pc, #264]	; (8001eb0 <RCC_GetClocksFreq+0x144>)
 8001da8:	601a      	str	r2, [r3, #0]
      break;
 8001daa:	e03d      	b.n	8001e28 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a41      	ldr	r2, [pc, #260]	; (8001eb4 <RCC_GetClocksFreq+0x148>)
 8001db0:	601a      	str	r2, [r3, #0]
      break;
 8001db2:	e039      	b.n	8001e28 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001db4:	4b3d      	ldr	r3, [pc, #244]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	0d9b      	lsrs	r3, r3, #22
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dc0:	4b3a      	ldr	r3, [pc, #232]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001dc8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00c      	beq.n	8001dea <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001dd0:	4a38      	ldr	r2, [pc, #224]	; (8001eb4 <RCC_GetClocksFreq+0x148>)
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd8:	4a34      	ldr	r2, [pc, #208]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001dda:	6852      	ldr	r2, [r2, #4]
 8001ddc:	0992      	lsrs	r2, r2, #6
 8001dde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	61fb      	str	r3, [r7, #28]
 8001de8:	e00b      	b.n	8001e02 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001dea:	4a31      	ldr	r2, [pc, #196]	; (8001eb0 <RCC_GetClocksFreq+0x144>)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df2:	4a2e      	ldr	r2, [pc, #184]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001df4:	6852      	ldr	r2, [r2, #4]
 8001df6:	0992      	lsrs	r2, r2, #6
 8001df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001dfc:	fb02 f303 	mul.w	r3, r2, r3
 8001e00:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001e02:	4b2a      	ldr	r3, [pc, #168]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	0c1b      	lsrs	r3, r3, #16
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001e12:	69fa      	ldr	r2, [r7, #28]
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	601a      	str	r2, [r3, #0]
      break;
 8001e1e:	e003      	b.n	8001e28 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4a23      	ldr	r2, [pc, #140]	; (8001eb0 <RCC_GetClocksFreq+0x144>)
 8001e24:	601a      	str	r2, [r3, #0]
      break;
 8001e26:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001e28:	4b20      	ldr	r3, [pc, #128]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e30:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	091b      	lsrs	r3, r3, #4
 8001e36:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001e38:	4a1f      	ldr	r2, [pc, #124]	; (8001eb8 <RCC_GetClocksFreq+0x14c>)
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	40da      	lsrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001e50:	4b16      	ldr	r3, [pc, #88]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001e58:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	0a9b      	lsrs	r3, r3, #10
 8001e5e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001e60:	4a15      	ldr	r2, [pc, #84]	; (8001eb8 <RCC_GetClocksFreq+0x14c>)
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	4413      	add	r3, r2
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	40da      	lsrs	r2, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <RCC_GetClocksFreq+0x140>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001e80:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	0b5b      	lsrs	r3, r3, #13
 8001e86:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001e88:	4a0b      	ldr	r2, [pc, #44]	; (8001eb8 <RCC_GetClocksFreq+0x14c>)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685a      	ldr	r2, [r3, #4]
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	40da      	lsrs	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	60da      	str	r2, [r3, #12]
}
 8001ea0:	bf00      	nop
 8001ea2:	3724      	adds	r7, #36	; 0x24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	00f42400 	.word	0x00f42400
 8001eb4:	017d7840 	.word	0x017d7840
 8001eb8:	20000000 	.word	0x20000000

08001ebc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ec8:	78fb      	ldrb	r3, [r7, #3]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d006      	beq.n	8001edc <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001ece:	490a      	ldr	r1, [pc, #40]	; (8001ef8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001eda:	e006      	b.n	8001eea <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001edc:	4906      	ldr	r1, [pc, #24]	; (8001ef8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001ede:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001ee0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40023800 	.word	0x40023800

08001efc <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d006      	beq.n	8001f1c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001f0e:	490a      	ldr	r1, [pc, #40]	; (8001f38 <RCC_APB1PeriphClockCmd+0x3c>)
 8001f10:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <RCC_APB1PeriphClockCmd+0x3c>)
 8001f12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001f1a:	e006      	b.n	8001f2a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001f1c:	4906      	ldr	r1, [pc, #24]	; (8001f38 <RCC_APB1PeriphClockCmd+0x3c>)
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <RCC_APB1PeriphClockCmd+0x3c>)
 8001f20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	43db      	mvns	r3, r3
 8001f26:	4013      	ands	r3, r2
 8001f28:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40023800 	.word	0x40023800

08001f3c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001f48:	78fb      	ldrb	r3, [r7, #3]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d006      	beq.n	8001f5c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001f4e:	490a      	ldr	r1, [pc, #40]	; (8001f78 <RCC_APB2PeriphClockCmd+0x3c>)
 8001f50:	4b09      	ldr	r3, [pc, #36]	; (8001f78 <RCC_APB2PeriphClockCmd+0x3c>)
 8001f52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001f5a:	e006      	b.n	8001f6a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001f5c:	4906      	ldr	r1, [pc, #24]	; (8001f78 <RCC_APB2PeriphClockCmd+0x3c>)
 8001f5e:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <RCC_APB2PeriphClockCmd+0x3c>)
 8001f60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	43db      	mvns	r3, r3
 8001f66:	4013      	ands	r3, r2
 8001f68:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40023800 	.word	0x40023800

08001f7c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	460b      	mov	r3, r1
 8001f86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001f88:	78fb      	ldrb	r3, [r7, #3]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d006      	beq.n	8001f9c <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001f8e:	490a      	ldr	r1, [pc, #40]	; (8001fb8 <RCC_APB1PeriphResetCmd+0x3c>)
 8001f90:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <RCC_APB1PeriphResetCmd+0x3c>)
 8001f92:	6a1a      	ldr	r2, [r3, #32]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8001f9a:	e006      	b.n	8001faa <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001f9c:	4906      	ldr	r1, [pc, #24]	; (8001fb8 <RCC_APB1PeriphResetCmd+0x3c>)
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <RCC_APB1PeriphResetCmd+0x3c>)
 8001fa0:	6a1a      	ldr	r2, [r3, #32]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	620b      	str	r3, [r1, #32]
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800

08001fbc <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a29      	ldr	r2, [pc, #164]	; (8002078 <TIM_TimeBaseInit+0xbc>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d013      	beq.n	8002000 <TIM_TimeBaseInit+0x44>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a28      	ldr	r2, [pc, #160]	; (800207c <TIM_TimeBaseInit+0xc0>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d00f      	beq.n	8002000 <TIM_TimeBaseInit+0x44>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe6:	d00b      	beq.n	8002000 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a25      	ldr	r2, [pc, #148]	; (8002080 <TIM_TimeBaseInit+0xc4>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d007      	beq.n	8002000 <TIM_TimeBaseInit+0x44>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a24      	ldr	r2, [pc, #144]	; (8002084 <TIM_TimeBaseInit+0xc8>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d003      	beq.n	8002000 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a23      	ldr	r2, [pc, #140]	; (8002088 <TIM_TimeBaseInit+0xcc>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d108      	bne.n	8002012 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002000:	89fb      	ldrh	r3, [r7, #14]
 8002002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002006:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	885a      	ldrh	r2, [r3, #2]
 800200c:	89fb      	ldrh	r3, [r7, #14]
 800200e:	4313      	orrs	r3, r2
 8002010:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a1d      	ldr	r2, [pc, #116]	; (800208c <TIM_TimeBaseInit+0xd0>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d00c      	beq.n	8002034 <TIM_TimeBaseInit+0x78>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a1c      	ldr	r2, [pc, #112]	; (8002090 <TIM_TimeBaseInit+0xd4>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d008      	beq.n	8002034 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002022:	89fb      	ldrh	r3, [r7, #14]
 8002024:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002028:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	891a      	ldrh	r2, [r3, #8]
 800202e:	89fb      	ldrh	r3, [r7, #14]
 8002030:	4313      	orrs	r3, r2
 8002032:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	89fa      	ldrh	r2, [r7, #14]
 8002038:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	881a      	ldrh	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a0a      	ldr	r2, [pc, #40]	; (8002078 <TIM_TimeBaseInit+0xbc>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d003      	beq.n	800205a <TIM_TimeBaseInit+0x9e>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a09      	ldr	r2, [pc, #36]	; (800207c <TIM_TimeBaseInit+0xc0>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d104      	bne.n	8002064 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	7a9b      	ldrb	r3, [r3, #10]
 800205e:	b29a      	uxth	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	829a      	strh	r2, [r3, #20]
}
 800206a:	bf00      	nop
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	40010000 	.word	0x40010000
 800207c:	40010400 	.word	0x40010400
 8002080:	40000400 	.word	0x40000400
 8002084:	40000800 	.word	0x40000800
 8002088:	40000c00 	.word	0x40000c00
 800208c:	40001000 	.word	0x40001000
 8002090:	40001400 	.word	0x40001400

08002094 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	460b      	mov	r3, r1
 800209e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80020a0:	78fb      	ldrb	r3, [r7, #3]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d008      	beq.n	80020b8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80020b6:	e007      	b.n	80020c8 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	881b      	ldrh	r3, [r3, #0]
 80020bc:	b29b      	uxth	r3, r3
 80020be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	801a      	strh	r2, [r3, #0]
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	460b      	mov	r3, r1
 80020de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80020e0:	78fb      	ldrb	r3, [r7, #3]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d008      	beq.n	80020f8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80020f6:	e007      	b.n	8002108 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	f023 0301 	bic.w	r3, r3, #1
 8002102:	b29a      	uxth	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	801a      	strh	r2, [r3, #0]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	817b      	strh	r3, [r7, #10]
 8002122:	2300      	movs	r3, #0
 8002124:	81fb      	strh	r3, [r7, #14]
 8002126:	2300      	movs	r3, #0
 8002128:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	8c1b      	ldrh	r3, [r3, #32]
 800212e:	b29b      	uxth	r3, r3
 8002130:	f023 0301 	bic.w	r3, r3, #1
 8002134:	b29a      	uxth	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	8c1b      	ldrh	r3, [r3, #32]
 800213e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	889b      	ldrh	r3, [r3, #4]
 8002144:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	8b1b      	ldrh	r3, [r3, #24]
 800214a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 800214c:	897b      	ldrh	r3, [r7, #10]
 800214e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002152:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8002154:	897b      	ldrh	r3, [r7, #10]
 8002156:	f023 0303 	bic.w	r3, r3, #3
 800215a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	881a      	ldrh	r2, [r3, #0]
 8002160:	897b      	ldrh	r3, [r7, #10]
 8002162:	4313      	orrs	r3, r2
 8002164:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002166:	89fb      	ldrh	r3, [r7, #14]
 8002168:	f023 0302 	bic.w	r3, r3, #2
 800216c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	899a      	ldrh	r2, [r3, #12]
 8002172:	89fb      	ldrh	r3, [r7, #14]
 8002174:	4313      	orrs	r3, r2
 8002176:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	885a      	ldrh	r2, [r3, #2]
 800217c:	89fb      	ldrh	r3, [r7, #14]
 800217e:	4313      	orrs	r3, r2
 8002180:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a1e      	ldr	r2, [pc, #120]	; (8002200 <TIM_OC1Init+0xec>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d003      	beq.n	8002192 <TIM_OC1Init+0x7e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a1d      	ldr	r2, [pc, #116]	; (8002204 <TIM_OC1Init+0xf0>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d123      	bne.n	80021da <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002192:	89fb      	ldrh	r3, [r7, #14]
 8002194:	f023 0308 	bic.w	r3, r3, #8
 8002198:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	89da      	ldrh	r2, [r3, #14]
 800219e:	89fb      	ldrh	r3, [r7, #14]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80021a4:	89fb      	ldrh	r3, [r7, #14]
 80021a6:	f023 0304 	bic.w	r3, r3, #4
 80021aa:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	889a      	ldrh	r2, [r3, #4]
 80021b0:	89fb      	ldrh	r3, [r7, #14]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80021b6:	89bb      	ldrh	r3, [r7, #12]
 80021b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021bc:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80021be:	89bb      	ldrh	r3, [r7, #12]
 80021c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80021c4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	8a1a      	ldrh	r2, [r3, #16]
 80021ca:	89bb      	ldrh	r3, [r7, #12]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	8a5a      	ldrh	r2, [r3, #18]
 80021d4:	89bb      	ldrh	r3, [r7, #12]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	89ba      	ldrh	r2, [r7, #12]
 80021de:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	897a      	ldrh	r2, [r7, #10]
 80021e4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	89fa      	ldrh	r2, [r7, #14]
 80021f2:	841a      	strh	r2, [r3, #32]
}
 80021f4:	bf00      	nop
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	40010000 	.word	0x40010000
 8002204:	40010400 	.word	0x40010400

08002208 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	817b      	strh	r3, [r7, #10]
 8002216:	2300      	movs	r3, #0
 8002218:	81fb      	strh	r3, [r7, #14]
 800221a:	2300      	movs	r3, #0
 800221c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	8c1b      	ldrh	r3, [r3, #32]
 8002222:	b29b      	uxth	r3, r3
 8002224:	f023 0310 	bic.w	r3, r3, #16
 8002228:	b29a      	uxth	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	8c1b      	ldrh	r3, [r3, #32]
 8002232:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	889b      	ldrh	r3, [r3, #4]
 8002238:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	8b1b      	ldrh	r3, [r3, #24]
 800223e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8002240:	897b      	ldrh	r3, [r7, #10]
 8002242:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002246:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8002248:	897b      	ldrh	r3, [r7, #10]
 800224a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800224e:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	021b      	lsls	r3, r3, #8
 8002256:	b29a      	uxth	r2, r3
 8002258:	897b      	ldrh	r3, [r7, #10]
 800225a:	4313      	orrs	r3, r2
 800225c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800225e:	89fb      	ldrh	r3, [r7, #14]
 8002260:	f023 0320 	bic.w	r3, r3, #32
 8002264:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	899b      	ldrh	r3, [r3, #12]
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	b29a      	uxth	r2, r3
 800226e:	89fb      	ldrh	r3, [r7, #14]
 8002270:	4313      	orrs	r3, r2
 8002272:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	885b      	ldrh	r3, [r3, #2]
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	b29a      	uxth	r2, r3
 800227c:	89fb      	ldrh	r3, [r7, #14]
 800227e:	4313      	orrs	r3, r2
 8002280:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a22      	ldr	r2, [pc, #136]	; (8002310 <TIM_OC2Init+0x108>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d003      	beq.n	8002292 <TIM_OC2Init+0x8a>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a21      	ldr	r2, [pc, #132]	; (8002314 <TIM_OC2Init+0x10c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d12b      	bne.n	80022ea <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8002292:	89fb      	ldrh	r3, [r7, #14]
 8002294:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002298:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	89db      	ldrh	r3, [r3, #14]
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	89fb      	ldrh	r3, [r7, #14]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80022a8:	89fb      	ldrh	r3, [r7, #14]
 80022aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022ae:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	889b      	ldrh	r3, [r3, #4]
 80022b4:	011b      	lsls	r3, r3, #4
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	89fb      	ldrh	r3, [r7, #14]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80022be:	89bb      	ldrh	r3, [r7, #12]
 80022c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022c4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80022c6:	89bb      	ldrh	r3, [r7, #12]
 80022c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022cc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	8a1b      	ldrh	r3, [r3, #16]
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	b29a      	uxth	r2, r3
 80022d6:	89bb      	ldrh	r3, [r7, #12]
 80022d8:	4313      	orrs	r3, r2
 80022da:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	8a5b      	ldrh	r3, [r3, #18]
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	89bb      	ldrh	r3, [r7, #12]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	89ba      	ldrh	r2, [r7, #12]
 80022ee:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	897a      	ldrh	r2, [r7, #10]
 80022f4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	89fa      	ldrh	r2, [r7, #14]
 8002302:	841a      	strh	r2, [r3, #32]
}
 8002304:	bf00      	nop
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	40010000 	.word	0x40010000
 8002314:	40010400 	.word	0x40010400

08002318 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002322:	2300      	movs	r3, #0
 8002324:	817b      	strh	r3, [r7, #10]
 8002326:	2300      	movs	r3, #0
 8002328:	81fb      	strh	r3, [r7, #14]
 800232a:	2300      	movs	r3, #0
 800232c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	8c1b      	ldrh	r3, [r3, #32]
 8002332:	b29b      	uxth	r3, r3
 8002334:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002338:	b29a      	uxth	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	8c1b      	ldrh	r3, [r3, #32]
 8002342:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	889b      	ldrh	r3, [r3, #4]
 8002348:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	8b9b      	ldrh	r3, [r3, #28]
 800234e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8002350:	897b      	ldrh	r3, [r7, #10]
 8002352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002356:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8002358:	897b      	ldrh	r3, [r7, #10]
 800235a:	f023 0303 	bic.w	r3, r3, #3
 800235e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	881a      	ldrh	r2, [r3, #0]
 8002364:	897b      	ldrh	r3, [r7, #10]
 8002366:	4313      	orrs	r3, r2
 8002368:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800236a:	89fb      	ldrh	r3, [r7, #14]
 800236c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002370:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	899b      	ldrh	r3, [r3, #12]
 8002376:	021b      	lsls	r3, r3, #8
 8002378:	b29a      	uxth	r2, r3
 800237a:	89fb      	ldrh	r3, [r7, #14]
 800237c:	4313      	orrs	r3, r2
 800237e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	885b      	ldrh	r3, [r3, #2]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	b29a      	uxth	r2, r3
 8002388:	89fb      	ldrh	r3, [r7, #14]
 800238a:	4313      	orrs	r3, r2
 800238c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a22      	ldr	r2, [pc, #136]	; (800241c <TIM_OC3Init+0x104>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d003      	beq.n	800239e <TIM_OC3Init+0x86>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a21      	ldr	r2, [pc, #132]	; (8002420 <TIM_OC3Init+0x108>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d12b      	bne.n	80023f6 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800239e:	89fb      	ldrh	r3, [r7, #14]
 80023a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023a4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	89db      	ldrh	r3, [r3, #14]
 80023aa:	021b      	lsls	r3, r3, #8
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	89fb      	ldrh	r3, [r7, #14]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80023b4:	89fb      	ldrh	r3, [r7, #14]
 80023b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023ba:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	889b      	ldrh	r3, [r3, #4]
 80023c0:	021b      	lsls	r3, r3, #8
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	89fb      	ldrh	r3, [r7, #14]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80023ca:	89bb      	ldrh	r3, [r7, #12]
 80023cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80023d0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80023d2:	89bb      	ldrh	r3, [r7, #12]
 80023d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023d8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	8a1b      	ldrh	r3, [r3, #16]
 80023de:	011b      	lsls	r3, r3, #4
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	89bb      	ldrh	r3, [r7, #12]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	8a5b      	ldrh	r3, [r3, #18]
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	89bb      	ldrh	r3, [r7, #12]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	89ba      	ldrh	r2, [r7, #12]
 80023fa:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	897a      	ldrh	r2, [r7, #10]
 8002400:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	89fa      	ldrh	r2, [r7, #14]
 800240e:	841a      	strh	r2, [r3, #32]
}
 8002410:	bf00      	nop
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	40010000 	.word	0x40010000
 8002420:	40010400 	.word	0x40010400

08002424 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800242e:	2300      	movs	r3, #0
 8002430:	81bb      	strh	r3, [r7, #12]
 8002432:	2300      	movs	r3, #0
 8002434:	817b      	strh	r3, [r7, #10]
 8002436:	2300      	movs	r3, #0
 8002438:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	8c1b      	ldrh	r3, [r3, #32]
 800243e:	b29b      	uxth	r3, r3
 8002440:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002444:	b29a      	uxth	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	8c1b      	ldrh	r3, [r3, #32]
 800244e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	889b      	ldrh	r3, [r3, #4]
 8002454:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	8b9b      	ldrh	r3, [r3, #28]
 800245a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800245c:	89bb      	ldrh	r3, [r7, #12]
 800245e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002462:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8002464:	89bb      	ldrh	r3, [r7, #12]
 8002466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800246a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	881b      	ldrh	r3, [r3, #0]
 8002470:	021b      	lsls	r3, r3, #8
 8002472:	b29a      	uxth	r2, r3
 8002474:	89bb      	ldrh	r3, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800247a:	897b      	ldrh	r3, [r7, #10]
 800247c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002480:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	899b      	ldrh	r3, [r3, #12]
 8002486:	031b      	lsls	r3, r3, #12
 8002488:	b29a      	uxth	r2, r3
 800248a:	897b      	ldrh	r3, [r7, #10]
 800248c:	4313      	orrs	r3, r2
 800248e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	885b      	ldrh	r3, [r3, #2]
 8002494:	031b      	lsls	r3, r3, #12
 8002496:	b29a      	uxth	r2, r3
 8002498:	897b      	ldrh	r3, [r7, #10]
 800249a:	4313      	orrs	r3, r2
 800249c:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a12      	ldr	r2, [pc, #72]	; (80024ec <TIM_OC4Init+0xc8>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d003      	beq.n	80024ae <TIM_OC4Init+0x8a>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a11      	ldr	r2, [pc, #68]	; (80024f0 <TIM_OC4Init+0xcc>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d10a      	bne.n	80024c4 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80024ae:	89fb      	ldrh	r3, [r7, #14]
 80024b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024b4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	8a1b      	ldrh	r3, [r3, #16]
 80024ba:	019b      	lsls	r3, r3, #6
 80024bc:	b29a      	uxth	r2, r3
 80024be:	89fb      	ldrh	r3, [r7, #14]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	89fa      	ldrh	r2, [r7, #14]
 80024c8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	89ba      	ldrh	r2, [r7, #12]
 80024ce:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	897a      	ldrh	r2, [r7, #10]
 80024dc:	841a      	strh	r2, [r3, #32]
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	40010000 	.word	0x40010000
 80024f0:	40010400 	.word	0x40010400

080024f4 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002500:	2300      	movs	r3, #0
 8002502:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	8b1b      	ldrh	r3, [r3, #24]
 8002508:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800250a:	89fb      	ldrh	r3, [r7, #14]
 800250c:	f023 0308 	bic.w	r3, r3, #8
 8002510:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8002512:	89fa      	ldrh	r2, [r7, #14]
 8002514:	887b      	ldrh	r3, [r7, #2]
 8002516:	4313      	orrs	r3, r2
 8002518:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	89fa      	ldrh	r2, [r7, #14]
 800251e:	831a      	strh	r2, [r3, #24]
}
 8002520:	bf00      	nop
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002538:	2300      	movs	r3, #0
 800253a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	8b1b      	ldrh	r3, [r3, #24]
 8002540:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8002542:	89fb      	ldrh	r3, [r7, #14]
 8002544:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002548:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800254a:	887b      	ldrh	r3, [r7, #2]
 800254c:	021b      	lsls	r3, r3, #8
 800254e:	b29a      	uxth	r2, r3
 8002550:	89fb      	ldrh	r3, [r7, #14]
 8002552:	4313      	orrs	r3, r2
 8002554:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	89fa      	ldrh	r2, [r7, #14]
 800255a:	831a      	strh	r2, [r3, #24]
}
 800255c:	bf00      	nop
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	460b      	mov	r3, r1
 8002572:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	8b9b      	ldrh	r3, [r3, #28]
 800257c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800257e:	89fb      	ldrh	r3, [r7, #14]
 8002580:	f023 0308 	bic.w	r3, r3, #8
 8002584:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8002586:	89fa      	ldrh	r2, [r7, #14]
 8002588:	887b      	ldrh	r3, [r7, #2]
 800258a:	4313      	orrs	r3, r2
 800258c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	89fa      	ldrh	r2, [r7, #14]
 8002592:	839a      	strh	r2, [r3, #28]
}
 8002594:	bf00      	nop
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80025ac:	2300      	movs	r3, #0
 80025ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	8b9b      	ldrh	r3, [r3, #28]
 80025b4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 80025b6:	89fb      	ldrh	r3, [r7, #14]
 80025b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80025bc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	021b      	lsls	r3, r3, #8
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	89fb      	ldrh	r3, [r7, #14]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	89fa      	ldrh	r2, [r7, #14]
 80025ce:	839a      	strh	r2, [r3, #28]
}
 80025d0:	bf00      	nop
 80025d2:	3714      	adds	r7, #20
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	460b      	mov	r3, r1
 80025e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80025e8:	78fb      	ldrb	r3, [r7, #3]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00c      	beq.n	8002608 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025fe:	b29a      	uxth	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8002606:	e009      	b.n	800261c <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800260e:	b29b      	uxth	r3, r3
 8002610:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002614:	b29a      	uxth	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	807b      	strh	r3, [r7, #2]
 8002634:	4613      	mov	r3, r2
 8002636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002638:	787b      	ldrb	r3, [r7, #1]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d008      	beq.n	8002650 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	899b      	ldrh	r3, [r3, #12]
 8002642:	b29a      	uxth	r2, r3
 8002644:	887b      	ldrh	r3, [r7, #2]
 8002646:	4313      	orrs	r3, r2
 8002648:	b29a      	uxth	r2, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 800264e:	e009      	b.n	8002664 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	899b      	ldrh	r3, [r3, #12]
 8002654:	b29a      	uxth	r2, r3
 8002656:	887b      	ldrh	r3, [r7, #2]
 8002658:	43db      	mvns	r3, r3
 800265a:	b29b      	uxth	r3, r3
 800265c:	4013      	ands	r3, r2
 800265e:	b29a      	uxth	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	819a      	strh	r2, [r3, #12]
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	460b      	mov	r3, r1
 800267a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 800267c:	2300      	movs	r3, #0
 800267e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8002680:	2300      	movs	r3, #0
 8002682:	81bb      	strh	r3, [r7, #12]
 8002684:	2300      	movs	r3, #0
 8002686:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	8a1b      	ldrh	r3, [r3, #16]
 800268c:	b29a      	uxth	r2, r3
 800268e:	887b      	ldrh	r3, [r7, #2]
 8002690:	4013      	ands	r3, r2
 8002692:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	899b      	ldrh	r3, [r3, #12]
 8002698:	b29a      	uxth	r2, r3
 800269a:	887b      	ldrh	r3, [r7, #2]
 800269c:	4013      	ands	r3, r2
 800269e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80026a0:	89bb      	ldrh	r3, [r7, #12]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d005      	beq.n	80026b2 <TIM_GetITStatus+0x42>
 80026a6:	897b      	ldrh	r3, [r7, #10]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d002      	beq.n	80026b2 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80026ac:	2301      	movs	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
 80026b0:	e001      	b.n	80026b6 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr

080026c4 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	460b      	mov	r3, r1
 80026ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80026d0:	887b      	ldrh	r3, [r7, #2]
 80026d2:	43db      	mvns	r3, r3
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	821a      	strh	r2, [r3, #16]
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b087      	sub	sp, #28
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	60f8      	str	r0, [r7, #12]
 80026ee:	4608      	mov	r0, r1
 80026f0:	4611      	mov	r1, r2
 80026f2:	461a      	mov	r2, r3
 80026f4:	4603      	mov	r3, r0
 80026f6:	817b      	strh	r3, [r7, #10]
 80026f8:	460b      	mov	r3, r1
 80026fa:	813b      	strh	r3, [r7, #8]
 80026fc:	4613      	mov	r3, r2
 80026fe:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8002700:	2300      	movs	r3, #0
 8002702:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8002704:	2300      	movs	r3, #0
 8002706:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	891b      	ldrh	r3, [r3, #8]
 8002710:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8b1b      	ldrh	r3, [r3, #24]
 8002716:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8c1b      	ldrh	r3, [r3, #32]
 800271c:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800271e:	8afb      	ldrh	r3, [r7, #22]
 8002720:	f023 0307 	bic.w	r3, r3, #7
 8002724:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8002726:	8afa      	ldrh	r2, [r7, #22]
 8002728:	897b      	ldrh	r3, [r7, #10]
 800272a:	4313      	orrs	r3, r2
 800272c:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800272e:	8abb      	ldrh	r3, [r7, #20]
 8002730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002734:	f023 0303 	bic.w	r3, r3, #3
 8002738:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800273a:	8abb      	ldrh	r3, [r7, #20]
 800273c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8002746:	8a7b      	ldrh	r3, [r7, #18]
 8002748:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800274c:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800274e:	88fb      	ldrh	r3, [r7, #6]
 8002750:	011b      	lsls	r3, r3, #4
 8002752:	b29a      	uxth	r2, r3
 8002754:	893b      	ldrh	r3, [r7, #8]
 8002756:	4313      	orrs	r3, r2
 8002758:	b29a      	uxth	r2, r3
 800275a:	8a7b      	ldrh	r3, [r7, #18]
 800275c:	4313      	orrs	r3, r2
 800275e:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8afa      	ldrh	r2, [r7, #22]
 8002764:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8aba      	ldrh	r2, [r7, #20]
 800276a:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8a7a      	ldrh	r2, [r7, #18]
 8002770:	841a      	strh	r2, [r3, #32]
}
 8002772:	bf00      	nop
 8002774:	371c      	adds	r7, #28
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08a      	sub	sp, #40	; 0x28
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800278a:	2300      	movs	r3, #0
 800278c:	627b      	str	r3, [r7, #36]	; 0x24
 800278e:	2300      	movs	r3, #0
 8002790:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8002792:	2300      	movs	r3, #0
 8002794:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8002796:	2300      	movs	r3, #0
 8002798:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	8a1b      	ldrh	r3, [r3, #16]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80027a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027a8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	88db      	ldrh	r3, [r3, #6]
 80027ae:	461a      	mov	r2, r3
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	4313      	orrs	r3, r2
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	899b      	ldrh	r3, [r3, #12]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80027cc:	f023 030c 	bic.w	r3, r3, #12
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	889a      	ldrh	r2, [r3, #4]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	891b      	ldrh	r3, [r3, #8]
 80027da:	4313      	orrs	r3, r2
 80027dc:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80027e2:	4313      	orrs	r3, r2
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	461a      	mov	r2, r3
 80027e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ea:	4313      	orrs	r3, r2
 80027ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	8a9b      	ldrh	r3, [r3, #20]
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80027fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002804:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	899b      	ldrh	r3, [r3, #12]
 800280a:	461a      	mov	r2, r3
 800280c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280e:	4313      	orrs	r3, r2
 8002810:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002814:	b29a      	uxth	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800281a:	f107 0308 	add.w	r3, r7, #8
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff faa4 	bl	8001d6c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a30      	ldr	r2, [pc, #192]	; (80028e8 <USART_Init+0x168>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d003      	beq.n	8002834 <USART_Init+0xb4>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a2f      	ldr	r2, [pc, #188]	; (80028ec <USART_Init+0x16c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d102      	bne.n	800283a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	623b      	str	r3, [r7, #32]
 8002838:	e001      	b.n	800283e <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	899b      	ldrh	r3, [r3, #12]
 8002842:	b29b      	uxth	r3, r3
 8002844:	b21b      	sxth	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	da0c      	bge.n	8002864 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800284a:	6a3a      	ldr	r2, [r7, #32]
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	009a      	lsls	r2, r3, #2
 8002854:	441a      	add	r2, r3
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002860:	61fb      	str	r3, [r7, #28]
 8002862:	e00b      	b.n	800287c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002864:	6a3a      	ldr	r2, [r7, #32]
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	009a      	lsls	r2, r3, #2
 800286e:	441a      	add	r2, r3
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	4a1c      	ldr	r2, [pc, #112]	; (80028f0 <USART_Init+0x170>)
 8002880:	fba2 2303 	umull	r2, r3, r2, r3
 8002884:	095b      	lsrs	r3, r3, #5
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	091b      	lsrs	r3, r3, #4
 800288e:	2264      	movs	r2, #100	; 0x64
 8002890:	fb02 f303 	mul.w	r3, r2, r3
 8002894:	69fa      	ldr	r2, [r7, #28]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	899b      	ldrh	r3, [r3, #12]
 800289e:	b29b      	uxth	r3, r3
 80028a0:	b21b      	sxth	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	da0c      	bge.n	80028c0 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	3332      	adds	r3, #50	; 0x32
 80028ac:	4a10      	ldr	r2, [pc, #64]	; (80028f0 <USART_Init+0x170>)
 80028ae:	fba2 2303 	umull	r2, r3, r2, r3
 80028b2:	095b      	lsrs	r3, r3, #5
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ba:	4313      	orrs	r3, r2
 80028bc:	627b      	str	r3, [r7, #36]	; 0x24
 80028be:	e00b      	b.n	80028d8 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	011b      	lsls	r3, r3, #4
 80028c4:	3332      	adds	r3, #50	; 0x32
 80028c6:	4a0a      	ldr	r2, [pc, #40]	; (80028f0 <USART_Init+0x170>)
 80028c8:	fba2 2303 	umull	r2, r3, r2, r3
 80028cc:	095b      	lsrs	r3, r3, #5
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028d4:	4313      	orrs	r3, r2
 80028d6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	b29a      	uxth	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	811a      	strh	r2, [r3, #8]
}
 80028e0:	bf00      	nop
 80028e2:	3728      	adds	r7, #40	; 0x28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40011000 	.word	0x40011000
 80028ec:	40011400 	.word	0x40011400
 80028f0:	51eb851f 	.word	0x51eb851f

080028f4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	460b      	mov	r3, r1
 80028fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002900:	78fb      	ldrb	r3, [r7, #3]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d008      	beq.n	8002918 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	899b      	ldrh	r3, [r3, #12]
 800290a:	b29b      	uxth	r3, r3
 800290c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002910:	b29a      	uxth	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8002916:	e007      	b.n	8002928 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	899b      	ldrh	r3, [r3, #12]
 800291c:	b29b      	uxth	r3, r3
 800291e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002922:	b29a      	uxth	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	819a      	strh	r2, [r3, #12]
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	460b      	mov	r3, r1
 800293e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002940:	887b      	ldrh	r3, [r7, #2]
 8002942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002946:	b29a      	uxth	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	809a      	strh	r2, [r3, #4]
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002958:	b480      	push	{r7}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	807b      	strh	r3, [r7, #2]
 8002964:	4613      	mov	r3, r2
 8002966:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002968:	2300      	movs	r3, #0
 800296a:	613b      	str	r3, [r7, #16]
 800296c:	2300      	movs	r3, #0
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	2300      	movs	r3, #0
 8002972:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800297c:	887b      	ldrh	r3, [r7, #2]
 800297e:	b2db      	uxtb	r3, r3
 8002980:	095b      	lsrs	r3, r3, #5
 8002982:	b2db      	uxtb	r3, r3
 8002984:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8002986:	887b      	ldrh	r3, [r7, #2]
 8002988:	f003 031f 	and.w	r3, r3, #31
 800298c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800298e:	2201      	movs	r2, #1
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d103      	bne.n	80029a6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	330c      	adds	r3, #12
 80029a2:	617b      	str	r3, [r7, #20]
 80029a4:	e009      	b.n	80029ba <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d103      	bne.n	80029b4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	3310      	adds	r3, #16
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	e002      	b.n	80029ba <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	3314      	adds	r3, #20
 80029b8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80029ba:	787b      	ldrb	r3, [r7, #1]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d006      	beq.n	80029ce <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	6811      	ldr	r1, [r2, #0]
 80029c6:	68ba      	ldr	r2, [r7, #8]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80029cc:	e006      	b.n	80029dc <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	6811      	ldr	r1, [r2, #0]
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	43d2      	mvns	r2, r2
 80029d8:	400a      	ands	r2, r1
 80029da:	601a      	str	r2, [r3, #0]
}
 80029dc:	bf00      	nop
 80029de:	371c      	adds	r7, #28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <BDCInit>:
 * Function Return		: None
 * Function Example		: BDCInit(&BDC1, &TIM1->CCR1, SHIFTREG, &(SR.cast[0]), Bit1, Bit0);
 * 						  BDCInit(&BDC2, &TIM1->CCR2, GPIO, GPIOA, GPIO_Pin_9, GPIOA, GPIO_Pin_10);
 */

void BDCInit(BDC_t* bdc, __IO uint32_t* pwmaddress, BCDDIRPINType Dirpintype, ...){
 80029e8:	b40c      	push	{r2, r3}
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af02      	add	r7, sp, #8
 80029f0:	6078      	str	r0, [r7, #4]
 80029f2:	6039      	str	r1, [r7, #0]

	bdc->speed = pwmaddress;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	683a      	ldr	r2, [r7, #0]
 80029f8:	61da      	str	r2, [r3, #28]
	bdc->Dirpintype =  Dirpintype;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	7e3a      	ldrb	r2, [r7, #24]
 80029fe:	701a      	strb	r2, [r3, #0]

	va_list pinconfig;
	va_start(pinconfig, Dirpintype);
 8002a00:	f107 031c 	add.w	r3, r7, #28
 8002a04:	60fb      	str	r3, [r7, #12]

	if( bdc->Dirpintype == GPIO){
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d132      	bne.n	8002a74 <BDCInit+0x8c>

		bdc->GPIOx_DIR1 = va_arg(pinconfig, GPIO_TypeDef*);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1d1a      	adds	r2, r3, #4
 8002a12:	60fa      	str	r2, [r7, #12]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	605a      	str	r2, [r3, #4]
		bdc->GPIO_Pin_DIR1	= va_arg(pinconfig, int);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1d1a      	adds	r2, r3, #4
 8002a1e:	60fa      	str	r2, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	811a      	strh	r2, [r3, #8]
		bdc->GPIOx_DIR2 = va_arg(pinconfig, GPIO_TypeDef*);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	1d1a      	adds	r2, r3, #4
 8002a2c:	60fa      	str	r2, [r7, #12]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	60da      	str	r2, [r3, #12]
		bdc->GPIO_Pin_DIR2	= va_arg(pinconfig, int);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	1d1a      	adds	r2, r3, #4
 8002a38:	60fa      	str	r2, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	821a      	strh	r2, [r3, #16]

		GPIOPinsInit(bdc->GPIOx_DIR1, bdc->GPIO_Pin_DIR1, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6858      	ldr	r0, [r3, #4]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8919      	ldrh	r1, [r3, #8]
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	9301      	str	r3, [sp, #4]
 8002a4e:	2302      	movs	r3, #2
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	2300      	movs	r3, #0
 8002a54:	2201      	movs	r2, #1
 8002a56:	f000 f82d 	bl	8002ab4 <GPIOPinsInit>
		GPIOPinsInit(bdc->GPIOx_DIR2, bdc->GPIO_Pin_DIR2, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68d8      	ldr	r0, [r3, #12]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	8a19      	ldrh	r1, [r3, #16]
 8002a62:	2301      	movs	r3, #1
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	2302      	movs	r3, #2
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f000 f821 	bl	8002ab4 <GPIOPinsInit>
		bdc->dir2 = va_arg(pinconfig, int);
	}

	va_end(pinconfig);

}
 8002a72:	e017      	b.n	8002aa4 <BDCInit+0xbc>
	}else if(bdc->Dirpintype == SHIFTREG){
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d113      	bne.n	8002aa4 <BDCInit+0xbc>
		bdc->shiftreg = va_arg(pinconfig, byte_t *);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	1d1a      	adds	r2, r3, #4
 8002a80:	60fa      	str	r2, [r7, #12]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	615a      	str	r2, [r3, #20]
		bdc->dir1 = va_arg(pinconfig, int);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	1d1a      	adds	r2, r3, #4
 8002a8c:	60fa      	str	r2, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	761a      	strb	r2, [r3, #24]
		bdc->dir2 = va_arg(pinconfig, int);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1d1a      	adds	r2, r3, #4
 8002a9a:	60fa      	str	r2, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	765a      	strb	r2, [r3, #25]
}
 8002aa4:	bf00      	nop
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002aae:	b002      	add	sp, #8
 8002ab0:	4770      	bx	lr
	...

08002ab4 <GPIOPinsInit>:
 * Function Return		: None
 * Function Example		: GPIOPinsInit(GPIOA, GPIO_Pin_2, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 */

void GPIOPinsInit (GPIO_TypeDef * GPIOx, uint16_t GPIO_Pin, GPIOMode_TypeDef GPIO_Mode, GPIOOType_TypeDef GPIO_OType, GPIOSpeed_TypeDef GPIO_Speed,  GPIOPuPd_TypeDef GPIO_PuPd)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	4608      	mov	r0, r1
 8002abe:	4611      	mov	r1, r2
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	807b      	strh	r3, [r7, #2]
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	707b      	strb	r3, [r7, #1]
 8002aca:	4613      	mov	r3, r2
 8002acc:	703b      	strb	r3, [r7, #0]
	switch((uint32_t)GPIOx){
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a36      	ldr	r2, [pc, #216]	; (8002bac <GPIOPinsInit+0xf8>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d038      	beq.n	8002b48 <GPIOPinsInit+0x94>
 8002ad6:	4a35      	ldr	r2, [pc, #212]	; (8002bac <GPIOPinsInit+0xf8>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d810      	bhi.n	8002afe <GPIOPinsInit+0x4a>
 8002adc:	4a34      	ldr	r2, [pc, #208]	; (8002bb0 <GPIOPinsInit+0xfc>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d023      	beq.n	8002b2a <GPIOPinsInit+0x76>
 8002ae2:	4a33      	ldr	r2, [pc, #204]	; (8002bb0 <GPIOPinsInit+0xfc>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d803      	bhi.n	8002af0 <GPIOPinsInit+0x3c>
 8002ae8:	4a32      	ldr	r2, [pc, #200]	; (8002bb4 <GPIOPinsInit+0x100>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d018      	beq.n	8002b20 <GPIOPinsInit+0x6c>
	    					break;

		case GPIOI_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
	    					break;

		default: break;
 8002aee:	e045      	b.n	8002b7c <GPIOPinsInit+0xc8>
	switch((uint32_t)GPIOx){
 8002af0:	4a31      	ldr	r2, [pc, #196]	; (8002bb8 <GPIOPinsInit+0x104>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d01e      	beq.n	8002b34 <GPIOPinsInit+0x80>
 8002af6:	4a31      	ldr	r2, [pc, #196]	; (8002bbc <GPIOPinsInit+0x108>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d020      	beq.n	8002b3e <GPIOPinsInit+0x8a>
		default: break;
 8002afc:	e03e      	b.n	8002b7c <GPIOPinsInit+0xc8>
	switch((uint32_t)GPIOx){
 8002afe:	4a30      	ldr	r2, [pc, #192]	; (8002bc0 <GPIOPinsInit+0x10c>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d02b      	beq.n	8002b5c <GPIOPinsInit+0xa8>
 8002b04:	4a2e      	ldr	r2, [pc, #184]	; (8002bc0 <GPIOPinsInit+0x10c>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d803      	bhi.n	8002b12 <GPIOPinsInit+0x5e>
 8002b0a:	4a2e      	ldr	r2, [pc, #184]	; (8002bc4 <GPIOPinsInit+0x110>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d020      	beq.n	8002b52 <GPIOPinsInit+0x9e>
		default: break;
 8002b10:	e034      	b.n	8002b7c <GPIOPinsInit+0xc8>
	switch((uint32_t)GPIOx){
 8002b12:	4a2d      	ldr	r2, [pc, #180]	; (8002bc8 <GPIOPinsInit+0x114>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d026      	beq.n	8002b66 <GPIOPinsInit+0xb2>
 8002b18:	4a2c      	ldr	r2, [pc, #176]	; (8002bcc <GPIOPinsInit+0x118>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d028      	beq.n	8002b70 <GPIOPinsInit+0xbc>
		default: break;
 8002b1e:	e02d      	b.n	8002b7c <GPIOPinsInit+0xc8>
	    case GPIOA_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002b20:	2101      	movs	r1, #1
 8002b22:	2001      	movs	r0, #1
 8002b24:	f7ff f9ca 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b28:	e028      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOB_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	2002      	movs	r0, #2
 8002b2e:	f7ff f9c5 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b32:	e023      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOC_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002b34:	2101      	movs	r1, #1
 8002b36:	2004      	movs	r0, #4
 8002b38:	f7ff f9c0 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b3c:	e01e      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOD_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002b3e:	2101      	movs	r1, #1
 8002b40:	2008      	movs	r0, #8
 8002b42:	f7ff f9bb 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b46:	e019      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOE_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002b48:	2101      	movs	r1, #1
 8002b4a:	2010      	movs	r0, #16
 8002b4c:	f7ff f9b6 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b50:	e014      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOF_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8002b52:	2101      	movs	r1, #1
 8002b54:	2020      	movs	r0, #32
 8002b56:	f7ff f9b1 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b5a:	e00f      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOG_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	2040      	movs	r0, #64	; 0x40
 8002b60:	f7ff f9ac 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b64:	e00a      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOH_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8002b66:	2101      	movs	r1, #1
 8002b68:	2080      	movs	r0, #128	; 0x80
 8002b6a:	f7ff f9a7 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b6e:	e005      	b.n	8002b7c <GPIOPinsInit+0xc8>
		case GPIOI_BASE:	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8002b70:	2101      	movs	r1, #1
 8002b72:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b76:	f7ff f9a1 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	    					break;
 8002b7a:	bf00      	nop
	  }

		BIOS_GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin;
 8002b7c:	887b      	ldrh	r3, [r7, #2]
 8002b7e:	4a14      	ldr	r2, [pc, #80]	; (8002bd0 <GPIOPinsInit+0x11c>)
 8002b80:	6013      	str	r3, [r2, #0]
		BIOS_GPIO_InitStructure.GPIO_Mode	= GPIO_Mode;
 8002b82:	4a13      	ldr	r2, [pc, #76]	; (8002bd0 <GPIOPinsInit+0x11c>)
 8002b84:	787b      	ldrb	r3, [r7, #1]
 8002b86:	7113      	strb	r3, [r2, #4]
		BIOS_GPIO_InitStructure.GPIO_OType	= GPIO_OType;
 8002b88:	4a11      	ldr	r2, [pc, #68]	; (8002bd0 <GPIOPinsInit+0x11c>)
 8002b8a:	783b      	ldrb	r3, [r7, #0]
 8002b8c:	7193      	strb	r3, [r2, #6]
		BIOS_GPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd;
 8002b8e:	4a10      	ldr	r2, [pc, #64]	; (8002bd0 <GPIOPinsInit+0x11c>)
 8002b90:	7d3b      	ldrb	r3, [r7, #20]
 8002b92:	71d3      	strb	r3, [r2, #7]
		BIOS_GPIO_InitStructure.GPIO_Speed  = GPIO_Speed;
 8002b94:	4a0e      	ldr	r2, [pc, #56]	; (8002bd0 <GPIOPinsInit+0x11c>)
 8002b96:	7c3b      	ldrb	r3, [r7, #16]
 8002b98:	7153      	strb	r3, [r2, #5]
		GPIO_Init(GPIOx,&BIOS_GPIO_InitStructure);
 8002b9a:	490d      	ldr	r1, [pc, #52]	; (8002bd0 <GPIOPinsInit+0x11c>)
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f7fe fd35 	bl	800160c <GPIO_Init>
}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	40020400 	.word	0x40020400
 8002bb4:	40020000 	.word	0x40020000
 8002bb8:	40020800 	.word	0x40020800
 8002bbc:	40020c00 	.word	0x40020c00
 8002bc0:	40021800 	.word	0x40021800
 8002bc4:	40021400 	.word	0x40021400
 8002bc8:	40021c00 	.word	0x40021c00
 8002bcc:	40022000 	.word	0x40022000
 8002bd0:	20000064 	.word	0x20000064

08002bd4 <MUXInit>:
 * Function Example		: MUXInit(&mux1, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1, GPIOD, GPIO_Pin_2, GPIOD, GPIO_Pin_3);
 */
void MUXInit(MUX_t* mux,GPIO_TypeDef *GPIOx_Input,uint16_t GPIO_Pin_Input,GPIO_TypeDef *GPIOx_S0,
		uint16_t GPIO_Pin_S0,GPIO_TypeDef *GPIOx_S1,uint16_t GPIO_Pin_S1,GPIO_TypeDef *GPIOx_S2,
		uint16_t GPIO_Pin_S2)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af02      	add	r7, sp, #8
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	4613      	mov	r3, r2
 8002be2:	80fb      	strh	r3, [r7, #6]
	mux->GPIOx_Input = GPIOx_Input;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	601a      	str	r2, [r3, #0]
	mux->GPIO_Pin_Input = GPIO_Pin_Input;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	88fa      	ldrh	r2, [r7, #6]
 8002bee:	809a      	strh	r2, [r3, #4]
	mux->GPIOx_S0 = GPIOx_S0;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	609a      	str	r2, [r3, #8]
	mux->GPIO_Pin_S0 = GPIO_Pin_S0;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	8b3a      	ldrh	r2, [r7, #24]
 8002bfa:	819a      	strh	r2, [r3, #12]
	mux->GPIOx_S1 = GPIOx_S1;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	69fa      	ldr	r2, [r7, #28]
 8002c00:	611a      	str	r2, [r3, #16]
	mux->GPIO_Pin_S1 = GPIO_Pin_S1;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8c3a      	ldrh	r2, [r7, #32]
 8002c06:	829a      	strh	r2, [r3, #20]
	mux->GPIOx_S2 = GPIOx_S2;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c0c:	619a      	str	r2, [r3, #24]
	mux->GPIO_Pin_S2 = GPIO_Pin_S2;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002c12:	839a      	strh	r2, [r3, #28]

	GPIOPinsInit(mux->GPIOx_Input,mux->GPIO_Pin_Input, GPIO_Mode_IN,GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6818      	ldr	r0, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8899      	ldrh	r1, [r3, #4]
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	9301      	str	r3, [sp, #4]
 8002c20:	2302      	movs	r3, #2
 8002c22:	9300      	str	r3, [sp, #0]
 8002c24:	2300      	movs	r3, #0
 8002c26:	2200      	movs	r2, #0
 8002c28:	f7ff ff44 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit(mux->GPIOx_S0,mux->GPIO_Pin_S0, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6898      	ldr	r0, [r3, #8]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	8999      	ldrh	r1, [r3, #12]
 8002c34:	2301      	movs	r3, #1
 8002c36:	9301      	str	r3, [sp, #4]
 8002c38:	2302      	movs	r3, #2
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f7ff ff38 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit(mux->GPIOx_S1,mux->GPIO_Pin_S1, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6918      	ldr	r0, [r3, #16]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8a99      	ldrh	r1, [r3, #20]
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	9301      	str	r3, [sp, #4]
 8002c50:	2302      	movs	r3, #2
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	2300      	movs	r3, #0
 8002c56:	2201      	movs	r2, #1
 8002c58:	f7ff ff2c 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit(mux->GPIOx_S2,mux->GPIO_Pin_S2, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6998      	ldr	r0, [r3, #24]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8b99      	ldrh	r1, [r3, #28]
 8002c64:	2301      	movs	r3, #1
 8002c66:	9301      	str	r3, [sp, #4]
 8002c68:	2302      	movs	r3, #2
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f7ff ff20 	bl	8002ab4 <GPIOPinsInit>

}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <MUXSelect>:
 * 						  select	selected input channel of multiplexer
 * Function Return		: Read data bit from multiplexer
 * Function Example		: mux->bit0 = MUXSelect(&mux, 0);
 */
uint8_t MUXSelect(MUX_t* mux, uint8_t select)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	70fb      	strb	r3, [r7, #3]
	mux->select = select;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	78fa      	ldrb	r2, [r7, #3]
 8002c8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	(mux->s0 == 1) ? GPIO_WriteBit(mux->GPIOx_S0, mux->GPIO_Pin_S0, Bit_SET) : GPIO_WriteBit(mux->GPIOx_S0, mux->GPIO_Pin_S0, Bit_RESET);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d008      	beq.n	8002cb2 <MUXSelect+0x36>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6898      	ldr	r0, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	899b      	ldrh	r3, [r3, #12]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	4619      	mov	r1, r3
 8002cac:	f7fe fd65 	bl	800177a <GPIO_WriteBit>
 8002cb0:	e007      	b.n	8002cc2 <MUXSelect+0x46>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6898      	ldr	r0, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	899b      	ldrh	r3, [r3, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	f7fe fd5c 	bl	800177a <GPIO_WriteBit>
	(mux->s1 == 1) ? GPIO_WriteBit(mux->GPIOx_S1, mux->GPIO_Pin_S1, Bit_SET) : GPIO_WriteBit(mux->GPIOx_S1, mux->GPIO_Pin_S1, Bit_RESET);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d008      	beq.n	8002ce4 <MUXSelect+0x68>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6918      	ldr	r0, [r3, #16]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	8a9b      	ldrh	r3, [r3, #20]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	4619      	mov	r1, r3
 8002cde:	f7fe fd4c 	bl	800177a <GPIO_WriteBit>
 8002ce2:	e007      	b.n	8002cf4 <MUXSelect+0x78>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6918      	ldr	r0, [r3, #16]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	8a9b      	ldrh	r3, [r3, #20]
 8002cec:	2200      	movs	r2, #0
 8002cee:	4619      	mov	r1, r3
 8002cf0:	f7fe fd43 	bl	800177a <GPIO_WriteBit>
	(mux->s2 == 1) ? GPIO_WriteBit(mux->GPIOx_S2, mux->GPIO_Pin_S2, Bit_SET) : GPIO_WriteBit(mux->GPIOx_S2, mux->GPIO_Pin_S2, Bit_RESET);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d008      	beq.n	8002d16 <MUXSelect+0x9a>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6998      	ldr	r0, [r3, #24]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	8b9b      	ldrh	r3, [r3, #28]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	4619      	mov	r1, r3
 8002d10:	f7fe fd33 	bl	800177a <GPIO_WriteBit>
 8002d14:	e007      	b.n	8002d26 <MUXSelect+0xaa>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6998      	ldr	r0, [r3, #24]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	8b9b      	ldrh	r3, [r3, #28]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	4619      	mov	r1, r3
 8002d22:	f7fe fd2a 	bl	800177a <GPIO_WriteBit>

	return GPIO_ReadInputDataBit(mux->GPIOx_Input, mux->GPIO_Pin_Input);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	889b      	ldrh	r3, [r3, #4]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4610      	mov	r0, r2
 8002d32:	f7fe fcf9 	bl	8001728 <GPIO_ReadInputDataBit>
 8002d36:	4603      	mov	r3, r0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <MUXUpdate>:
 * Function Remarks		: None
 * Function Arguments	: mux	pointer to structure
 * Function Return		: None
 * Function Example		: MUXUpdate(&mux1);
 */
void MUXUpdate(MUX_t* mux){
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]

	for(int i = 0; i < 8 ; i++){
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	e0aa      	b.n	8002ea4 <MUXUpdate+0x164>

		switch(i){
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2b07      	cmp	r3, #7
 8002d52:	f200 80a3 	bhi.w	8002e9c <MUXUpdate+0x15c>
 8002d56:	a201      	add	r2, pc, #4	; (adr r2, 8002d5c <MUXUpdate+0x1c>)
 8002d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d5c:	08002d7d 	.word	0x08002d7d
 8002d60:	08002da1 	.word	0x08002da1
 8002d64:	08002dc5 	.word	0x08002dc5
 8002d68:	08002de9 	.word	0x08002de9
 8002d6c:	08002e0d 	.word	0x08002e0d
 8002d70:	08002e31 	.word	0x08002e31
 8002d74:	08002e55 	.word	0x08002e55
 8002d78:	08002e79 	.word	0x08002e79

			case 0 : mux->mux_data.bit0 = MUXSelect(mux, i);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	4619      	mov	r1, r3
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff ff7a 	bl	8002c7c <MUXSelect>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	b2d9      	uxtb	r1, r3
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002d96:	f361 0300 	bfi	r3, r1, #0, #1
 8002d9a:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002d9e:	e07e      	b.n	8002e9e <MUXUpdate+0x15e>

			case 1 : mux->mux_data.bit1 = MUXSelect(mux, i);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	4619      	mov	r1, r3
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff ff68 	bl	8002c7c <MUXSelect>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	b2d9      	uxtb	r1, r3
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002dba:	f361 0341 	bfi	r3, r1, #1, #1
 8002dbe:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002dc2:	e06c      	b.n	8002e9e <MUXUpdate+0x15e>

			case 2 : mux->mux_data.bit2 = MUXSelect(mux, i);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	4619      	mov	r1, r3
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7ff ff56 	bl	8002c7c <MUXSelect>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	b2d9      	uxtb	r1, r3
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002dde:	f361 0382 	bfi	r3, r1, #2, #1
 8002de2:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002de6:	e05a      	b.n	8002e9e <MUXUpdate+0x15e>

			case 3 : mux->mux_data.bit3 = MUXSelect(mux, i);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	4619      	mov	r1, r3
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ff44 	bl	8002c7c <MUXSelect>
 8002df4:	4603      	mov	r3, r0
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	b2d9      	uxtb	r1, r3
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002e02:	f361 03c3 	bfi	r3, r1, #3, #1
 8002e06:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002e0a:	e048      	b.n	8002e9e <MUXUpdate+0x15e>

			case 4 : mux->mux_data.bit4 = MUXSelect(mux, i);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	4619      	mov	r1, r3
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7ff ff32 	bl	8002c7c <MUXSelect>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	b2d9      	uxtb	r1, r3
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002e26:	f361 1304 	bfi	r3, r1, #4, #1
 8002e2a:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002e2e:	e036      	b.n	8002e9e <MUXUpdate+0x15e>

			case 5 : mux->mux_data.bit5 = MUXSelect(mux, i);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	4619      	mov	r1, r3
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff ff20 	bl	8002c7c <MUXSelect>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	b2d9      	uxtb	r1, r3
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002e4a:	f361 1345 	bfi	r3, r1, #5, #1
 8002e4e:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002e52:	e024      	b.n	8002e9e <MUXUpdate+0x15e>

			case 6 : mux->mux_data.bit6 = MUXSelect(mux, i);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	4619      	mov	r1, r3
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff ff0e 	bl	8002c7c <MUXSelect>
 8002e60:	4603      	mov	r3, r0
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	b2d9      	uxtb	r1, r3
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002e6e:	f361 1386 	bfi	r3, r1, #6, #1
 8002e72:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002e76:	e012      	b.n	8002e9e <MUXUpdate+0x15e>

			case 7 : mux->mux_data.bit7 = MUXSelect(mux, i);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7ff fefc 	bl	8002c7c <MUXSelect>
 8002e84:	4603      	mov	r3, r0
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	b2d9      	uxtb	r1, r3
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	f892 3020 	ldrb.w	r3, [r2, #32]
 8002e92:	f361 13c7 	bfi	r3, r1, #7, #1
 8002e96:	f882 3020 	strb.w	r3, [r2, #32]
				break;
 8002e9a:	e000      	b.n	8002e9e <MUXUpdate+0x15e>

			default:
				break;
 8002e9c:	bf00      	nop
	for(int i = 0; i < 8 ; i++){
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2b07      	cmp	r3, #7
 8002ea8:	f77f af51 	ble.w	8002d4e <MUXUpdate+0xe>
		}

	}

}
 8002eac:	bf00      	nop
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <PWMTimeBaseInit>:
 * 						  Prescaler 	Prescaler value to divide TIM clock (1 to 65535)
 * Function Return		: None
 * Function Example		: PWMTimeBaseInit(TIM1, 20000, 84);
 */

void PWMTimeBaseInit(TIM_TypeDef* Timer, uint32_t Period, uint32_t Prescaler){
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b088      	sub	sp, #32
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]

	TIM_TimeBaseInitTypeDef     	PWM_TIM_TimeBaseStructure;

	switch((uint32_t)Timer){
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4a46      	ldr	r2, [pc, #280]	; (8002fdc <PWMTimeBaseInit+0x128>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d062      	beq.n	8002f8e <PWMTimeBaseInit+0xda>
 8002ec8:	4a44      	ldr	r2, [pc, #272]	; (8002fdc <PWMTimeBaseInit+0x128>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d813      	bhi.n	8002ef6 <PWMTimeBaseInit+0x42>
 8002ece:	4a44      	ldr	r2, [pc, #272]	; (8002fe0 <PWMTimeBaseInit+0x12c>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d036      	beq.n	8002f42 <PWMTimeBaseInit+0x8e>
 8002ed4:	4a42      	ldr	r2, [pc, #264]	; (8002fe0 <PWMTimeBaseInit+0x12c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d806      	bhi.n	8002ee8 <PWMTimeBaseInit+0x34>
 8002eda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ede:	d026      	beq.n	8002f2e <PWMTimeBaseInit+0x7a>
 8002ee0:	4a40      	ldr	r2, [pc, #256]	; (8002fe4 <PWMTimeBaseInit+0x130>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d028      	beq.n	8002f38 <PWMTimeBaseInit+0x84>
							break;

			case TIM14_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
							break;

			default: break;
 8002ee6:	e05d      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
	switch((uint32_t)Timer){
 8002ee8:	4a3f      	ldr	r2, [pc, #252]	; (8002fe8 <PWMTimeBaseInit+0x134>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d02e      	beq.n	8002f4c <PWMTimeBaseInit+0x98>
 8002eee:	4a3f      	ldr	r2, [pc, #252]	; (8002fec <PWMTimeBaseInit+0x138>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d047      	beq.n	8002f84 <PWMTimeBaseInit+0xd0>
			default: break;
 8002ef4:	e056      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
	switch((uint32_t)Timer){
 8002ef6:	4a3e      	ldr	r2, [pc, #248]	; (8002ff0 <PWMTimeBaseInit+0x13c>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d02c      	beq.n	8002f56 <PWMTimeBaseInit+0xa2>
 8002efc:	4a3c      	ldr	r2, [pc, #240]	; (8002ff0 <PWMTimeBaseInit+0x13c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d806      	bhi.n	8002f10 <PWMTimeBaseInit+0x5c>
 8002f02:	4a3c      	ldr	r2, [pc, #240]	; (8002ff4 <PWMTimeBaseInit+0x140>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d047      	beq.n	8002f98 <PWMTimeBaseInit+0xe4>
 8002f08:	4a3b      	ldr	r2, [pc, #236]	; (8002ff8 <PWMTimeBaseInit+0x144>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d00a      	beq.n	8002f24 <PWMTimeBaseInit+0x70>
			default: break;
 8002f0e:	e049      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
	switch((uint32_t)Timer){
 8002f10:	4a3a      	ldr	r2, [pc, #232]	; (8002ffc <PWMTimeBaseInit+0x148>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d02a      	beq.n	8002f6c <PWMTimeBaseInit+0xb8>
 8002f16:	4a3a      	ldr	r2, [pc, #232]	; (8003000 <PWMTimeBaseInit+0x14c>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d02d      	beq.n	8002f78 <PWMTimeBaseInit+0xc4>
 8002f1c:	4a39      	ldr	r2, [pc, #228]	; (8003004 <PWMTimeBaseInit+0x150>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d01e      	beq.n	8002f60 <PWMTimeBaseInit+0xac>
			default: break;
 8002f22:	e03f      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM1_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002f24:	2101      	movs	r1, #1
 8002f26:	2001      	movs	r0, #1
 8002f28:	f7ff f808 	bl	8001f3c <RCC_APB2PeriphClockCmd>
							break;
 8002f2c:	e03a      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM2_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002f2e:	2101      	movs	r1, #1
 8002f30:	2001      	movs	r0, #1
 8002f32:	f7fe ffe3 	bl	8001efc <RCC_APB1PeriphClockCmd>
							break;
 8002f36:	e035      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM3_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002f38:	2101      	movs	r1, #1
 8002f3a:	2002      	movs	r0, #2
 8002f3c:	f7fe ffde 	bl	8001efc <RCC_APB1PeriphClockCmd>
							break;
 8002f40:	e030      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM4_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002f42:	2101      	movs	r1, #1
 8002f44:	2004      	movs	r0, #4
 8002f46:	f7fe ffd9 	bl	8001efc <RCC_APB1PeriphClockCmd>
							break;
 8002f4a:	e02b      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM5_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	2008      	movs	r0, #8
 8002f50:	f7fe ffd4 	bl	8001efc <RCC_APB1PeriphClockCmd>
							break;
 8002f54:	e026      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM8_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 8002f56:	2101      	movs	r1, #1
 8002f58:	2002      	movs	r0, #2
 8002f5a:	f7fe ffef 	bl	8001f3c <RCC_APB2PeriphClockCmd>
							break;
 8002f5e:	e021      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM9_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM9, ENABLE);
 8002f60:	2101      	movs	r1, #1
 8002f62:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002f66:	f7fe ffe9 	bl	8001f3c <RCC_APB2PeriphClockCmd>
							break;
 8002f6a:	e01b      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM10_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM10, ENABLE);
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002f72:	f7fe ffe3 	bl	8001f3c <RCC_APB2PeriphClockCmd>
							break;
 8002f76:	e015      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM11_BASE: RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM11, ENABLE);
 8002f78:	2101      	movs	r1, #1
 8002f7a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002f7e:	f7fe ffdd 	bl	8001f3c <RCC_APB2PeriphClockCmd>
							break;
 8002f82:	e00f      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM12_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 8002f84:	2101      	movs	r1, #1
 8002f86:	2040      	movs	r0, #64	; 0x40
 8002f88:	f7fe ffb8 	bl	8001efc <RCC_APB1PeriphClockCmd>
							break;
 8002f8c:	e00a      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM13_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM13, ENABLE);
 8002f8e:	2101      	movs	r1, #1
 8002f90:	2080      	movs	r0, #128	; 0x80
 8002f92:	f7fe ffb3 	bl	8001efc <RCC_APB1PeriphClockCmd>
							break;
 8002f96:	e005      	b.n	8002fa4 <PWMTimeBaseInit+0xf0>
			case TIM14_BASE: RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
 8002f98:	2101      	movs	r1, #1
 8002f9a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f9e:	f7fe ffad 	bl	8001efc <RCC_APB1PeriphClockCmd>
							break;
 8002fa2:	bf00      	nop

		}

	PWM_TIM_TimeBaseStructure.TIM_Period = Period-1;
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	61bb      	str	r3, [r7, #24]
	PWM_TIM_TimeBaseStructure.TIM_Prescaler = Prescaler-1;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	82bb      	strh	r3, [r7, #20]
	PWM_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	82fb      	strh	r3, [r7, #22]
	PWM_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	83bb      	strh	r3, [r7, #28]
	PWM_TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	77bb      	strb	r3, [r7, #30]
	TIM_TimeBaseInit(Timer, &PWM_TIM_TimeBaseStructure);
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f7fe fff8 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_Cmd(Timer, ENABLE);
 8002fcc:	2101      	movs	r1, #1
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f7ff f880 	bl	80020d4 <TIM_Cmd>

}
 8002fd4:	bf00      	nop
 8002fd6:	3720      	adds	r7, #32
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40001c00 	.word	0x40001c00
 8002fe0:	40000800 	.word	0x40000800
 8002fe4:	40000400 	.word	0x40000400
 8002fe8:	40000c00 	.word	0x40000c00
 8002fec:	40001800 	.word	0x40001800
 8002ff0:	40010400 	.word	0x40010400
 8002ff4:	40002000 	.word	0x40002000
 8002ff8:	40010000 	.word	0x40010000
 8002ffc:	40014400 	.word	0x40014400
 8003000:	40014800 	.word	0x40014800
 8003004:	40014000 	.word	0x40014000

08003008 <PWMChannelConfig>:
 * 						  GPIO_Pin_x	GPIO_Pin_x of PWM pin(x = 0,1,2,...or 15)
 * Function Return		: None
 * Function Example		: PWMChannelConfig(TIM1, PWM_CHANNEL_1, GPIOE, GPIO_Pin_9);
 */

void PWMChannelConfig(TIM_TypeDef* Timer, PWMChannel Channel , GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_x){
 8003008:	b580      	push	{r7, lr}
 800300a:	b08c      	sub	sp, #48	; 0x30
 800300c:	af02      	add	r7, sp, #8
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	607a      	str	r2, [r7, #4]
 8003012:	461a      	mov	r2, r3
 8003014:	460b      	mov	r3, r1
 8003016:	72fb      	strb	r3, [r7, #11]
 8003018:	4613      	mov	r3, r2
 800301a:	813b      	strh	r3, [r7, #8]

	TIM_OCInitTypeDef		PWM_TIM_OCInitStructure;

	GPIOPinsInit(GPIOx, GPIO_Pin_x, GPIO_Mode_AF, GPIO_OType_PP, GPIO_Speed_100MHz, GPIO_PuPd_UP);
 800301c:	8939      	ldrh	r1, [r7, #8]
 800301e:	2301      	movs	r3, #1
 8003020:	9301      	str	r3, [sp, #4]
 8003022:	2303      	movs	r3, #3
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	2300      	movs	r3, #0
 8003028:	2202      	movs	r2, #2
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff fd42 	bl	8002ab4 <GPIOPinsInit>

	if(Timer == TIM1){
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4ab0      	ldr	r2, [pc, #704]	; (80032f4 <PWMChannelConfig+0x2ec>)
 8003034:	4293      	cmp	r3, r2
 8003036:	f040 80a0 	bne.w	800317a <PWMChannelConfig+0x172>
		AFConfig(TIM1, GPIOx, GPIO_Pin_x);
 800303a:	893b      	ldrh	r3, [r7, #8]
 800303c:	2b80      	cmp	r3, #128	; 0x80
 800303e:	d05e      	beq.n	80030fe <PWMChannelConfig+0xf6>
 8003040:	2b80      	cmp	r3, #128	; 0x80
 8003042:	d811      	bhi.n	8003068 <PWMChannelConfig+0x60>
 8003044:	2b08      	cmp	r3, #8
 8003046:	d042      	beq.n	80030ce <PWMChannelConfig+0xc6>
 8003048:	2b08      	cmp	r3, #8
 800304a:	d806      	bhi.n	800305a <PWMChannelConfig+0x52>
 800304c:	2b02      	cmp	r3, #2
 800304e:	d032      	beq.n	80030b6 <PWMChannelConfig+0xae>
 8003050:	2b04      	cmp	r3, #4
 8003052:	d036      	beq.n	80030c2 <PWMChannelConfig+0xba>
 8003054:	2b01      	cmp	r3, #1
 8003056:	d028      	beq.n	80030aa <PWMChannelConfig+0xa2>
 8003058:	e086      	b.n	8003168 <PWMChannelConfig+0x160>
 800305a:	2b20      	cmp	r3, #32
 800305c:	d043      	beq.n	80030e6 <PWMChannelConfig+0xde>
 800305e:	2b40      	cmp	r3, #64	; 0x40
 8003060:	d047      	beq.n	80030f2 <PWMChannelConfig+0xea>
 8003062:	2b10      	cmp	r3, #16
 8003064:	d039      	beq.n	80030da <PWMChannelConfig+0xd2>
 8003066:	e07f      	b.n	8003168 <PWMChannelConfig+0x160>
 8003068:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800306c:	d05f      	beq.n	800312e <PWMChannelConfig+0x126>
 800306e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003072:	d809      	bhi.n	8003088 <PWMChannelConfig+0x80>
 8003074:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003078:	d04d      	beq.n	8003116 <PWMChannelConfig+0x10e>
 800307a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800307e:	d050      	beq.n	8003122 <PWMChannelConfig+0x11a>
 8003080:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003084:	d041      	beq.n	800310a <PWMChannelConfig+0x102>
 8003086:	e06f      	b.n	8003168 <PWMChannelConfig+0x160>
 8003088:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800308c:	d05b      	beq.n	8003146 <PWMChannelConfig+0x13e>
 800308e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003092:	d803      	bhi.n	800309c <PWMChannelConfig+0x94>
 8003094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003098:	d04f      	beq.n	800313a <PWMChannelConfig+0x132>
 800309a:	e065      	b.n	8003168 <PWMChannelConfig+0x160>
 800309c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030a0:	d057      	beq.n	8003152 <PWMChannelConfig+0x14a>
 80030a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030a6:	d05a      	beq.n	800315e <PWMChannelConfig+0x156>
 80030a8:	e05e      	b.n	8003168 <PWMChannelConfig+0x160>
 80030aa:	2201      	movs	r2, #1
 80030ac:	2100      	movs	r1, #0
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f7fe fb7b 	bl	80017aa <GPIO_PinAFConfig>
 80030b4:	e058      	b.n	8003168 <PWMChannelConfig+0x160>
 80030b6:	2201      	movs	r2, #1
 80030b8:	2101      	movs	r1, #1
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f7fe fb75 	bl	80017aa <GPIO_PinAFConfig>
 80030c0:	e052      	b.n	8003168 <PWMChannelConfig+0x160>
 80030c2:	2201      	movs	r2, #1
 80030c4:	2102      	movs	r1, #2
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7fe fb6f 	bl	80017aa <GPIO_PinAFConfig>
 80030cc:	e04c      	b.n	8003168 <PWMChannelConfig+0x160>
 80030ce:	2201      	movs	r2, #1
 80030d0:	2103      	movs	r1, #3
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7fe fb69 	bl	80017aa <GPIO_PinAFConfig>
 80030d8:	e046      	b.n	8003168 <PWMChannelConfig+0x160>
 80030da:	2201      	movs	r2, #1
 80030dc:	2104      	movs	r1, #4
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f7fe fb63 	bl	80017aa <GPIO_PinAFConfig>
 80030e4:	e040      	b.n	8003168 <PWMChannelConfig+0x160>
 80030e6:	2201      	movs	r2, #1
 80030e8:	2105      	movs	r1, #5
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7fe fb5d 	bl	80017aa <GPIO_PinAFConfig>
 80030f0:	e03a      	b.n	8003168 <PWMChannelConfig+0x160>
 80030f2:	2201      	movs	r2, #1
 80030f4:	2106      	movs	r1, #6
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7fe fb57 	bl	80017aa <GPIO_PinAFConfig>
 80030fc:	e034      	b.n	8003168 <PWMChannelConfig+0x160>
 80030fe:	2201      	movs	r2, #1
 8003100:	2107      	movs	r1, #7
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7fe fb51 	bl	80017aa <GPIO_PinAFConfig>
 8003108:	e02e      	b.n	8003168 <PWMChannelConfig+0x160>
 800310a:	2201      	movs	r2, #1
 800310c:	2108      	movs	r1, #8
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7fe fb4b 	bl	80017aa <GPIO_PinAFConfig>
 8003114:	e028      	b.n	8003168 <PWMChannelConfig+0x160>
 8003116:	2201      	movs	r2, #1
 8003118:	2109      	movs	r1, #9
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7fe fb45 	bl	80017aa <GPIO_PinAFConfig>
 8003120:	e022      	b.n	8003168 <PWMChannelConfig+0x160>
 8003122:	2201      	movs	r2, #1
 8003124:	210a      	movs	r1, #10
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7fe fb3f 	bl	80017aa <GPIO_PinAFConfig>
 800312c:	e01c      	b.n	8003168 <PWMChannelConfig+0x160>
 800312e:	2201      	movs	r2, #1
 8003130:	210b      	movs	r1, #11
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7fe fb39 	bl	80017aa <GPIO_PinAFConfig>
 8003138:	e016      	b.n	8003168 <PWMChannelConfig+0x160>
 800313a:	2201      	movs	r2, #1
 800313c:	210c      	movs	r1, #12
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7fe fb33 	bl	80017aa <GPIO_PinAFConfig>
 8003144:	e010      	b.n	8003168 <PWMChannelConfig+0x160>
 8003146:	2201      	movs	r2, #1
 8003148:	210d      	movs	r1, #13
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7fe fb2d 	bl	80017aa <GPIO_PinAFConfig>
 8003150:	e00a      	b.n	8003168 <PWMChannelConfig+0x160>
 8003152:	2201      	movs	r2, #1
 8003154:	210e      	movs	r1, #14
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7fe fb27 	bl	80017aa <GPIO_PinAFConfig>
 800315c:	e004      	b.n	8003168 <PWMChannelConfig+0x160>
 800315e:	2201      	movs	r2, #1
 8003160:	210f      	movs	r1, #15
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fe fb21 	bl	80017aa <GPIO_PinAFConfig>
 8003168:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 800316a:	2370      	movs	r3, #112	; 0x70
 800316c:	82bb      	strh	r3, [r7, #20]
		TIM_CtrlPWMOutputs(TIM1, ENABLE);
 800316e:	2101      	movs	r1, #1
 8003170:	4860      	ldr	r0, [pc, #384]	; (80032f4 <PWMChannelConfig+0x2ec>)
 8003172:	f7ff fa33 	bl	80025dc <TIM_CtrlPWMOutputs>
 8003176:	f000 bf00 	b.w	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM2){
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003180:	f040 809c 	bne.w	80032bc <PWMChannelConfig+0x2b4>
		AFConfig(TIM2, GPIOx, GPIO_Pin_x);
 8003184:	893b      	ldrh	r3, [r7, #8]
 8003186:	2b80      	cmp	r3, #128	; 0x80
 8003188:	d05e      	beq.n	8003248 <PWMChannelConfig+0x240>
 800318a:	2b80      	cmp	r3, #128	; 0x80
 800318c:	d811      	bhi.n	80031b2 <PWMChannelConfig+0x1aa>
 800318e:	2b08      	cmp	r3, #8
 8003190:	d042      	beq.n	8003218 <PWMChannelConfig+0x210>
 8003192:	2b08      	cmp	r3, #8
 8003194:	d806      	bhi.n	80031a4 <PWMChannelConfig+0x19c>
 8003196:	2b02      	cmp	r3, #2
 8003198:	d032      	beq.n	8003200 <PWMChannelConfig+0x1f8>
 800319a:	2b04      	cmp	r3, #4
 800319c:	d036      	beq.n	800320c <PWMChannelConfig+0x204>
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d028      	beq.n	80031f4 <PWMChannelConfig+0x1ec>
 80031a2:	e086      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 80031a4:	2b20      	cmp	r3, #32
 80031a6:	d043      	beq.n	8003230 <PWMChannelConfig+0x228>
 80031a8:	2b40      	cmp	r3, #64	; 0x40
 80031aa:	d047      	beq.n	800323c <PWMChannelConfig+0x234>
 80031ac:	2b10      	cmp	r3, #16
 80031ae:	d039      	beq.n	8003224 <PWMChannelConfig+0x21c>
 80031b0:	e07f      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 80031b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031b6:	d05f      	beq.n	8003278 <PWMChannelConfig+0x270>
 80031b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031bc:	d809      	bhi.n	80031d2 <PWMChannelConfig+0x1ca>
 80031be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031c2:	d04d      	beq.n	8003260 <PWMChannelConfig+0x258>
 80031c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031c8:	d050      	beq.n	800326c <PWMChannelConfig+0x264>
 80031ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031ce:	d041      	beq.n	8003254 <PWMChannelConfig+0x24c>
 80031d0:	e06f      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 80031d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031d6:	d05b      	beq.n	8003290 <PWMChannelConfig+0x288>
 80031d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031dc:	d803      	bhi.n	80031e6 <PWMChannelConfig+0x1de>
 80031de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e2:	d04f      	beq.n	8003284 <PWMChannelConfig+0x27c>
 80031e4:	e065      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 80031e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031ea:	d057      	beq.n	800329c <PWMChannelConfig+0x294>
 80031ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031f0:	d05a      	beq.n	80032a8 <PWMChannelConfig+0x2a0>
 80031f2:	e05e      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 80031f4:	2201      	movs	r2, #1
 80031f6:	2100      	movs	r1, #0
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f7fe fad6 	bl	80017aa <GPIO_PinAFConfig>
 80031fe:	e058      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003200:	2201      	movs	r2, #1
 8003202:	2101      	movs	r1, #1
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7fe fad0 	bl	80017aa <GPIO_PinAFConfig>
 800320a:	e052      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 800320c:	2201      	movs	r2, #1
 800320e:	2102      	movs	r1, #2
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f7fe faca 	bl	80017aa <GPIO_PinAFConfig>
 8003216:	e04c      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003218:	2201      	movs	r2, #1
 800321a:	2103      	movs	r1, #3
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f7fe fac4 	bl	80017aa <GPIO_PinAFConfig>
 8003222:	e046      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003224:	2201      	movs	r2, #1
 8003226:	2104      	movs	r1, #4
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f7fe fabe 	bl	80017aa <GPIO_PinAFConfig>
 800322e:	e040      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003230:	2201      	movs	r2, #1
 8003232:	2105      	movs	r1, #5
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f7fe fab8 	bl	80017aa <GPIO_PinAFConfig>
 800323a:	e03a      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 800323c:	2201      	movs	r2, #1
 800323e:	2106      	movs	r1, #6
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f7fe fab2 	bl	80017aa <GPIO_PinAFConfig>
 8003246:	e034      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003248:	2201      	movs	r2, #1
 800324a:	2107      	movs	r1, #7
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f7fe faac 	bl	80017aa <GPIO_PinAFConfig>
 8003252:	e02e      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003254:	2201      	movs	r2, #1
 8003256:	2108      	movs	r1, #8
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f7fe faa6 	bl	80017aa <GPIO_PinAFConfig>
 800325e:	e028      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003260:	2201      	movs	r2, #1
 8003262:	2109      	movs	r1, #9
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7fe faa0 	bl	80017aa <GPIO_PinAFConfig>
 800326a:	e022      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 800326c:	2201      	movs	r2, #1
 800326e:	210a      	movs	r1, #10
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f7fe fa9a 	bl	80017aa <GPIO_PinAFConfig>
 8003276:	e01c      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003278:	2201      	movs	r2, #1
 800327a:	210b      	movs	r1, #11
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7fe fa94 	bl	80017aa <GPIO_PinAFConfig>
 8003282:	e016      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003284:	2201      	movs	r2, #1
 8003286:	210c      	movs	r1, #12
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7fe fa8e 	bl	80017aa <GPIO_PinAFConfig>
 800328e:	e010      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 8003290:	2201      	movs	r2, #1
 8003292:	210d      	movs	r1, #13
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7fe fa88 	bl	80017aa <GPIO_PinAFConfig>
 800329a:	e00a      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 800329c:	2201      	movs	r2, #1
 800329e:	210e      	movs	r1, #14
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7fe fa82 	bl	80017aa <GPIO_PinAFConfig>
 80032a6:	e004      	b.n	80032b2 <PWMChannelConfig+0x2aa>
 80032a8:	2201      	movs	r2, #1
 80032aa:	210f      	movs	r1, #15
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f7fe fa7c 	bl	80017aa <GPIO_PinAFConfig>
 80032b2:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 80032b4:	2370      	movs	r3, #112	; 0x70
 80032b6:	82bb      	strh	r3, [r7, #20]
 80032b8:	f000 be5f 	b.w	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM3){
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4a0e      	ldr	r2, [pc, #56]	; (80032f8 <PWMChannelConfig+0x2f0>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	f040 80a0 	bne.w	8003406 <PWMChannelConfig+0x3fe>
		AFConfig(TIM3, GPIOx, GPIO_Pin_x);
 80032c6:	893b      	ldrh	r3, [r7, #8]
 80032c8:	2b80      	cmp	r3, #128	; 0x80
 80032ca:	d062      	beq.n	8003392 <PWMChannelConfig+0x38a>
 80032cc:	2b80      	cmp	r3, #128	; 0x80
 80032ce:	d815      	bhi.n	80032fc <PWMChannelConfig+0x2f4>
 80032d0:	2b08      	cmp	r3, #8
 80032d2:	d046      	beq.n	8003362 <PWMChannelConfig+0x35a>
 80032d4:	2b08      	cmp	r3, #8
 80032d6:	d806      	bhi.n	80032e6 <PWMChannelConfig+0x2de>
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d036      	beq.n	800334a <PWMChannelConfig+0x342>
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d03a      	beq.n	8003356 <PWMChannelConfig+0x34e>
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d02c      	beq.n	800333e <PWMChannelConfig+0x336>
 80032e4:	e08a      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80032e6:	2b20      	cmp	r3, #32
 80032e8:	d047      	beq.n	800337a <PWMChannelConfig+0x372>
 80032ea:	2b40      	cmp	r3, #64	; 0x40
 80032ec:	d04b      	beq.n	8003386 <PWMChannelConfig+0x37e>
 80032ee:	2b10      	cmp	r3, #16
 80032f0:	d03d      	beq.n	800336e <PWMChannelConfig+0x366>
 80032f2:	e083      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80032f4:	40010000 	.word	0x40010000
 80032f8:	40000400 	.word	0x40000400
 80032fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003300:	d05f      	beq.n	80033c2 <PWMChannelConfig+0x3ba>
 8003302:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003306:	d809      	bhi.n	800331c <PWMChannelConfig+0x314>
 8003308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800330c:	d04d      	beq.n	80033aa <PWMChannelConfig+0x3a2>
 800330e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003312:	d050      	beq.n	80033b6 <PWMChannelConfig+0x3ae>
 8003314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003318:	d041      	beq.n	800339e <PWMChannelConfig+0x396>
 800331a:	e06f      	b.n	80033fc <PWMChannelConfig+0x3f4>
 800331c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003320:	d05b      	beq.n	80033da <PWMChannelConfig+0x3d2>
 8003322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003326:	d803      	bhi.n	8003330 <PWMChannelConfig+0x328>
 8003328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800332c:	d04f      	beq.n	80033ce <PWMChannelConfig+0x3c6>
 800332e:	e065      	b.n	80033fc <PWMChannelConfig+0x3f4>
 8003330:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003334:	d057      	beq.n	80033e6 <PWMChannelConfig+0x3de>
 8003336:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800333a:	d05a      	beq.n	80033f2 <PWMChannelConfig+0x3ea>
 800333c:	e05e      	b.n	80033fc <PWMChannelConfig+0x3f4>
 800333e:	2202      	movs	r2, #2
 8003340:	2100      	movs	r1, #0
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7fe fa31 	bl	80017aa <GPIO_PinAFConfig>
 8003348:	e058      	b.n	80033fc <PWMChannelConfig+0x3f4>
 800334a:	2202      	movs	r2, #2
 800334c:	2101      	movs	r1, #1
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f7fe fa2b 	bl	80017aa <GPIO_PinAFConfig>
 8003354:	e052      	b.n	80033fc <PWMChannelConfig+0x3f4>
 8003356:	2202      	movs	r2, #2
 8003358:	2102      	movs	r1, #2
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7fe fa25 	bl	80017aa <GPIO_PinAFConfig>
 8003360:	e04c      	b.n	80033fc <PWMChannelConfig+0x3f4>
 8003362:	2202      	movs	r2, #2
 8003364:	2103      	movs	r1, #3
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fe fa1f 	bl	80017aa <GPIO_PinAFConfig>
 800336c:	e046      	b.n	80033fc <PWMChannelConfig+0x3f4>
 800336e:	2202      	movs	r2, #2
 8003370:	2104      	movs	r1, #4
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7fe fa19 	bl	80017aa <GPIO_PinAFConfig>
 8003378:	e040      	b.n	80033fc <PWMChannelConfig+0x3f4>
 800337a:	2202      	movs	r2, #2
 800337c:	2105      	movs	r1, #5
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f7fe fa13 	bl	80017aa <GPIO_PinAFConfig>
 8003384:	e03a      	b.n	80033fc <PWMChannelConfig+0x3f4>
 8003386:	2202      	movs	r2, #2
 8003388:	2106      	movs	r1, #6
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7fe fa0d 	bl	80017aa <GPIO_PinAFConfig>
 8003390:	e034      	b.n	80033fc <PWMChannelConfig+0x3f4>
 8003392:	2202      	movs	r2, #2
 8003394:	2107      	movs	r1, #7
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fe fa07 	bl	80017aa <GPIO_PinAFConfig>
 800339c:	e02e      	b.n	80033fc <PWMChannelConfig+0x3f4>
 800339e:	2202      	movs	r2, #2
 80033a0:	2108      	movs	r1, #8
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7fe fa01 	bl	80017aa <GPIO_PinAFConfig>
 80033a8:	e028      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80033aa:	2202      	movs	r2, #2
 80033ac:	2109      	movs	r1, #9
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7fe f9fb 	bl	80017aa <GPIO_PinAFConfig>
 80033b4:	e022      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80033b6:	2202      	movs	r2, #2
 80033b8:	210a      	movs	r1, #10
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7fe f9f5 	bl	80017aa <GPIO_PinAFConfig>
 80033c0:	e01c      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80033c2:	2202      	movs	r2, #2
 80033c4:	210b      	movs	r1, #11
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7fe f9ef 	bl	80017aa <GPIO_PinAFConfig>
 80033cc:	e016      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80033ce:	2202      	movs	r2, #2
 80033d0:	210c      	movs	r1, #12
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fe f9e9 	bl	80017aa <GPIO_PinAFConfig>
 80033d8:	e010      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80033da:	2202      	movs	r2, #2
 80033dc:	210d      	movs	r1, #13
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7fe f9e3 	bl	80017aa <GPIO_PinAFConfig>
 80033e4:	e00a      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80033e6:	2202      	movs	r2, #2
 80033e8:	210e      	movs	r1, #14
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7fe f9dd 	bl	80017aa <GPIO_PinAFConfig>
 80033f0:	e004      	b.n	80033fc <PWMChannelConfig+0x3f4>
 80033f2:	2202      	movs	r2, #2
 80033f4:	210f      	movs	r1, #15
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7fe f9d7 	bl	80017aa <GPIO_PinAFConfig>
 80033fc:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 80033fe:	2370      	movs	r3, #112	; 0x70
 8003400:	82bb      	strh	r3, [r7, #20]
 8003402:	f000 bdba 	b.w	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM4){
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	4ab6      	ldr	r2, [pc, #728]	; (80036e4 <PWMChannelConfig+0x6dc>)
 800340a:	4293      	cmp	r3, r2
 800340c:	f040 809c 	bne.w	8003548 <PWMChannelConfig+0x540>
		AFConfig(TIM4, GPIOx, GPIO_Pin_x);
 8003410:	893b      	ldrh	r3, [r7, #8]
 8003412:	2b80      	cmp	r3, #128	; 0x80
 8003414:	d05e      	beq.n	80034d4 <PWMChannelConfig+0x4cc>
 8003416:	2b80      	cmp	r3, #128	; 0x80
 8003418:	d811      	bhi.n	800343e <PWMChannelConfig+0x436>
 800341a:	2b08      	cmp	r3, #8
 800341c:	d042      	beq.n	80034a4 <PWMChannelConfig+0x49c>
 800341e:	2b08      	cmp	r3, #8
 8003420:	d806      	bhi.n	8003430 <PWMChannelConfig+0x428>
 8003422:	2b02      	cmp	r3, #2
 8003424:	d032      	beq.n	800348c <PWMChannelConfig+0x484>
 8003426:	2b04      	cmp	r3, #4
 8003428:	d036      	beq.n	8003498 <PWMChannelConfig+0x490>
 800342a:	2b01      	cmp	r3, #1
 800342c:	d028      	beq.n	8003480 <PWMChannelConfig+0x478>
 800342e:	e086      	b.n	800353e <PWMChannelConfig+0x536>
 8003430:	2b20      	cmp	r3, #32
 8003432:	d043      	beq.n	80034bc <PWMChannelConfig+0x4b4>
 8003434:	2b40      	cmp	r3, #64	; 0x40
 8003436:	d047      	beq.n	80034c8 <PWMChannelConfig+0x4c0>
 8003438:	2b10      	cmp	r3, #16
 800343a:	d039      	beq.n	80034b0 <PWMChannelConfig+0x4a8>
 800343c:	e07f      	b.n	800353e <PWMChannelConfig+0x536>
 800343e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003442:	d05f      	beq.n	8003504 <PWMChannelConfig+0x4fc>
 8003444:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003448:	d809      	bhi.n	800345e <PWMChannelConfig+0x456>
 800344a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800344e:	d04d      	beq.n	80034ec <PWMChannelConfig+0x4e4>
 8003450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003454:	d050      	beq.n	80034f8 <PWMChannelConfig+0x4f0>
 8003456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800345a:	d041      	beq.n	80034e0 <PWMChannelConfig+0x4d8>
 800345c:	e06f      	b.n	800353e <PWMChannelConfig+0x536>
 800345e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003462:	d05b      	beq.n	800351c <PWMChannelConfig+0x514>
 8003464:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003468:	d803      	bhi.n	8003472 <PWMChannelConfig+0x46a>
 800346a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800346e:	d04f      	beq.n	8003510 <PWMChannelConfig+0x508>
 8003470:	e065      	b.n	800353e <PWMChannelConfig+0x536>
 8003472:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003476:	d057      	beq.n	8003528 <PWMChannelConfig+0x520>
 8003478:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800347c:	d05a      	beq.n	8003534 <PWMChannelConfig+0x52c>
 800347e:	e05e      	b.n	800353e <PWMChannelConfig+0x536>
 8003480:	2202      	movs	r2, #2
 8003482:	2100      	movs	r1, #0
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7fe f990 	bl	80017aa <GPIO_PinAFConfig>
 800348a:	e058      	b.n	800353e <PWMChannelConfig+0x536>
 800348c:	2202      	movs	r2, #2
 800348e:	2101      	movs	r1, #1
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f7fe f98a 	bl	80017aa <GPIO_PinAFConfig>
 8003496:	e052      	b.n	800353e <PWMChannelConfig+0x536>
 8003498:	2202      	movs	r2, #2
 800349a:	2102      	movs	r1, #2
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f7fe f984 	bl	80017aa <GPIO_PinAFConfig>
 80034a2:	e04c      	b.n	800353e <PWMChannelConfig+0x536>
 80034a4:	2202      	movs	r2, #2
 80034a6:	2103      	movs	r1, #3
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f7fe f97e 	bl	80017aa <GPIO_PinAFConfig>
 80034ae:	e046      	b.n	800353e <PWMChannelConfig+0x536>
 80034b0:	2202      	movs	r2, #2
 80034b2:	2104      	movs	r1, #4
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7fe f978 	bl	80017aa <GPIO_PinAFConfig>
 80034ba:	e040      	b.n	800353e <PWMChannelConfig+0x536>
 80034bc:	2202      	movs	r2, #2
 80034be:	2105      	movs	r1, #5
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f7fe f972 	bl	80017aa <GPIO_PinAFConfig>
 80034c6:	e03a      	b.n	800353e <PWMChannelConfig+0x536>
 80034c8:	2202      	movs	r2, #2
 80034ca:	2106      	movs	r1, #6
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7fe f96c 	bl	80017aa <GPIO_PinAFConfig>
 80034d2:	e034      	b.n	800353e <PWMChannelConfig+0x536>
 80034d4:	2202      	movs	r2, #2
 80034d6:	2107      	movs	r1, #7
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7fe f966 	bl	80017aa <GPIO_PinAFConfig>
 80034de:	e02e      	b.n	800353e <PWMChannelConfig+0x536>
 80034e0:	2202      	movs	r2, #2
 80034e2:	2108      	movs	r1, #8
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f7fe f960 	bl	80017aa <GPIO_PinAFConfig>
 80034ea:	e028      	b.n	800353e <PWMChannelConfig+0x536>
 80034ec:	2202      	movs	r2, #2
 80034ee:	2109      	movs	r1, #9
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7fe f95a 	bl	80017aa <GPIO_PinAFConfig>
 80034f6:	e022      	b.n	800353e <PWMChannelConfig+0x536>
 80034f8:	2202      	movs	r2, #2
 80034fa:	210a      	movs	r1, #10
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f7fe f954 	bl	80017aa <GPIO_PinAFConfig>
 8003502:	e01c      	b.n	800353e <PWMChannelConfig+0x536>
 8003504:	2202      	movs	r2, #2
 8003506:	210b      	movs	r1, #11
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7fe f94e 	bl	80017aa <GPIO_PinAFConfig>
 800350e:	e016      	b.n	800353e <PWMChannelConfig+0x536>
 8003510:	2202      	movs	r2, #2
 8003512:	210c      	movs	r1, #12
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7fe f948 	bl	80017aa <GPIO_PinAFConfig>
 800351a:	e010      	b.n	800353e <PWMChannelConfig+0x536>
 800351c:	2202      	movs	r2, #2
 800351e:	210d      	movs	r1, #13
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f7fe f942 	bl	80017aa <GPIO_PinAFConfig>
 8003526:	e00a      	b.n	800353e <PWMChannelConfig+0x536>
 8003528:	2202      	movs	r2, #2
 800352a:	210e      	movs	r1, #14
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f7fe f93c 	bl	80017aa <GPIO_PinAFConfig>
 8003532:	e004      	b.n	800353e <PWMChannelConfig+0x536>
 8003534:	2202      	movs	r2, #2
 8003536:	210f      	movs	r1, #15
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7fe f936 	bl	80017aa <GPIO_PinAFConfig>
 800353e:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8003540:	2370      	movs	r3, #112	; 0x70
 8003542:	82bb      	strh	r3, [r7, #20]
 8003544:	f000 bd19 	b.w	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM5){
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	4a67      	ldr	r2, [pc, #412]	; (80036e8 <PWMChannelConfig+0x6e0>)
 800354c:	4293      	cmp	r3, r2
 800354e:	f040 809c 	bne.w	800368a <PWMChannelConfig+0x682>
		AFConfig(TIM5, GPIOx, GPIO_Pin_x);
 8003552:	893b      	ldrh	r3, [r7, #8]
 8003554:	2b80      	cmp	r3, #128	; 0x80
 8003556:	d05e      	beq.n	8003616 <PWMChannelConfig+0x60e>
 8003558:	2b80      	cmp	r3, #128	; 0x80
 800355a:	d811      	bhi.n	8003580 <PWMChannelConfig+0x578>
 800355c:	2b08      	cmp	r3, #8
 800355e:	d042      	beq.n	80035e6 <PWMChannelConfig+0x5de>
 8003560:	2b08      	cmp	r3, #8
 8003562:	d806      	bhi.n	8003572 <PWMChannelConfig+0x56a>
 8003564:	2b02      	cmp	r3, #2
 8003566:	d032      	beq.n	80035ce <PWMChannelConfig+0x5c6>
 8003568:	2b04      	cmp	r3, #4
 800356a:	d036      	beq.n	80035da <PWMChannelConfig+0x5d2>
 800356c:	2b01      	cmp	r3, #1
 800356e:	d028      	beq.n	80035c2 <PWMChannelConfig+0x5ba>
 8003570:	e086      	b.n	8003680 <PWMChannelConfig+0x678>
 8003572:	2b20      	cmp	r3, #32
 8003574:	d043      	beq.n	80035fe <PWMChannelConfig+0x5f6>
 8003576:	2b40      	cmp	r3, #64	; 0x40
 8003578:	d047      	beq.n	800360a <PWMChannelConfig+0x602>
 800357a:	2b10      	cmp	r3, #16
 800357c:	d039      	beq.n	80035f2 <PWMChannelConfig+0x5ea>
 800357e:	e07f      	b.n	8003680 <PWMChannelConfig+0x678>
 8003580:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003584:	d05f      	beq.n	8003646 <PWMChannelConfig+0x63e>
 8003586:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800358a:	d809      	bhi.n	80035a0 <PWMChannelConfig+0x598>
 800358c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003590:	d04d      	beq.n	800362e <PWMChannelConfig+0x626>
 8003592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003596:	d050      	beq.n	800363a <PWMChannelConfig+0x632>
 8003598:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800359c:	d041      	beq.n	8003622 <PWMChannelConfig+0x61a>
 800359e:	e06f      	b.n	8003680 <PWMChannelConfig+0x678>
 80035a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035a4:	d05b      	beq.n	800365e <PWMChannelConfig+0x656>
 80035a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035aa:	d803      	bhi.n	80035b4 <PWMChannelConfig+0x5ac>
 80035ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035b0:	d04f      	beq.n	8003652 <PWMChannelConfig+0x64a>
 80035b2:	e065      	b.n	8003680 <PWMChannelConfig+0x678>
 80035b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035b8:	d057      	beq.n	800366a <PWMChannelConfig+0x662>
 80035ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035be:	d05a      	beq.n	8003676 <PWMChannelConfig+0x66e>
 80035c0:	e05e      	b.n	8003680 <PWMChannelConfig+0x678>
 80035c2:	2202      	movs	r2, #2
 80035c4:	2100      	movs	r1, #0
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fe f8ef 	bl	80017aa <GPIO_PinAFConfig>
 80035cc:	e058      	b.n	8003680 <PWMChannelConfig+0x678>
 80035ce:	2202      	movs	r2, #2
 80035d0:	2101      	movs	r1, #1
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7fe f8e9 	bl	80017aa <GPIO_PinAFConfig>
 80035d8:	e052      	b.n	8003680 <PWMChannelConfig+0x678>
 80035da:	2202      	movs	r2, #2
 80035dc:	2102      	movs	r1, #2
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fe f8e3 	bl	80017aa <GPIO_PinAFConfig>
 80035e4:	e04c      	b.n	8003680 <PWMChannelConfig+0x678>
 80035e6:	2202      	movs	r2, #2
 80035e8:	2103      	movs	r1, #3
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7fe f8dd 	bl	80017aa <GPIO_PinAFConfig>
 80035f0:	e046      	b.n	8003680 <PWMChannelConfig+0x678>
 80035f2:	2202      	movs	r2, #2
 80035f4:	2104      	movs	r1, #4
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7fe f8d7 	bl	80017aa <GPIO_PinAFConfig>
 80035fc:	e040      	b.n	8003680 <PWMChannelConfig+0x678>
 80035fe:	2202      	movs	r2, #2
 8003600:	2105      	movs	r1, #5
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7fe f8d1 	bl	80017aa <GPIO_PinAFConfig>
 8003608:	e03a      	b.n	8003680 <PWMChannelConfig+0x678>
 800360a:	2202      	movs	r2, #2
 800360c:	2106      	movs	r1, #6
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f7fe f8cb 	bl	80017aa <GPIO_PinAFConfig>
 8003614:	e034      	b.n	8003680 <PWMChannelConfig+0x678>
 8003616:	2202      	movs	r2, #2
 8003618:	2107      	movs	r1, #7
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7fe f8c5 	bl	80017aa <GPIO_PinAFConfig>
 8003620:	e02e      	b.n	8003680 <PWMChannelConfig+0x678>
 8003622:	2202      	movs	r2, #2
 8003624:	2108      	movs	r1, #8
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fe f8bf 	bl	80017aa <GPIO_PinAFConfig>
 800362c:	e028      	b.n	8003680 <PWMChannelConfig+0x678>
 800362e:	2202      	movs	r2, #2
 8003630:	2109      	movs	r1, #9
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7fe f8b9 	bl	80017aa <GPIO_PinAFConfig>
 8003638:	e022      	b.n	8003680 <PWMChannelConfig+0x678>
 800363a:	2202      	movs	r2, #2
 800363c:	210a      	movs	r1, #10
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7fe f8b3 	bl	80017aa <GPIO_PinAFConfig>
 8003644:	e01c      	b.n	8003680 <PWMChannelConfig+0x678>
 8003646:	2202      	movs	r2, #2
 8003648:	210b      	movs	r1, #11
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7fe f8ad 	bl	80017aa <GPIO_PinAFConfig>
 8003650:	e016      	b.n	8003680 <PWMChannelConfig+0x678>
 8003652:	2202      	movs	r2, #2
 8003654:	210c      	movs	r1, #12
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f7fe f8a7 	bl	80017aa <GPIO_PinAFConfig>
 800365c:	e010      	b.n	8003680 <PWMChannelConfig+0x678>
 800365e:	2202      	movs	r2, #2
 8003660:	210d      	movs	r1, #13
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7fe f8a1 	bl	80017aa <GPIO_PinAFConfig>
 8003668:	e00a      	b.n	8003680 <PWMChannelConfig+0x678>
 800366a:	2202      	movs	r2, #2
 800366c:	210e      	movs	r1, #14
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7fe f89b 	bl	80017aa <GPIO_PinAFConfig>
 8003674:	e004      	b.n	8003680 <PWMChannelConfig+0x678>
 8003676:	2202      	movs	r2, #2
 8003678:	210f      	movs	r1, #15
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fe f895 	bl	80017aa <GPIO_PinAFConfig>
 8003680:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8003682:	2370      	movs	r3, #112	; 0x70
 8003684:	82bb      	strh	r3, [r7, #20]
 8003686:	f000 bc78 	b.w	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM8){
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	4a17      	ldr	r2, [pc, #92]	; (80036ec <PWMChannelConfig+0x6e4>)
 800368e:	4293      	cmp	r3, r2
 8003690:	f040 80a6 	bne.w	80037e0 <PWMChannelConfig+0x7d8>
		AFConfig(TIM8, GPIOx, GPIO_Pin_x);
 8003694:	893b      	ldrh	r3, [r7, #8]
 8003696:	2b80      	cmp	r3, #128	; 0x80
 8003698:	d065      	beq.n	8003766 <PWMChannelConfig+0x75e>
 800369a:	2b80      	cmp	r3, #128	; 0x80
 800369c:	d811      	bhi.n	80036c2 <PWMChannelConfig+0x6ba>
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d049      	beq.n	8003736 <PWMChannelConfig+0x72e>
 80036a2:	2b08      	cmp	r3, #8
 80036a4:	d806      	bhi.n	80036b4 <PWMChannelConfig+0x6ac>
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d039      	beq.n	800371e <PWMChannelConfig+0x716>
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d03d      	beq.n	800372a <PWMChannelConfig+0x722>
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d02f      	beq.n	8003712 <PWMChannelConfig+0x70a>
 80036b2:	e08d      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 80036b4:	2b20      	cmp	r3, #32
 80036b6:	d04a      	beq.n	800374e <PWMChannelConfig+0x746>
 80036b8:	2b40      	cmp	r3, #64	; 0x40
 80036ba:	d04e      	beq.n	800375a <PWMChannelConfig+0x752>
 80036bc:	2b10      	cmp	r3, #16
 80036be:	d040      	beq.n	8003742 <PWMChannelConfig+0x73a>
 80036c0:	e086      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 80036c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036c6:	d066      	beq.n	8003796 <PWMChannelConfig+0x78e>
 80036c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036cc:	d810      	bhi.n	80036f0 <PWMChannelConfig+0x6e8>
 80036ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036d2:	d054      	beq.n	800377e <PWMChannelConfig+0x776>
 80036d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036d8:	d057      	beq.n	800378a <PWMChannelConfig+0x782>
 80036da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036de:	d048      	beq.n	8003772 <PWMChannelConfig+0x76a>
 80036e0:	e076      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 80036e2:	bf00      	nop
 80036e4:	40000800 	.word	0x40000800
 80036e8:	40000c00 	.word	0x40000c00
 80036ec:	40010400 	.word	0x40010400
 80036f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036f4:	d05b      	beq.n	80037ae <PWMChannelConfig+0x7a6>
 80036f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036fa:	d803      	bhi.n	8003704 <PWMChannelConfig+0x6fc>
 80036fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003700:	d04f      	beq.n	80037a2 <PWMChannelConfig+0x79a>
 8003702:	e065      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 8003704:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003708:	d057      	beq.n	80037ba <PWMChannelConfig+0x7b2>
 800370a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800370e:	d05a      	beq.n	80037c6 <PWMChannelConfig+0x7be>
 8003710:	e05e      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 8003712:	2203      	movs	r2, #3
 8003714:	2100      	movs	r1, #0
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7fe f847 	bl	80017aa <GPIO_PinAFConfig>
 800371c:	e058      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 800371e:	2203      	movs	r2, #3
 8003720:	2101      	movs	r1, #1
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7fe f841 	bl	80017aa <GPIO_PinAFConfig>
 8003728:	e052      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 800372a:	2203      	movs	r2, #3
 800372c:	2102      	movs	r1, #2
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7fe f83b 	bl	80017aa <GPIO_PinAFConfig>
 8003734:	e04c      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 8003736:	2203      	movs	r2, #3
 8003738:	2103      	movs	r1, #3
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7fe f835 	bl	80017aa <GPIO_PinAFConfig>
 8003740:	e046      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 8003742:	2203      	movs	r2, #3
 8003744:	2104      	movs	r1, #4
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7fe f82f 	bl	80017aa <GPIO_PinAFConfig>
 800374c:	e040      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 800374e:	2203      	movs	r2, #3
 8003750:	2105      	movs	r1, #5
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7fe f829 	bl	80017aa <GPIO_PinAFConfig>
 8003758:	e03a      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 800375a:	2203      	movs	r2, #3
 800375c:	2106      	movs	r1, #6
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7fe f823 	bl	80017aa <GPIO_PinAFConfig>
 8003764:	e034      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 8003766:	2203      	movs	r2, #3
 8003768:	2107      	movs	r1, #7
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7fe f81d 	bl	80017aa <GPIO_PinAFConfig>
 8003770:	e02e      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 8003772:	2203      	movs	r2, #3
 8003774:	2108      	movs	r1, #8
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7fe f817 	bl	80017aa <GPIO_PinAFConfig>
 800377c:	e028      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 800377e:	2203      	movs	r2, #3
 8003780:	2109      	movs	r1, #9
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7fe f811 	bl	80017aa <GPIO_PinAFConfig>
 8003788:	e022      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 800378a:	2203      	movs	r2, #3
 800378c:	210a      	movs	r1, #10
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7fe f80b 	bl	80017aa <GPIO_PinAFConfig>
 8003794:	e01c      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 8003796:	2203      	movs	r2, #3
 8003798:	210b      	movs	r1, #11
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f7fe f805 	bl	80017aa <GPIO_PinAFConfig>
 80037a0:	e016      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 80037a2:	2203      	movs	r2, #3
 80037a4:	210c      	movs	r1, #12
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f7fd ffff 	bl	80017aa <GPIO_PinAFConfig>
 80037ac:	e010      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 80037ae:	2203      	movs	r2, #3
 80037b0:	210d      	movs	r1, #13
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f7fd fff9 	bl	80017aa <GPIO_PinAFConfig>
 80037b8:	e00a      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 80037ba:	2203      	movs	r2, #3
 80037bc:	210e      	movs	r1, #14
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7fd fff3 	bl	80017aa <GPIO_PinAFConfig>
 80037c4:	e004      	b.n	80037d0 <PWMChannelConfig+0x7c8>
 80037c6:	2203      	movs	r2, #3
 80037c8:	210f      	movs	r1, #15
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7fd ffed 	bl	80017aa <GPIO_PinAFConfig>
 80037d0:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 80037d2:	2370      	movs	r3, #112	; 0x70
 80037d4:	82bb      	strh	r3, [r7, #20]
		TIM_CtrlPWMOutputs(TIM8, ENABLE);
 80037d6:	2101      	movs	r1, #1
 80037d8:	48af      	ldr	r0, [pc, #700]	; (8003a98 <PWMChannelConfig+0xa90>)
 80037da:	f7fe feff 	bl	80025dc <TIM_CtrlPWMOutputs>
 80037de:	e3cc      	b.n	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM9){
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4aae      	ldr	r2, [pc, #696]	; (8003a9c <PWMChannelConfig+0xa94>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	f040 809b 	bne.w	8003920 <PWMChannelConfig+0x918>
		AFConfig(TIM9, GPIOx, GPIO_Pin_x);
 80037ea:	893b      	ldrh	r3, [r7, #8]
 80037ec:	2b80      	cmp	r3, #128	; 0x80
 80037ee:	d05e      	beq.n	80038ae <PWMChannelConfig+0x8a6>
 80037f0:	2b80      	cmp	r3, #128	; 0x80
 80037f2:	d811      	bhi.n	8003818 <PWMChannelConfig+0x810>
 80037f4:	2b08      	cmp	r3, #8
 80037f6:	d042      	beq.n	800387e <PWMChannelConfig+0x876>
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d806      	bhi.n	800380a <PWMChannelConfig+0x802>
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d032      	beq.n	8003866 <PWMChannelConfig+0x85e>
 8003800:	2b04      	cmp	r3, #4
 8003802:	d036      	beq.n	8003872 <PWMChannelConfig+0x86a>
 8003804:	2b01      	cmp	r3, #1
 8003806:	d028      	beq.n	800385a <PWMChannelConfig+0x852>
 8003808:	e086      	b.n	8003918 <PWMChannelConfig+0x910>
 800380a:	2b20      	cmp	r3, #32
 800380c:	d043      	beq.n	8003896 <PWMChannelConfig+0x88e>
 800380e:	2b40      	cmp	r3, #64	; 0x40
 8003810:	d047      	beq.n	80038a2 <PWMChannelConfig+0x89a>
 8003812:	2b10      	cmp	r3, #16
 8003814:	d039      	beq.n	800388a <PWMChannelConfig+0x882>
 8003816:	e07f      	b.n	8003918 <PWMChannelConfig+0x910>
 8003818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800381c:	d05f      	beq.n	80038de <PWMChannelConfig+0x8d6>
 800381e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003822:	d809      	bhi.n	8003838 <PWMChannelConfig+0x830>
 8003824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003828:	d04d      	beq.n	80038c6 <PWMChannelConfig+0x8be>
 800382a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800382e:	d050      	beq.n	80038d2 <PWMChannelConfig+0x8ca>
 8003830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003834:	d041      	beq.n	80038ba <PWMChannelConfig+0x8b2>
 8003836:	e06f      	b.n	8003918 <PWMChannelConfig+0x910>
 8003838:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800383c:	d05b      	beq.n	80038f6 <PWMChannelConfig+0x8ee>
 800383e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003842:	d803      	bhi.n	800384c <PWMChannelConfig+0x844>
 8003844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003848:	d04f      	beq.n	80038ea <PWMChannelConfig+0x8e2>
 800384a:	e065      	b.n	8003918 <PWMChannelConfig+0x910>
 800384c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003850:	d057      	beq.n	8003902 <PWMChannelConfig+0x8fa>
 8003852:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003856:	d05a      	beq.n	800390e <PWMChannelConfig+0x906>
 8003858:	e05e      	b.n	8003918 <PWMChannelConfig+0x910>
 800385a:	2203      	movs	r2, #3
 800385c:	2100      	movs	r1, #0
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7fd ffa3 	bl	80017aa <GPIO_PinAFConfig>
 8003864:	e058      	b.n	8003918 <PWMChannelConfig+0x910>
 8003866:	2203      	movs	r2, #3
 8003868:	2101      	movs	r1, #1
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7fd ff9d 	bl	80017aa <GPIO_PinAFConfig>
 8003870:	e052      	b.n	8003918 <PWMChannelConfig+0x910>
 8003872:	2203      	movs	r2, #3
 8003874:	2102      	movs	r1, #2
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f7fd ff97 	bl	80017aa <GPIO_PinAFConfig>
 800387c:	e04c      	b.n	8003918 <PWMChannelConfig+0x910>
 800387e:	2203      	movs	r2, #3
 8003880:	2103      	movs	r1, #3
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7fd ff91 	bl	80017aa <GPIO_PinAFConfig>
 8003888:	e046      	b.n	8003918 <PWMChannelConfig+0x910>
 800388a:	2203      	movs	r2, #3
 800388c:	2104      	movs	r1, #4
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f7fd ff8b 	bl	80017aa <GPIO_PinAFConfig>
 8003894:	e040      	b.n	8003918 <PWMChannelConfig+0x910>
 8003896:	2203      	movs	r2, #3
 8003898:	2105      	movs	r1, #5
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f7fd ff85 	bl	80017aa <GPIO_PinAFConfig>
 80038a0:	e03a      	b.n	8003918 <PWMChannelConfig+0x910>
 80038a2:	2203      	movs	r2, #3
 80038a4:	2106      	movs	r1, #6
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7fd ff7f 	bl	80017aa <GPIO_PinAFConfig>
 80038ac:	e034      	b.n	8003918 <PWMChannelConfig+0x910>
 80038ae:	2203      	movs	r2, #3
 80038b0:	2107      	movs	r1, #7
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7fd ff79 	bl	80017aa <GPIO_PinAFConfig>
 80038b8:	e02e      	b.n	8003918 <PWMChannelConfig+0x910>
 80038ba:	2203      	movs	r2, #3
 80038bc:	2108      	movs	r1, #8
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7fd ff73 	bl	80017aa <GPIO_PinAFConfig>
 80038c4:	e028      	b.n	8003918 <PWMChannelConfig+0x910>
 80038c6:	2203      	movs	r2, #3
 80038c8:	2109      	movs	r1, #9
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7fd ff6d 	bl	80017aa <GPIO_PinAFConfig>
 80038d0:	e022      	b.n	8003918 <PWMChannelConfig+0x910>
 80038d2:	2203      	movs	r2, #3
 80038d4:	210a      	movs	r1, #10
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7fd ff67 	bl	80017aa <GPIO_PinAFConfig>
 80038dc:	e01c      	b.n	8003918 <PWMChannelConfig+0x910>
 80038de:	2203      	movs	r2, #3
 80038e0:	210b      	movs	r1, #11
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7fd ff61 	bl	80017aa <GPIO_PinAFConfig>
 80038e8:	e016      	b.n	8003918 <PWMChannelConfig+0x910>
 80038ea:	2203      	movs	r2, #3
 80038ec:	210c      	movs	r1, #12
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7fd ff5b 	bl	80017aa <GPIO_PinAFConfig>
 80038f4:	e010      	b.n	8003918 <PWMChannelConfig+0x910>
 80038f6:	2203      	movs	r2, #3
 80038f8:	210d      	movs	r1, #13
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f7fd ff55 	bl	80017aa <GPIO_PinAFConfig>
 8003900:	e00a      	b.n	8003918 <PWMChannelConfig+0x910>
 8003902:	2203      	movs	r2, #3
 8003904:	210e      	movs	r1, #14
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7fd ff4f 	bl	80017aa <GPIO_PinAFConfig>
 800390c:	e004      	b.n	8003918 <PWMChannelConfig+0x910>
 800390e:	2203      	movs	r2, #3
 8003910:	210f      	movs	r1, #15
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fd ff49 	bl	80017aa <GPIO_PinAFConfig>
 8003918:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 800391a:	2370      	movs	r3, #112	; 0x70
 800391c:	82bb      	strh	r3, [r7, #20]
 800391e:	e32c      	b.n	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM10){
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4a5f      	ldr	r2, [pc, #380]	; (8003aa0 <PWMChannelConfig+0xa98>)
 8003924:	4293      	cmp	r3, r2
 8003926:	f040 809b 	bne.w	8003a60 <PWMChannelConfig+0xa58>
		AFConfig(TIM10, GPIOx, GPIO_Pin_x);
 800392a:	893b      	ldrh	r3, [r7, #8]
 800392c:	2b80      	cmp	r3, #128	; 0x80
 800392e:	d05e      	beq.n	80039ee <PWMChannelConfig+0x9e6>
 8003930:	2b80      	cmp	r3, #128	; 0x80
 8003932:	d811      	bhi.n	8003958 <PWMChannelConfig+0x950>
 8003934:	2b08      	cmp	r3, #8
 8003936:	d042      	beq.n	80039be <PWMChannelConfig+0x9b6>
 8003938:	2b08      	cmp	r3, #8
 800393a:	d806      	bhi.n	800394a <PWMChannelConfig+0x942>
 800393c:	2b02      	cmp	r3, #2
 800393e:	d032      	beq.n	80039a6 <PWMChannelConfig+0x99e>
 8003940:	2b04      	cmp	r3, #4
 8003942:	d036      	beq.n	80039b2 <PWMChannelConfig+0x9aa>
 8003944:	2b01      	cmp	r3, #1
 8003946:	d028      	beq.n	800399a <PWMChannelConfig+0x992>
 8003948:	e086      	b.n	8003a58 <PWMChannelConfig+0xa50>
 800394a:	2b20      	cmp	r3, #32
 800394c:	d043      	beq.n	80039d6 <PWMChannelConfig+0x9ce>
 800394e:	2b40      	cmp	r3, #64	; 0x40
 8003950:	d047      	beq.n	80039e2 <PWMChannelConfig+0x9da>
 8003952:	2b10      	cmp	r3, #16
 8003954:	d039      	beq.n	80039ca <PWMChannelConfig+0x9c2>
 8003956:	e07f      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003958:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800395c:	d05f      	beq.n	8003a1e <PWMChannelConfig+0xa16>
 800395e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003962:	d809      	bhi.n	8003978 <PWMChannelConfig+0x970>
 8003964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003968:	d04d      	beq.n	8003a06 <PWMChannelConfig+0x9fe>
 800396a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800396e:	d050      	beq.n	8003a12 <PWMChannelConfig+0xa0a>
 8003970:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003974:	d041      	beq.n	80039fa <PWMChannelConfig+0x9f2>
 8003976:	e06f      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003978:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800397c:	d05b      	beq.n	8003a36 <PWMChannelConfig+0xa2e>
 800397e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003982:	d803      	bhi.n	800398c <PWMChannelConfig+0x984>
 8003984:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003988:	d04f      	beq.n	8003a2a <PWMChannelConfig+0xa22>
 800398a:	e065      	b.n	8003a58 <PWMChannelConfig+0xa50>
 800398c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003990:	d057      	beq.n	8003a42 <PWMChannelConfig+0xa3a>
 8003992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003996:	d05a      	beq.n	8003a4e <PWMChannelConfig+0xa46>
 8003998:	e05e      	b.n	8003a58 <PWMChannelConfig+0xa50>
 800399a:	2203      	movs	r2, #3
 800399c:	2100      	movs	r1, #0
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f7fd ff03 	bl	80017aa <GPIO_PinAFConfig>
 80039a4:	e058      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039a6:	2203      	movs	r2, #3
 80039a8:	2101      	movs	r1, #1
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7fd fefd 	bl	80017aa <GPIO_PinAFConfig>
 80039b0:	e052      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039b2:	2203      	movs	r2, #3
 80039b4:	2102      	movs	r1, #2
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7fd fef7 	bl	80017aa <GPIO_PinAFConfig>
 80039bc:	e04c      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039be:	2203      	movs	r2, #3
 80039c0:	2103      	movs	r1, #3
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7fd fef1 	bl	80017aa <GPIO_PinAFConfig>
 80039c8:	e046      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039ca:	2203      	movs	r2, #3
 80039cc:	2104      	movs	r1, #4
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7fd feeb 	bl	80017aa <GPIO_PinAFConfig>
 80039d4:	e040      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039d6:	2203      	movs	r2, #3
 80039d8:	2105      	movs	r1, #5
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7fd fee5 	bl	80017aa <GPIO_PinAFConfig>
 80039e0:	e03a      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039e2:	2203      	movs	r2, #3
 80039e4:	2106      	movs	r1, #6
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f7fd fedf 	bl	80017aa <GPIO_PinAFConfig>
 80039ec:	e034      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039ee:	2203      	movs	r2, #3
 80039f0:	2107      	movs	r1, #7
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f7fd fed9 	bl	80017aa <GPIO_PinAFConfig>
 80039f8:	e02e      	b.n	8003a58 <PWMChannelConfig+0xa50>
 80039fa:	2203      	movs	r2, #3
 80039fc:	2108      	movs	r1, #8
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7fd fed3 	bl	80017aa <GPIO_PinAFConfig>
 8003a04:	e028      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003a06:	2203      	movs	r2, #3
 8003a08:	2109      	movs	r1, #9
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7fd fecd 	bl	80017aa <GPIO_PinAFConfig>
 8003a10:	e022      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003a12:	2203      	movs	r2, #3
 8003a14:	210a      	movs	r1, #10
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7fd fec7 	bl	80017aa <GPIO_PinAFConfig>
 8003a1c:	e01c      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003a1e:	2203      	movs	r2, #3
 8003a20:	210b      	movs	r1, #11
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7fd fec1 	bl	80017aa <GPIO_PinAFConfig>
 8003a28:	e016      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	210c      	movs	r1, #12
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7fd febb 	bl	80017aa <GPIO_PinAFConfig>
 8003a34:	e010      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003a36:	2203      	movs	r2, #3
 8003a38:	210d      	movs	r1, #13
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fd feb5 	bl	80017aa <GPIO_PinAFConfig>
 8003a40:	e00a      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003a42:	2203      	movs	r2, #3
 8003a44:	210e      	movs	r1, #14
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7fd feaf 	bl	80017aa <GPIO_PinAFConfig>
 8003a4c:	e004      	b.n	8003a58 <PWMChannelConfig+0xa50>
 8003a4e:	2203      	movs	r2, #3
 8003a50:	210f      	movs	r1, #15
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f7fd fea9 	bl	80017aa <GPIO_PinAFConfig>
 8003a58:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8003a5a:	2370      	movs	r3, #112	; 0x70
 8003a5c:	82bb      	strh	r3, [r7, #20]
 8003a5e:	e28c      	b.n	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM11){
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	4a10      	ldr	r2, [pc, #64]	; (8003aa4 <PWMChannelConfig+0xa9c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	f040 80a3 	bne.w	8003bb0 <PWMChannelConfig+0xba8>
		AFConfig(TIM11, GPIOx, GPIO_Pin_x);
 8003a6a:	893b      	ldrh	r3, [r7, #8]
 8003a6c:	2b80      	cmp	r3, #128	; 0x80
 8003a6e:	d066      	beq.n	8003b3e <PWMChannelConfig+0xb36>
 8003a70:	2b80      	cmp	r3, #128	; 0x80
 8003a72:	d819      	bhi.n	8003aa8 <PWMChannelConfig+0xaa0>
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d04a      	beq.n	8003b0e <PWMChannelConfig+0xb06>
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d806      	bhi.n	8003a8a <PWMChannelConfig+0xa82>
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d03a      	beq.n	8003af6 <PWMChannelConfig+0xaee>
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	d03e      	beq.n	8003b02 <PWMChannelConfig+0xafa>
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d030      	beq.n	8003aea <PWMChannelConfig+0xae2>
 8003a88:	e08e      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003a8a:	2b20      	cmp	r3, #32
 8003a8c:	d04b      	beq.n	8003b26 <PWMChannelConfig+0xb1e>
 8003a8e:	2b40      	cmp	r3, #64	; 0x40
 8003a90:	d04f      	beq.n	8003b32 <PWMChannelConfig+0xb2a>
 8003a92:	2b10      	cmp	r3, #16
 8003a94:	d041      	beq.n	8003b1a <PWMChannelConfig+0xb12>
 8003a96:	e087      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003a98:	40010400 	.word	0x40010400
 8003a9c:	40014000 	.word	0x40014000
 8003aa0:	40014400 	.word	0x40014400
 8003aa4:	40014800 	.word	0x40014800
 8003aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aac:	d05f      	beq.n	8003b6e <PWMChannelConfig+0xb66>
 8003aae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ab2:	d809      	bhi.n	8003ac8 <PWMChannelConfig+0xac0>
 8003ab4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ab8:	d04d      	beq.n	8003b56 <PWMChannelConfig+0xb4e>
 8003aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003abe:	d050      	beq.n	8003b62 <PWMChannelConfig+0xb5a>
 8003ac0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ac4:	d041      	beq.n	8003b4a <PWMChannelConfig+0xb42>
 8003ac6:	e06f      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003ac8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003acc:	d05b      	beq.n	8003b86 <PWMChannelConfig+0xb7e>
 8003ace:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ad2:	d803      	bhi.n	8003adc <PWMChannelConfig+0xad4>
 8003ad4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ad8:	d04f      	beq.n	8003b7a <PWMChannelConfig+0xb72>
 8003ada:	e065      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003adc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ae0:	d057      	beq.n	8003b92 <PWMChannelConfig+0xb8a>
 8003ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ae6:	d05a      	beq.n	8003b9e <PWMChannelConfig+0xb96>
 8003ae8:	e05e      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003aea:	2203      	movs	r2, #3
 8003aec:	2100      	movs	r1, #0
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7fd fe5b 	bl	80017aa <GPIO_PinAFConfig>
 8003af4:	e058      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003af6:	2203      	movs	r2, #3
 8003af8:	2101      	movs	r1, #1
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f7fd fe55 	bl	80017aa <GPIO_PinAFConfig>
 8003b00:	e052      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b02:	2203      	movs	r2, #3
 8003b04:	2102      	movs	r1, #2
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7fd fe4f 	bl	80017aa <GPIO_PinAFConfig>
 8003b0c:	e04c      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b0e:	2203      	movs	r2, #3
 8003b10:	2103      	movs	r1, #3
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f7fd fe49 	bl	80017aa <GPIO_PinAFConfig>
 8003b18:	e046      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b1a:	2203      	movs	r2, #3
 8003b1c:	2104      	movs	r1, #4
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f7fd fe43 	bl	80017aa <GPIO_PinAFConfig>
 8003b24:	e040      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b26:	2203      	movs	r2, #3
 8003b28:	2105      	movs	r1, #5
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fd fe3d 	bl	80017aa <GPIO_PinAFConfig>
 8003b30:	e03a      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b32:	2203      	movs	r2, #3
 8003b34:	2106      	movs	r1, #6
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7fd fe37 	bl	80017aa <GPIO_PinAFConfig>
 8003b3c:	e034      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b3e:	2203      	movs	r2, #3
 8003b40:	2107      	movs	r1, #7
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f7fd fe31 	bl	80017aa <GPIO_PinAFConfig>
 8003b48:	e02e      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b4a:	2203      	movs	r2, #3
 8003b4c:	2108      	movs	r1, #8
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f7fd fe2b 	bl	80017aa <GPIO_PinAFConfig>
 8003b54:	e028      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b56:	2203      	movs	r2, #3
 8003b58:	2109      	movs	r1, #9
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7fd fe25 	bl	80017aa <GPIO_PinAFConfig>
 8003b60:	e022      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b62:	2203      	movs	r2, #3
 8003b64:	210a      	movs	r1, #10
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fd fe1f 	bl	80017aa <GPIO_PinAFConfig>
 8003b6c:	e01c      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b6e:	2203      	movs	r2, #3
 8003b70:	210b      	movs	r1, #11
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fd fe19 	bl	80017aa <GPIO_PinAFConfig>
 8003b78:	e016      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	210c      	movs	r1, #12
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7fd fe13 	bl	80017aa <GPIO_PinAFConfig>
 8003b84:	e010      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b86:	2203      	movs	r2, #3
 8003b88:	210d      	movs	r1, #13
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fd fe0d 	bl	80017aa <GPIO_PinAFConfig>
 8003b90:	e00a      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b92:	2203      	movs	r2, #3
 8003b94:	210e      	movs	r1, #14
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f7fd fe07 	bl	80017aa <GPIO_PinAFConfig>
 8003b9c:	e004      	b.n	8003ba8 <PWMChannelConfig+0xba0>
 8003b9e:	2203      	movs	r2, #3
 8003ba0:	210f      	movs	r1, #15
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7fd fe01 	bl	80017aa <GPIO_PinAFConfig>
 8003ba8:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8003baa:	2370      	movs	r3, #112	; 0x70
 8003bac:	82bb      	strh	r3, [r7, #20]
 8003bae:	e1e4      	b.n	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM12){
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4ab5      	ldr	r2, [pc, #724]	; (8003e88 <PWMChannelConfig+0xe80>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	f040 809b 	bne.w	8003cf0 <PWMChannelConfig+0xce8>
		AFConfig(TIM12, GPIOx, GPIO_Pin_x);
 8003bba:	893b      	ldrh	r3, [r7, #8]
 8003bbc:	2b80      	cmp	r3, #128	; 0x80
 8003bbe:	d05e      	beq.n	8003c7e <PWMChannelConfig+0xc76>
 8003bc0:	2b80      	cmp	r3, #128	; 0x80
 8003bc2:	d811      	bhi.n	8003be8 <PWMChannelConfig+0xbe0>
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	d042      	beq.n	8003c4e <PWMChannelConfig+0xc46>
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d806      	bhi.n	8003bda <PWMChannelConfig+0xbd2>
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d032      	beq.n	8003c36 <PWMChannelConfig+0xc2e>
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d036      	beq.n	8003c42 <PWMChannelConfig+0xc3a>
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d028      	beq.n	8003c2a <PWMChannelConfig+0xc22>
 8003bd8:	e086      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003bda:	2b20      	cmp	r3, #32
 8003bdc:	d043      	beq.n	8003c66 <PWMChannelConfig+0xc5e>
 8003bde:	2b40      	cmp	r3, #64	; 0x40
 8003be0:	d047      	beq.n	8003c72 <PWMChannelConfig+0xc6a>
 8003be2:	2b10      	cmp	r3, #16
 8003be4:	d039      	beq.n	8003c5a <PWMChannelConfig+0xc52>
 8003be6:	e07f      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003be8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bec:	d05f      	beq.n	8003cae <PWMChannelConfig+0xca6>
 8003bee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bf2:	d809      	bhi.n	8003c08 <PWMChannelConfig+0xc00>
 8003bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bf8:	d04d      	beq.n	8003c96 <PWMChannelConfig+0xc8e>
 8003bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bfe:	d050      	beq.n	8003ca2 <PWMChannelConfig+0xc9a>
 8003c00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c04:	d041      	beq.n	8003c8a <PWMChannelConfig+0xc82>
 8003c06:	e06f      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c0c:	d05b      	beq.n	8003cc6 <PWMChannelConfig+0xcbe>
 8003c0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c12:	d803      	bhi.n	8003c1c <PWMChannelConfig+0xc14>
 8003c14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c18:	d04f      	beq.n	8003cba <PWMChannelConfig+0xcb2>
 8003c1a:	e065      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c20:	d057      	beq.n	8003cd2 <PWMChannelConfig+0xcca>
 8003c22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c26:	d05a      	beq.n	8003cde <PWMChannelConfig+0xcd6>
 8003c28:	e05e      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c2a:	2209      	movs	r2, #9
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7fd fdbb 	bl	80017aa <GPIO_PinAFConfig>
 8003c34:	e058      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c36:	2209      	movs	r2, #9
 8003c38:	2101      	movs	r1, #1
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7fd fdb5 	bl	80017aa <GPIO_PinAFConfig>
 8003c40:	e052      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c42:	2209      	movs	r2, #9
 8003c44:	2102      	movs	r1, #2
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7fd fdaf 	bl	80017aa <GPIO_PinAFConfig>
 8003c4c:	e04c      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c4e:	2209      	movs	r2, #9
 8003c50:	2103      	movs	r1, #3
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f7fd fda9 	bl	80017aa <GPIO_PinAFConfig>
 8003c58:	e046      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c5a:	2209      	movs	r2, #9
 8003c5c:	2104      	movs	r1, #4
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fd fda3 	bl	80017aa <GPIO_PinAFConfig>
 8003c64:	e040      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c66:	2209      	movs	r2, #9
 8003c68:	2105      	movs	r1, #5
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7fd fd9d 	bl	80017aa <GPIO_PinAFConfig>
 8003c70:	e03a      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c72:	2209      	movs	r2, #9
 8003c74:	2106      	movs	r1, #6
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7fd fd97 	bl	80017aa <GPIO_PinAFConfig>
 8003c7c:	e034      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c7e:	2209      	movs	r2, #9
 8003c80:	2107      	movs	r1, #7
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7fd fd91 	bl	80017aa <GPIO_PinAFConfig>
 8003c88:	e02e      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c8a:	2209      	movs	r2, #9
 8003c8c:	2108      	movs	r1, #8
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f7fd fd8b 	bl	80017aa <GPIO_PinAFConfig>
 8003c94:	e028      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003c96:	2209      	movs	r2, #9
 8003c98:	2109      	movs	r1, #9
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7fd fd85 	bl	80017aa <GPIO_PinAFConfig>
 8003ca0:	e022      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003ca2:	2209      	movs	r2, #9
 8003ca4:	210a      	movs	r1, #10
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7fd fd7f 	bl	80017aa <GPIO_PinAFConfig>
 8003cac:	e01c      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003cae:	2209      	movs	r2, #9
 8003cb0:	210b      	movs	r1, #11
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7fd fd79 	bl	80017aa <GPIO_PinAFConfig>
 8003cb8:	e016      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003cba:	2209      	movs	r2, #9
 8003cbc:	210c      	movs	r1, #12
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7fd fd73 	bl	80017aa <GPIO_PinAFConfig>
 8003cc4:	e010      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003cc6:	2209      	movs	r2, #9
 8003cc8:	210d      	movs	r1, #13
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7fd fd6d 	bl	80017aa <GPIO_PinAFConfig>
 8003cd0:	e00a      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003cd2:	2209      	movs	r2, #9
 8003cd4:	210e      	movs	r1, #14
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fd fd67 	bl	80017aa <GPIO_PinAFConfig>
 8003cdc:	e004      	b.n	8003ce8 <PWMChannelConfig+0xce0>
 8003cde:	2209      	movs	r2, #9
 8003ce0:	210f      	movs	r1, #15
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7fd fd61 	bl	80017aa <GPIO_PinAFConfig>
 8003ce8:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8003cea:	2370      	movs	r3, #112	; 0x70
 8003cec:	82bb      	strh	r3, [r7, #20]
 8003cee:	e144      	b.n	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM13){
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4a66      	ldr	r2, [pc, #408]	; (8003e8c <PWMChannelConfig+0xe84>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	f040 809b 	bne.w	8003e30 <PWMChannelConfig+0xe28>
		AFConfig(TIM13, GPIOx, GPIO_Pin_x);
 8003cfa:	893b      	ldrh	r3, [r7, #8]
 8003cfc:	2b80      	cmp	r3, #128	; 0x80
 8003cfe:	d05e      	beq.n	8003dbe <PWMChannelConfig+0xdb6>
 8003d00:	2b80      	cmp	r3, #128	; 0x80
 8003d02:	d811      	bhi.n	8003d28 <PWMChannelConfig+0xd20>
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d042      	beq.n	8003d8e <PWMChannelConfig+0xd86>
 8003d08:	2b08      	cmp	r3, #8
 8003d0a:	d806      	bhi.n	8003d1a <PWMChannelConfig+0xd12>
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d032      	beq.n	8003d76 <PWMChannelConfig+0xd6e>
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d036      	beq.n	8003d82 <PWMChannelConfig+0xd7a>
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d028      	beq.n	8003d6a <PWMChannelConfig+0xd62>
 8003d18:	e086      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d1a:	2b20      	cmp	r3, #32
 8003d1c:	d043      	beq.n	8003da6 <PWMChannelConfig+0xd9e>
 8003d1e:	2b40      	cmp	r3, #64	; 0x40
 8003d20:	d047      	beq.n	8003db2 <PWMChannelConfig+0xdaa>
 8003d22:	2b10      	cmp	r3, #16
 8003d24:	d039      	beq.n	8003d9a <PWMChannelConfig+0xd92>
 8003d26:	e07f      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d2c:	d05f      	beq.n	8003dee <PWMChannelConfig+0xde6>
 8003d2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d32:	d809      	bhi.n	8003d48 <PWMChannelConfig+0xd40>
 8003d34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d38:	d04d      	beq.n	8003dd6 <PWMChannelConfig+0xdce>
 8003d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d3e:	d050      	beq.n	8003de2 <PWMChannelConfig+0xdda>
 8003d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d44:	d041      	beq.n	8003dca <PWMChannelConfig+0xdc2>
 8003d46:	e06f      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d4c:	d05b      	beq.n	8003e06 <PWMChannelConfig+0xdfe>
 8003d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d52:	d803      	bhi.n	8003d5c <PWMChannelConfig+0xd54>
 8003d54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d58:	d04f      	beq.n	8003dfa <PWMChannelConfig+0xdf2>
 8003d5a:	e065      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d60:	d057      	beq.n	8003e12 <PWMChannelConfig+0xe0a>
 8003d62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d66:	d05a      	beq.n	8003e1e <PWMChannelConfig+0xe16>
 8003d68:	e05e      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d6a:	2209      	movs	r2, #9
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7fd fd1b 	bl	80017aa <GPIO_PinAFConfig>
 8003d74:	e058      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d76:	2209      	movs	r2, #9
 8003d78:	2101      	movs	r1, #1
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fd fd15 	bl	80017aa <GPIO_PinAFConfig>
 8003d80:	e052      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d82:	2209      	movs	r2, #9
 8003d84:	2102      	movs	r1, #2
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fd fd0f 	bl	80017aa <GPIO_PinAFConfig>
 8003d8c:	e04c      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d8e:	2209      	movs	r2, #9
 8003d90:	2103      	movs	r1, #3
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7fd fd09 	bl	80017aa <GPIO_PinAFConfig>
 8003d98:	e046      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003d9a:	2209      	movs	r2, #9
 8003d9c:	2104      	movs	r1, #4
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7fd fd03 	bl	80017aa <GPIO_PinAFConfig>
 8003da4:	e040      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003da6:	2209      	movs	r2, #9
 8003da8:	2105      	movs	r1, #5
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f7fd fcfd 	bl	80017aa <GPIO_PinAFConfig>
 8003db0:	e03a      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003db2:	2209      	movs	r2, #9
 8003db4:	2106      	movs	r1, #6
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f7fd fcf7 	bl	80017aa <GPIO_PinAFConfig>
 8003dbc:	e034      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003dbe:	2209      	movs	r2, #9
 8003dc0:	2107      	movs	r1, #7
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7fd fcf1 	bl	80017aa <GPIO_PinAFConfig>
 8003dc8:	e02e      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003dca:	2209      	movs	r2, #9
 8003dcc:	2108      	movs	r1, #8
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd fceb 	bl	80017aa <GPIO_PinAFConfig>
 8003dd4:	e028      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003dd6:	2209      	movs	r2, #9
 8003dd8:	2109      	movs	r1, #9
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7fd fce5 	bl	80017aa <GPIO_PinAFConfig>
 8003de0:	e022      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003de2:	2209      	movs	r2, #9
 8003de4:	210a      	movs	r1, #10
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7fd fcdf 	bl	80017aa <GPIO_PinAFConfig>
 8003dec:	e01c      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003dee:	2209      	movs	r2, #9
 8003df0:	210b      	movs	r1, #11
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fd fcd9 	bl	80017aa <GPIO_PinAFConfig>
 8003df8:	e016      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003dfa:	2209      	movs	r2, #9
 8003dfc:	210c      	movs	r1, #12
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fd fcd3 	bl	80017aa <GPIO_PinAFConfig>
 8003e04:	e010      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003e06:	2209      	movs	r2, #9
 8003e08:	210d      	movs	r1, #13
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7fd fccd 	bl	80017aa <GPIO_PinAFConfig>
 8003e10:	e00a      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003e12:	2209      	movs	r2, #9
 8003e14:	210e      	movs	r1, #14
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f7fd fcc7 	bl	80017aa <GPIO_PinAFConfig>
 8003e1c:	e004      	b.n	8003e28 <PWMChannelConfig+0xe20>
 8003e1e:	2209      	movs	r2, #9
 8003e20:	210f      	movs	r1, #15
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7fd fcc1 	bl	80017aa <GPIO_PinAFConfig>
 8003e28:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8003e2a:	2370      	movs	r3, #112	; 0x70
 8003e2c:	82bb      	strh	r3, [r7, #20]
 8003e2e:	e0a4      	b.n	8003f7a <PWMChannelConfig+0xf72>
	}else if(Timer == TIM14){
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4a17      	ldr	r2, [pc, #92]	; (8003e90 <PWMChannelConfig+0xe88>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	f040 80a0 	bne.w	8003f7a <PWMChannelConfig+0xf72>
		AFConfig(TIM14, GPIOx, GPIO_Pin_x);
 8003e3a:	893b      	ldrh	r3, [r7, #8]
 8003e3c:	2b80      	cmp	r3, #128	; 0x80
 8003e3e:	d064      	beq.n	8003f0a <PWMChannelConfig+0xf02>
 8003e40:	2b80      	cmp	r3, #128	; 0x80
 8003e42:	d811      	bhi.n	8003e68 <PWMChannelConfig+0xe60>
 8003e44:	2b08      	cmp	r3, #8
 8003e46:	d048      	beq.n	8003eda <PWMChannelConfig+0xed2>
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d806      	bhi.n	8003e5a <PWMChannelConfig+0xe52>
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d038      	beq.n	8003ec2 <PWMChannelConfig+0xeba>
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d03c      	beq.n	8003ece <PWMChannelConfig+0xec6>
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d02e      	beq.n	8003eb6 <PWMChannelConfig+0xeae>
 8003e58:	e08c      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003e5a:	2b20      	cmp	r3, #32
 8003e5c:	d049      	beq.n	8003ef2 <PWMChannelConfig+0xeea>
 8003e5e:	2b40      	cmp	r3, #64	; 0x40
 8003e60:	d04d      	beq.n	8003efe <PWMChannelConfig+0xef6>
 8003e62:	2b10      	cmp	r3, #16
 8003e64:	d03f      	beq.n	8003ee6 <PWMChannelConfig+0xede>
 8003e66:	e085      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003e68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e6c:	d065      	beq.n	8003f3a <PWMChannelConfig+0xf32>
 8003e6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e72:	d80f      	bhi.n	8003e94 <PWMChannelConfig+0xe8c>
 8003e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e78:	d053      	beq.n	8003f22 <PWMChannelConfig+0xf1a>
 8003e7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e7e:	d056      	beq.n	8003f2e <PWMChannelConfig+0xf26>
 8003e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e84:	d047      	beq.n	8003f16 <PWMChannelConfig+0xf0e>
 8003e86:	e075      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003e88:	40001800 	.word	0x40001800
 8003e8c:	40001c00 	.word	0x40001c00
 8003e90:	40002000 	.word	0x40002000
 8003e94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e98:	d05b      	beq.n	8003f52 <PWMChannelConfig+0xf4a>
 8003e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e9e:	d803      	bhi.n	8003ea8 <PWMChannelConfig+0xea0>
 8003ea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ea4:	d04f      	beq.n	8003f46 <PWMChannelConfig+0xf3e>
 8003ea6:	e065      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003ea8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003eac:	d057      	beq.n	8003f5e <PWMChannelConfig+0xf56>
 8003eae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eb2:	d05a      	beq.n	8003f6a <PWMChannelConfig+0xf62>
 8003eb4:	e05e      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003eb6:	2209      	movs	r2, #9
 8003eb8:	2100      	movs	r1, #0
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7fd fc75 	bl	80017aa <GPIO_PinAFConfig>
 8003ec0:	e058      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003ec2:	2209      	movs	r2, #9
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fd fc6f 	bl	80017aa <GPIO_PinAFConfig>
 8003ecc:	e052      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003ece:	2209      	movs	r2, #9
 8003ed0:	2102      	movs	r1, #2
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7fd fc69 	bl	80017aa <GPIO_PinAFConfig>
 8003ed8:	e04c      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003eda:	2209      	movs	r2, #9
 8003edc:	2103      	movs	r1, #3
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7fd fc63 	bl	80017aa <GPIO_PinAFConfig>
 8003ee4:	e046      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003ee6:	2209      	movs	r2, #9
 8003ee8:	2104      	movs	r1, #4
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7fd fc5d 	bl	80017aa <GPIO_PinAFConfig>
 8003ef0:	e040      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003ef2:	2209      	movs	r2, #9
 8003ef4:	2105      	movs	r1, #5
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7fd fc57 	bl	80017aa <GPIO_PinAFConfig>
 8003efc:	e03a      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003efe:	2209      	movs	r2, #9
 8003f00:	2106      	movs	r1, #6
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7fd fc51 	bl	80017aa <GPIO_PinAFConfig>
 8003f08:	e034      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f0a:	2209      	movs	r2, #9
 8003f0c:	2107      	movs	r1, #7
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7fd fc4b 	bl	80017aa <GPIO_PinAFConfig>
 8003f14:	e02e      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f16:	2209      	movs	r2, #9
 8003f18:	2108      	movs	r1, #8
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fd fc45 	bl	80017aa <GPIO_PinAFConfig>
 8003f20:	e028      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f22:	2209      	movs	r2, #9
 8003f24:	2109      	movs	r1, #9
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7fd fc3f 	bl	80017aa <GPIO_PinAFConfig>
 8003f2c:	e022      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f2e:	2209      	movs	r2, #9
 8003f30:	210a      	movs	r1, #10
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7fd fc39 	bl	80017aa <GPIO_PinAFConfig>
 8003f38:	e01c      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f3a:	2209      	movs	r2, #9
 8003f3c:	210b      	movs	r1, #11
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7fd fc33 	bl	80017aa <GPIO_PinAFConfig>
 8003f44:	e016      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f46:	2209      	movs	r2, #9
 8003f48:	210c      	movs	r1, #12
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7fd fc2d 	bl	80017aa <GPIO_PinAFConfig>
 8003f50:	e010      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f52:	2209      	movs	r2, #9
 8003f54:	210d      	movs	r1, #13
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f7fd fc27 	bl	80017aa <GPIO_PinAFConfig>
 8003f5c:	e00a      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f5e:	2209      	movs	r2, #9
 8003f60:	210e      	movs	r1, #14
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7fd fc21 	bl	80017aa <GPIO_PinAFConfig>
 8003f68:	e004      	b.n	8003f74 <PWMChannelConfig+0xf6c>
 8003f6a:	2209      	movs	r2, #9
 8003f6c:	210f      	movs	r1, #15
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7fd fc1b 	bl	80017aa <GPIO_PinAFConfig>
 8003f74:	bf00      	nop
		PWM_TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;
 8003f76:	2370      	movs	r3, #112	; 0x70
 8003f78:	82bb      	strh	r3, [r7, #20]
	}


	PWM_TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	82fb      	strh	r3, [r7, #22]

	switch(Channel){
 8003f7e:	7afb      	ldrb	r3, [r7, #11]
 8003f80:	2b03      	cmp	r3, #3
 8003f82:	d837      	bhi.n	8003ff4 <PWMChannelConfig+0xfec>
 8003f84:	a201      	add	r2, pc, #4	; (adr r2, 8003f8c <PWMChannelConfig+0xf84>)
 8003f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8a:	bf00      	nop
 8003f8c:	08003f9d 	.word	0x08003f9d
 8003f90:	08003fb3 	.word	0x08003fb3
 8003f94:	08003fc9 	.word	0x08003fc9
 8003f98:	08003fdf 	.word	0x08003fdf

		case PWM_CHANNEL_1 :	TIM_OC1Init(Timer, &PWM_TIM_OCInitStructure);
 8003f9c:	f107 0314 	add.w	r3, r7, #20
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f7fe f8b6 	bl	8002114 <TIM_OC1Init>
								TIM_OC1PreloadConfig(Timer, TIM_OCPreload_Enable);
 8003fa8:	2108      	movs	r1, #8
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f7fe faa2 	bl	80024f4 <TIM_OC1PreloadConfig>
								break;
 8003fb0:	e020      	b.n	8003ff4 <PWMChannelConfig+0xfec>

		case PWM_CHANNEL_2 :	TIM_OC2Init(Timer, &PWM_TIM_OCInitStructure);
 8003fb2:	f107 0314 	add.w	r3, r7, #20
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f7fe f925 	bl	8002208 <TIM_OC2Init>
								TIM_OC2PreloadConfig(Timer, TIM_OCPreload_Enable);
 8003fbe:	2108      	movs	r1, #8
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f7fe fab3 	bl	800252c <TIM_OC2PreloadConfig>
								break;
 8003fc6:	e015      	b.n	8003ff4 <PWMChannelConfig+0xfec>

		case PWM_CHANNEL_3 :	TIM_OC3Init(Timer, &PWM_TIM_OCInitStructure);
 8003fc8:	f107 0314 	add.w	r3, r7, #20
 8003fcc:	4619      	mov	r1, r3
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f7fe f9a2 	bl	8002318 <TIM_OC3Init>
								TIM_OC3PreloadConfig(Timer, TIM_OCPreload_Enable);
 8003fd4:	2108      	movs	r1, #8
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f7fe fac6 	bl	8002568 <TIM_OC3PreloadConfig>
								break;
 8003fdc:	e00a      	b.n	8003ff4 <PWMChannelConfig+0xfec>

		case PWM_CHANNEL_4 :	TIM_OC4Init(Timer, &PWM_TIM_OCInitStructure);
 8003fde:	f107 0314 	add.w	r3, r7, #20
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f7fe fa1d 	bl	8002424 <TIM_OC4Init>
								TIM_OC4PreloadConfig(Timer, TIM_OCPreload_Enable);
 8003fea:	2108      	movs	r1, #8
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f7fe fad7 	bl	80025a0 <TIM_OC4PreloadConfig>
								break;
 8003ff2:	bf00      	nop

	}

	TIM_ARRPreloadConfig(Timer, ENABLE);
 8003ff4:	2101      	movs	r1, #1
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f7fe f84c 	bl	8002094 <TIM_ARRPreloadConfig>

}
 8003ffc:	bf00      	nop
 8003ffe:	3728      	adds	r7, #40	; 0x28
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <QEIInit>:
 * 						  QEIInit(QEI6, 3, 8, GPIOE, GPIO_Pin_9, GPIOE, GPIO_Pin_11);	//Initialize QEI6
 */

void QEIInit(QEI_TypeDef QEIx, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af02      	add	r7, sp, #8
 800400a:	607b      	str	r3, [r7, #4]
 800400c:	4603      	mov	r3, r0
 800400e:	73fb      	strb	r3, [r7, #15]
 8004010:	460b      	mov	r3, r1
 8004012:	81bb      	strh	r3, [r7, #12]
 8004014:	4613      	mov	r3, r2
 8004016:	817b      	strh	r3, [r7, #10]
	switch(QEIx)
 8004018:	7bfb      	ldrb	r3, [r7, #15]
 800401a:	3b01      	subs	r3, #1
 800401c:	2b05      	cmp	r3, #5
 800401e:	d857      	bhi.n	80040d0 <QEIInit+0xcc>
 8004020:	a201      	add	r2, pc, #4	; (adr r2, 8004028 <QEIInit+0x24>)
 8004022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004026:	bf00      	nop
 8004028:	08004041 	.word	0x08004041
 800402c:	08004059 	.word	0x08004059
 8004030:	08004071 	.word	0x08004071
 8004034:	08004089 	.word	0x08004089
 8004038:	080040a1 	.word	0x080040a1
 800403c:	080040b9 	.word	0x080040b9
	{
	case QEI1:
		QEI1Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 8004040:	8b3a      	ldrh	r2, [r7, #24]
 8004042:	8979      	ldrh	r1, [r7, #10]
 8004044:	89b8      	ldrh	r0, [r7, #12]
 8004046:	8c3b      	ldrh	r3, [r7, #32]
 8004048:	9301      	str	r3, [sp, #4]
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	4613      	mov	r3, r2
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	f000 f85f 	bl	8004114 <QEI1Init>
		break;
 8004056:	e03c      	b.n	80040d2 <QEIInit+0xce>
	case QEI2:
		QEI2Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 8004058:	8b3a      	ldrh	r2, [r7, #24]
 800405a:	8979      	ldrh	r1, [r7, #10]
 800405c:	89b8      	ldrh	r0, [r7, #12]
 800405e:	8c3b      	ldrh	r3, [r7, #32]
 8004060:	9301      	str	r3, [sp, #4]
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	4613      	mov	r3, r2
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	f000 f9e9 	bl	8004440 <QEI2Init>
		break;
 800406e:	e030      	b.n	80040d2 <QEIInit+0xce>
	case QEI3:
		QEI3Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 8004070:	8b3a      	ldrh	r2, [r7, #24]
 8004072:	8979      	ldrh	r1, [r7, #10]
 8004074:	89b8      	ldrh	r0, [r7, #12]
 8004076:	8c3b      	ldrh	r3, [r7, #32]
 8004078:	9301      	str	r3, [sp, #4]
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	4613      	mov	r3, r2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	f000 fb77 	bl	8004774 <QEI3Init>
		break;
 8004086:	e024      	b.n	80040d2 <QEIInit+0xce>
	case QEI4:
		QEI4Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 8004088:	8b3a      	ldrh	r2, [r7, #24]
 800408a:	8979      	ldrh	r1, [r7, #10]
 800408c:	89b8      	ldrh	r0, [r7, #12]
 800408e:	8c3b      	ldrh	r3, [r7, #32]
 8004090:	9301      	str	r3, [sp, #4]
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	4613      	mov	r3, r2
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	f000 fd01 	bl	8004aa0 <QEI4Init>
		break;
 800409e:	e018      	b.n	80040d2 <QEIInit+0xce>
	case QEI5:
		QEI5Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 80040a0:	8b3a      	ldrh	r2, [r7, #24]
 80040a2:	8979      	ldrh	r1, [r7, #10]
 80040a4:	89b8      	ldrh	r0, [r7, #12]
 80040a6:	8c3b      	ldrh	r3, [r7, #32]
 80040a8:	9301      	str	r3, [sp, #4]
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	4613      	mov	r3, r2
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	f000 fe8b 	bl	8004dcc <QEI5Init>
		break;
 80040b6:	e00c      	b.n	80040d2 <QEIInit+0xce>
	case QEI6:
		QEI6Init(preemptionpriority,subpriority, GPIOx_pulseA, GPIO_Pin_pulseA, GPIOx_pulseB, GPIO_Pin_pulseB);
 80040b8:	8b3a      	ldrh	r2, [r7, #24]
 80040ba:	8979      	ldrh	r1, [r7, #10]
 80040bc:	89b8      	ldrh	r0, [r7, #12]
 80040be:	8c3b      	ldrh	r3, [r7, #32]
 80040c0:	9301      	str	r3, [sp, #4]
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	9300      	str	r3, [sp, #0]
 80040c6:	4613      	mov	r3, r2
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	f001 f815 	bl	80050f8 <QEI6Init>
		break;
 80040ce:	e000      	b.n	80040d2 <QEIInit+0xce>
	default: break;
 80040d0:	bf00      	nop
	}
}
 80040d2:	bf00      	nop
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop

080040dc <QEIDelay>:
 * Function Return		: None
 * Function Example		: QEIDelay(100);
 */

void QEIDelay(uint8_t value)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	4603      	mov	r3, r0
 80040e4:	71fb      	strb	r3, [r7, #7]
	uint8_t currentvalues;
	value = value * 8400;
 80040e6:	79fb      	ldrb	r3, [r7, #7]
 80040e8:	461a      	mov	r2, r3
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	71fb      	strb	r3, [r7, #7]
	while(currentvalues < value)
 80040f2:	e002      	b.n	80040fa <QEIDelay+0x1e>
	{
		currentvalues++;
 80040f4:	7bfb      	ldrb	r3, [r7, #15]
 80040f6:	3301      	adds	r3, #1
 80040f8:	73fb      	strb	r3, [r7, #15]
	while(currentvalues < value)
 80040fa:	7bfa      	ldrb	r2, [r7, #15]
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d3f8      	bcc.n	80040f4 <QEIDelay+0x18>
	}
	currentvalues = 0;
 8004102:	2300      	movs	r3, #0
 8004104:	73fb      	strb	r3, [r7, #15]
}
 8004106:	bf00      	nop
 8004108:	3714      	adds	r7, #20
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
	...

08004114 <QEI1Init>:
 * Function Example		: QEI1Init();
 */

void QEI1Init(uint16_t preemptionpriority, uint16_t subpriority,
				  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af02      	add	r7, sp, #8
 800411a:	60ba      	str	r2, [r7, #8]
 800411c:	461a      	mov	r2, r3
 800411e:	4603      	mov	r3, r0
 8004120:	81fb      	strh	r3, [r7, #14]
 8004122:	460b      	mov	r3, r1
 8004124:	81bb      	strh	r3, [r7, #12]
 8004126:	4613      	mov	r3, r2
 8004128:	80fb      	strh	r3, [r7, #6]

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800412a:	2101      	movs	r1, #1
 800412c:	2001      	movs	r0, #1
 800412e:	f7fd ff05 	bl	8001f3c <RCC_APB2PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004132:	88f9      	ldrh	r1, [r7, #6]
 8004134:	2301      	movs	r3, #1
 8004136:	9301      	str	r3, [sp, #4]
 8004138:	2302      	movs	r3, #2
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	2300      	movs	r3, #0
 800413e:	2202      	movs	r2, #2
 8004140:	68b8      	ldr	r0, [r7, #8]
 8004142:	f7fe fcb7 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004146:	8bb9      	ldrh	r1, [r7, #28]
 8004148:	2301      	movs	r3, #1
 800414a:	9301      	str	r3, [sp, #4]
 800414c:	2302      	movs	r3, #2
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	2300      	movs	r3, #0
 8004152:	2202      	movs	r2, #2
 8004154:	69b8      	ldr	r0, [r7, #24]
 8004156:	f7fe fcad 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(TIM1,GPIOx_pulseA, GPIO_Pin_pulseA);
 800415a:	88fb      	ldrh	r3, [r7, #6]
 800415c:	2b80      	cmp	r3, #128	; 0x80
 800415e:	d05e      	beq.n	800421e <QEI1Init+0x10a>
 8004160:	2b80      	cmp	r3, #128	; 0x80
 8004162:	d811      	bhi.n	8004188 <QEI1Init+0x74>
 8004164:	2b08      	cmp	r3, #8
 8004166:	d042      	beq.n	80041ee <QEI1Init+0xda>
 8004168:	2b08      	cmp	r3, #8
 800416a:	d806      	bhi.n	800417a <QEI1Init+0x66>
 800416c:	2b02      	cmp	r3, #2
 800416e:	d032      	beq.n	80041d6 <QEI1Init+0xc2>
 8004170:	2b04      	cmp	r3, #4
 8004172:	d036      	beq.n	80041e2 <QEI1Init+0xce>
 8004174:	2b01      	cmp	r3, #1
 8004176:	d028      	beq.n	80041ca <QEI1Init+0xb6>
 8004178:	e086      	b.n	8004288 <QEI1Init+0x174>
 800417a:	2b20      	cmp	r3, #32
 800417c:	d043      	beq.n	8004206 <QEI1Init+0xf2>
 800417e:	2b40      	cmp	r3, #64	; 0x40
 8004180:	d047      	beq.n	8004212 <QEI1Init+0xfe>
 8004182:	2b10      	cmp	r3, #16
 8004184:	d039      	beq.n	80041fa <QEI1Init+0xe6>
 8004186:	e07f      	b.n	8004288 <QEI1Init+0x174>
 8004188:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800418c:	d05f      	beq.n	800424e <QEI1Init+0x13a>
 800418e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004192:	d809      	bhi.n	80041a8 <QEI1Init+0x94>
 8004194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004198:	d04d      	beq.n	8004236 <QEI1Init+0x122>
 800419a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800419e:	d050      	beq.n	8004242 <QEI1Init+0x12e>
 80041a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041a4:	d041      	beq.n	800422a <QEI1Init+0x116>
 80041a6:	e06f      	b.n	8004288 <QEI1Init+0x174>
 80041a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041ac:	d05b      	beq.n	8004266 <QEI1Init+0x152>
 80041ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041b2:	d803      	bhi.n	80041bc <QEI1Init+0xa8>
 80041b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041b8:	d04f      	beq.n	800425a <QEI1Init+0x146>
 80041ba:	e065      	b.n	8004288 <QEI1Init+0x174>
 80041bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041c0:	d057      	beq.n	8004272 <QEI1Init+0x15e>
 80041c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041c6:	d05a      	beq.n	800427e <QEI1Init+0x16a>
 80041c8:	e05e      	b.n	8004288 <QEI1Init+0x174>
 80041ca:	2201      	movs	r2, #1
 80041cc:	2100      	movs	r1, #0
 80041ce:	68b8      	ldr	r0, [r7, #8]
 80041d0:	f7fd faeb 	bl	80017aa <GPIO_PinAFConfig>
 80041d4:	e058      	b.n	8004288 <QEI1Init+0x174>
 80041d6:	2201      	movs	r2, #1
 80041d8:	2101      	movs	r1, #1
 80041da:	68b8      	ldr	r0, [r7, #8]
 80041dc:	f7fd fae5 	bl	80017aa <GPIO_PinAFConfig>
 80041e0:	e052      	b.n	8004288 <QEI1Init+0x174>
 80041e2:	2201      	movs	r2, #1
 80041e4:	2102      	movs	r1, #2
 80041e6:	68b8      	ldr	r0, [r7, #8]
 80041e8:	f7fd fadf 	bl	80017aa <GPIO_PinAFConfig>
 80041ec:	e04c      	b.n	8004288 <QEI1Init+0x174>
 80041ee:	2201      	movs	r2, #1
 80041f0:	2103      	movs	r1, #3
 80041f2:	68b8      	ldr	r0, [r7, #8]
 80041f4:	f7fd fad9 	bl	80017aa <GPIO_PinAFConfig>
 80041f8:	e046      	b.n	8004288 <QEI1Init+0x174>
 80041fa:	2201      	movs	r2, #1
 80041fc:	2104      	movs	r1, #4
 80041fe:	68b8      	ldr	r0, [r7, #8]
 8004200:	f7fd fad3 	bl	80017aa <GPIO_PinAFConfig>
 8004204:	e040      	b.n	8004288 <QEI1Init+0x174>
 8004206:	2201      	movs	r2, #1
 8004208:	2105      	movs	r1, #5
 800420a:	68b8      	ldr	r0, [r7, #8]
 800420c:	f7fd facd 	bl	80017aa <GPIO_PinAFConfig>
 8004210:	e03a      	b.n	8004288 <QEI1Init+0x174>
 8004212:	2201      	movs	r2, #1
 8004214:	2106      	movs	r1, #6
 8004216:	68b8      	ldr	r0, [r7, #8]
 8004218:	f7fd fac7 	bl	80017aa <GPIO_PinAFConfig>
 800421c:	e034      	b.n	8004288 <QEI1Init+0x174>
 800421e:	2201      	movs	r2, #1
 8004220:	2107      	movs	r1, #7
 8004222:	68b8      	ldr	r0, [r7, #8]
 8004224:	f7fd fac1 	bl	80017aa <GPIO_PinAFConfig>
 8004228:	e02e      	b.n	8004288 <QEI1Init+0x174>
 800422a:	2201      	movs	r2, #1
 800422c:	2108      	movs	r1, #8
 800422e:	68b8      	ldr	r0, [r7, #8]
 8004230:	f7fd fabb 	bl	80017aa <GPIO_PinAFConfig>
 8004234:	e028      	b.n	8004288 <QEI1Init+0x174>
 8004236:	2201      	movs	r2, #1
 8004238:	2109      	movs	r1, #9
 800423a:	68b8      	ldr	r0, [r7, #8]
 800423c:	f7fd fab5 	bl	80017aa <GPIO_PinAFConfig>
 8004240:	e022      	b.n	8004288 <QEI1Init+0x174>
 8004242:	2201      	movs	r2, #1
 8004244:	210a      	movs	r1, #10
 8004246:	68b8      	ldr	r0, [r7, #8]
 8004248:	f7fd faaf 	bl	80017aa <GPIO_PinAFConfig>
 800424c:	e01c      	b.n	8004288 <QEI1Init+0x174>
 800424e:	2201      	movs	r2, #1
 8004250:	210b      	movs	r1, #11
 8004252:	68b8      	ldr	r0, [r7, #8]
 8004254:	f7fd faa9 	bl	80017aa <GPIO_PinAFConfig>
 8004258:	e016      	b.n	8004288 <QEI1Init+0x174>
 800425a:	2201      	movs	r2, #1
 800425c:	210c      	movs	r1, #12
 800425e:	68b8      	ldr	r0, [r7, #8]
 8004260:	f7fd faa3 	bl	80017aa <GPIO_PinAFConfig>
 8004264:	e010      	b.n	8004288 <QEI1Init+0x174>
 8004266:	2201      	movs	r2, #1
 8004268:	210d      	movs	r1, #13
 800426a:	68b8      	ldr	r0, [r7, #8]
 800426c:	f7fd fa9d 	bl	80017aa <GPIO_PinAFConfig>
 8004270:	e00a      	b.n	8004288 <QEI1Init+0x174>
 8004272:	2201      	movs	r2, #1
 8004274:	210e      	movs	r1, #14
 8004276:	68b8      	ldr	r0, [r7, #8]
 8004278:	f7fd fa97 	bl	80017aa <GPIO_PinAFConfig>
 800427c:	e004      	b.n	8004288 <QEI1Init+0x174>
 800427e:	2201      	movs	r2, #1
 8004280:	210f      	movs	r1, #15
 8004282:	68b8      	ldr	r0, [r7, #8]
 8004284:	f7fd fa91 	bl	80017aa <GPIO_PinAFConfig>
 8004288:	bf00      	nop
	AFConfig(TIM1,GPIOx_pulseB, GPIO_Pin_pulseB);
 800428a:	8bbb      	ldrh	r3, [r7, #28]
 800428c:	2b80      	cmp	r3, #128	; 0x80
 800428e:	d05e      	beq.n	800434e <QEI1Init+0x23a>
 8004290:	2b80      	cmp	r3, #128	; 0x80
 8004292:	d811      	bhi.n	80042b8 <QEI1Init+0x1a4>
 8004294:	2b08      	cmp	r3, #8
 8004296:	d042      	beq.n	800431e <QEI1Init+0x20a>
 8004298:	2b08      	cmp	r3, #8
 800429a:	d806      	bhi.n	80042aa <QEI1Init+0x196>
 800429c:	2b02      	cmp	r3, #2
 800429e:	d032      	beq.n	8004306 <QEI1Init+0x1f2>
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d036      	beq.n	8004312 <QEI1Init+0x1fe>
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d028      	beq.n	80042fa <QEI1Init+0x1e6>
 80042a8:	e086      	b.n	80043b8 <QEI1Init+0x2a4>
 80042aa:	2b20      	cmp	r3, #32
 80042ac:	d043      	beq.n	8004336 <QEI1Init+0x222>
 80042ae:	2b40      	cmp	r3, #64	; 0x40
 80042b0:	d047      	beq.n	8004342 <QEI1Init+0x22e>
 80042b2:	2b10      	cmp	r3, #16
 80042b4:	d039      	beq.n	800432a <QEI1Init+0x216>
 80042b6:	e07f      	b.n	80043b8 <QEI1Init+0x2a4>
 80042b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042bc:	d05f      	beq.n	800437e <QEI1Init+0x26a>
 80042be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042c2:	d809      	bhi.n	80042d8 <QEI1Init+0x1c4>
 80042c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042c8:	d04d      	beq.n	8004366 <QEI1Init+0x252>
 80042ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ce:	d050      	beq.n	8004372 <QEI1Init+0x25e>
 80042d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042d4:	d041      	beq.n	800435a <QEI1Init+0x246>
 80042d6:	e06f      	b.n	80043b8 <QEI1Init+0x2a4>
 80042d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042dc:	d05b      	beq.n	8004396 <QEI1Init+0x282>
 80042de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042e2:	d803      	bhi.n	80042ec <QEI1Init+0x1d8>
 80042e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e8:	d04f      	beq.n	800438a <QEI1Init+0x276>
 80042ea:	e065      	b.n	80043b8 <QEI1Init+0x2a4>
 80042ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042f0:	d057      	beq.n	80043a2 <QEI1Init+0x28e>
 80042f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042f6:	d05a      	beq.n	80043ae <QEI1Init+0x29a>
 80042f8:	e05e      	b.n	80043b8 <QEI1Init+0x2a4>
 80042fa:	2201      	movs	r2, #1
 80042fc:	2100      	movs	r1, #0
 80042fe:	69b8      	ldr	r0, [r7, #24]
 8004300:	f7fd fa53 	bl	80017aa <GPIO_PinAFConfig>
 8004304:	e058      	b.n	80043b8 <QEI1Init+0x2a4>
 8004306:	2201      	movs	r2, #1
 8004308:	2101      	movs	r1, #1
 800430a:	69b8      	ldr	r0, [r7, #24]
 800430c:	f7fd fa4d 	bl	80017aa <GPIO_PinAFConfig>
 8004310:	e052      	b.n	80043b8 <QEI1Init+0x2a4>
 8004312:	2201      	movs	r2, #1
 8004314:	2102      	movs	r1, #2
 8004316:	69b8      	ldr	r0, [r7, #24]
 8004318:	f7fd fa47 	bl	80017aa <GPIO_PinAFConfig>
 800431c:	e04c      	b.n	80043b8 <QEI1Init+0x2a4>
 800431e:	2201      	movs	r2, #1
 8004320:	2103      	movs	r1, #3
 8004322:	69b8      	ldr	r0, [r7, #24]
 8004324:	f7fd fa41 	bl	80017aa <GPIO_PinAFConfig>
 8004328:	e046      	b.n	80043b8 <QEI1Init+0x2a4>
 800432a:	2201      	movs	r2, #1
 800432c:	2104      	movs	r1, #4
 800432e:	69b8      	ldr	r0, [r7, #24]
 8004330:	f7fd fa3b 	bl	80017aa <GPIO_PinAFConfig>
 8004334:	e040      	b.n	80043b8 <QEI1Init+0x2a4>
 8004336:	2201      	movs	r2, #1
 8004338:	2105      	movs	r1, #5
 800433a:	69b8      	ldr	r0, [r7, #24]
 800433c:	f7fd fa35 	bl	80017aa <GPIO_PinAFConfig>
 8004340:	e03a      	b.n	80043b8 <QEI1Init+0x2a4>
 8004342:	2201      	movs	r2, #1
 8004344:	2106      	movs	r1, #6
 8004346:	69b8      	ldr	r0, [r7, #24]
 8004348:	f7fd fa2f 	bl	80017aa <GPIO_PinAFConfig>
 800434c:	e034      	b.n	80043b8 <QEI1Init+0x2a4>
 800434e:	2201      	movs	r2, #1
 8004350:	2107      	movs	r1, #7
 8004352:	69b8      	ldr	r0, [r7, #24]
 8004354:	f7fd fa29 	bl	80017aa <GPIO_PinAFConfig>
 8004358:	e02e      	b.n	80043b8 <QEI1Init+0x2a4>
 800435a:	2201      	movs	r2, #1
 800435c:	2108      	movs	r1, #8
 800435e:	69b8      	ldr	r0, [r7, #24]
 8004360:	f7fd fa23 	bl	80017aa <GPIO_PinAFConfig>
 8004364:	e028      	b.n	80043b8 <QEI1Init+0x2a4>
 8004366:	2201      	movs	r2, #1
 8004368:	2109      	movs	r1, #9
 800436a:	69b8      	ldr	r0, [r7, #24]
 800436c:	f7fd fa1d 	bl	80017aa <GPIO_PinAFConfig>
 8004370:	e022      	b.n	80043b8 <QEI1Init+0x2a4>
 8004372:	2201      	movs	r2, #1
 8004374:	210a      	movs	r1, #10
 8004376:	69b8      	ldr	r0, [r7, #24]
 8004378:	f7fd fa17 	bl	80017aa <GPIO_PinAFConfig>
 800437c:	e01c      	b.n	80043b8 <QEI1Init+0x2a4>
 800437e:	2201      	movs	r2, #1
 8004380:	210b      	movs	r1, #11
 8004382:	69b8      	ldr	r0, [r7, #24]
 8004384:	f7fd fa11 	bl	80017aa <GPIO_PinAFConfig>
 8004388:	e016      	b.n	80043b8 <QEI1Init+0x2a4>
 800438a:	2201      	movs	r2, #1
 800438c:	210c      	movs	r1, #12
 800438e:	69b8      	ldr	r0, [r7, #24]
 8004390:	f7fd fa0b 	bl	80017aa <GPIO_PinAFConfig>
 8004394:	e010      	b.n	80043b8 <QEI1Init+0x2a4>
 8004396:	2201      	movs	r2, #1
 8004398:	210d      	movs	r1, #13
 800439a:	69b8      	ldr	r0, [r7, #24]
 800439c:	f7fd fa05 	bl	80017aa <GPIO_PinAFConfig>
 80043a0:	e00a      	b.n	80043b8 <QEI1Init+0x2a4>
 80043a2:	2201      	movs	r2, #1
 80043a4:	210e      	movs	r1, #14
 80043a6:	69b8      	ldr	r0, [r7, #24]
 80043a8:	f7fd f9ff 	bl	80017aa <GPIO_PinAFConfig>
 80043ac:	e004      	b.n	80043b8 <QEI1Init+0x2a4>
 80043ae:	2201      	movs	r2, #1
 80043b0:	210f      	movs	r1, #15
 80043b2:	69b8      	ldr	r0, [r7, #24]
 80043b4:	f7fd f9f9 	bl	80017aa <GPIO_PinAFConfig>
 80043b8:	bf00      	nop

	BIOS_QEI1_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 80043ba:	4b1e      	ldr	r3, [pc, #120]	; (8004434 <QEI1Init+0x320>)
 80043bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043c0:	605a      	str	r2, [r3, #4]
	BIOS_QEI1_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80043c2:	4b1c      	ldr	r3, [pc, #112]	; (8004434 <QEI1Init+0x320>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	801a      	strh	r2, [r3, #0]
	BIOS_QEI1_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80043c8:	4b1a      	ldr	r3, [pc, #104]	; (8004434 <QEI1Init+0x320>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	811a      	strh	r2, [r3, #8]
	BIOS_QEI1_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80043ce:	4b19      	ldr	r3, [pc, #100]	; (8004434 <QEI1Init+0x320>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM1, &BIOS_QEI1_TIM_TimeBaseStructure);
 80043d4:	4917      	ldr	r1, [pc, #92]	; (8004434 <QEI1Init+0x320>)
 80043d6:	4818      	ldr	r0, [pc, #96]	; (8004438 <QEI1Init+0x324>)
 80043d8:	f7fd fdf0 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM1, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 80043dc:	2300      	movs	r3, #0
 80043de:	2200      	movs	r2, #0
 80043e0:	2103      	movs	r1, #3
 80043e2:	4815      	ldr	r0, [pc, #84]	; (8004438 <QEI1Init+0x324>)
 80043e4:	f7fe f97f 	bl	80026e6 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM1, ENABLE);
 80043e8:	2101      	movs	r1, #1
 80043ea:	4813      	ldr	r0, [pc, #76]	; (8004438 <QEI1Init+0x324>)
 80043ec:	f7fd fe52 	bl	8002094 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM1, TIM_IT_Update );
 80043f0:	2101      	movs	r1, #1
 80043f2:	4811      	ldr	r0, [pc, #68]	; (8004438 <QEI1Init+0x324>)
 80043f4:	f7fe f966 	bl	80026c4 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM1, TIM_IT_Update, ENABLE);
 80043f8:	2201      	movs	r2, #1
 80043fa:	2101      	movs	r1, #1
 80043fc:	480e      	ldr	r0, [pc, #56]	; (8004438 <QEI1Init+0x324>)
 80043fe:	f7fe f913 	bl	8002628 <TIM_ITConfig>

	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannel = TIM1_UP_TIM10_IRQn;
 8004402:	4b0e      	ldr	r3, [pc, #56]	; (800443c <QEI1Init+0x328>)
 8004404:	2219      	movs	r2, #25
 8004406:	701a      	strb	r2, [r3, #0]
	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8004408:	89fb      	ldrh	r3, [r7, #14]
 800440a:	b2da      	uxtb	r2, r3
 800440c:	4b0b      	ldr	r3, [pc, #44]	; (800443c <QEI1Init+0x328>)
 800440e:	705a      	strb	r2, [r3, #1]
	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8004410:	89bb      	ldrh	r3, [r7, #12]
 8004412:	b2da      	uxtb	r2, r3
 8004414:	4b09      	ldr	r3, [pc, #36]	; (800443c <QEI1Init+0x328>)
 8004416:	709a      	strb	r2, [r3, #2]
	BIOS_QEI1_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004418:	4b08      	ldr	r3, [pc, #32]	; (800443c <QEI1Init+0x328>)
 800441a:	2201      	movs	r2, #1
 800441c:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI1_NVIC_InitStructure);
 800441e:	4807      	ldr	r0, [pc, #28]	; (800443c <QEI1Init+0x328>)
 8004420:	f7fc fb00 	bl	8000a24 <NVIC_Init>
	TIM_Cmd(TIM1, ENABLE);
 8004424:	2101      	movs	r1, #1
 8004426:	4804      	ldr	r0, [pc, #16]	; (8004438 <QEI1Init+0x324>)
 8004428:	f7fd fe54 	bl	80020d4 <TIM_Cmd>
}
 800442c:	bf00      	nop
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	2000013c 	.word	0x2000013c
 8004438:	40010000 	.word	0x40010000
 800443c:	20000148 	.word	0x20000148

08004440 <QEI2Init>:
 * Function Example		: QEI2Init();
 */

void QEI2Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af02      	add	r7, sp, #8
 8004446:	60ba      	str	r2, [r7, #8]
 8004448:	461a      	mov	r2, r3
 800444a:	4603      	mov	r3, r0
 800444c:	81fb      	strh	r3, [r7, #14]
 800444e:	460b      	mov	r3, r1
 8004450:	81bb      	strh	r3, [r7, #12]
 8004452:	4613      	mov	r3, r2
 8004454:	80fb      	strh	r3, [r7, #6]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004456:	2101      	movs	r1, #1
 8004458:	2001      	movs	r0, #1
 800445a:	f7fd fd4f 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 800445e:	88f9      	ldrh	r1, [r7, #6]
 8004460:	2301      	movs	r3, #1
 8004462:	9301      	str	r3, [sp, #4]
 8004464:	2302      	movs	r3, #2
 8004466:	9300      	str	r3, [sp, #0]
 8004468:	2300      	movs	r3, #0
 800446a:	2202      	movs	r2, #2
 800446c:	68b8      	ldr	r0, [r7, #8]
 800446e:	f7fe fb21 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004472:	8bb9      	ldrh	r1, [r7, #28]
 8004474:	2301      	movs	r3, #1
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	2302      	movs	r3, #2
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2300      	movs	r3, #0
 800447e:	2202      	movs	r2, #2
 8004480:	69b8      	ldr	r0, [r7, #24]
 8004482:	f7fe fb17 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(TIM2,GPIOx_pulseA, GPIO_Pin_pulseA);
 8004486:	88fb      	ldrh	r3, [r7, #6]
 8004488:	2b80      	cmp	r3, #128	; 0x80
 800448a:	d05e      	beq.n	800454a <QEI2Init+0x10a>
 800448c:	2b80      	cmp	r3, #128	; 0x80
 800448e:	d811      	bhi.n	80044b4 <QEI2Init+0x74>
 8004490:	2b08      	cmp	r3, #8
 8004492:	d042      	beq.n	800451a <QEI2Init+0xda>
 8004494:	2b08      	cmp	r3, #8
 8004496:	d806      	bhi.n	80044a6 <QEI2Init+0x66>
 8004498:	2b02      	cmp	r3, #2
 800449a:	d032      	beq.n	8004502 <QEI2Init+0xc2>
 800449c:	2b04      	cmp	r3, #4
 800449e:	d036      	beq.n	800450e <QEI2Init+0xce>
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d028      	beq.n	80044f6 <QEI2Init+0xb6>
 80044a4:	e086      	b.n	80045b4 <QEI2Init+0x174>
 80044a6:	2b20      	cmp	r3, #32
 80044a8:	d043      	beq.n	8004532 <QEI2Init+0xf2>
 80044aa:	2b40      	cmp	r3, #64	; 0x40
 80044ac:	d047      	beq.n	800453e <QEI2Init+0xfe>
 80044ae:	2b10      	cmp	r3, #16
 80044b0:	d039      	beq.n	8004526 <QEI2Init+0xe6>
 80044b2:	e07f      	b.n	80045b4 <QEI2Init+0x174>
 80044b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044b8:	d05f      	beq.n	800457a <QEI2Init+0x13a>
 80044ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044be:	d809      	bhi.n	80044d4 <QEI2Init+0x94>
 80044c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044c4:	d04d      	beq.n	8004562 <QEI2Init+0x122>
 80044c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044ca:	d050      	beq.n	800456e <QEI2Init+0x12e>
 80044cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044d0:	d041      	beq.n	8004556 <QEI2Init+0x116>
 80044d2:	e06f      	b.n	80045b4 <QEI2Init+0x174>
 80044d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044d8:	d05b      	beq.n	8004592 <QEI2Init+0x152>
 80044da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044de:	d803      	bhi.n	80044e8 <QEI2Init+0xa8>
 80044e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044e4:	d04f      	beq.n	8004586 <QEI2Init+0x146>
 80044e6:	e065      	b.n	80045b4 <QEI2Init+0x174>
 80044e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044ec:	d057      	beq.n	800459e <QEI2Init+0x15e>
 80044ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044f2:	d05a      	beq.n	80045aa <QEI2Init+0x16a>
 80044f4:	e05e      	b.n	80045b4 <QEI2Init+0x174>
 80044f6:	2201      	movs	r2, #1
 80044f8:	2100      	movs	r1, #0
 80044fa:	68b8      	ldr	r0, [r7, #8]
 80044fc:	f7fd f955 	bl	80017aa <GPIO_PinAFConfig>
 8004500:	e058      	b.n	80045b4 <QEI2Init+0x174>
 8004502:	2201      	movs	r2, #1
 8004504:	2101      	movs	r1, #1
 8004506:	68b8      	ldr	r0, [r7, #8]
 8004508:	f7fd f94f 	bl	80017aa <GPIO_PinAFConfig>
 800450c:	e052      	b.n	80045b4 <QEI2Init+0x174>
 800450e:	2201      	movs	r2, #1
 8004510:	2102      	movs	r1, #2
 8004512:	68b8      	ldr	r0, [r7, #8]
 8004514:	f7fd f949 	bl	80017aa <GPIO_PinAFConfig>
 8004518:	e04c      	b.n	80045b4 <QEI2Init+0x174>
 800451a:	2201      	movs	r2, #1
 800451c:	2103      	movs	r1, #3
 800451e:	68b8      	ldr	r0, [r7, #8]
 8004520:	f7fd f943 	bl	80017aa <GPIO_PinAFConfig>
 8004524:	e046      	b.n	80045b4 <QEI2Init+0x174>
 8004526:	2201      	movs	r2, #1
 8004528:	2104      	movs	r1, #4
 800452a:	68b8      	ldr	r0, [r7, #8]
 800452c:	f7fd f93d 	bl	80017aa <GPIO_PinAFConfig>
 8004530:	e040      	b.n	80045b4 <QEI2Init+0x174>
 8004532:	2201      	movs	r2, #1
 8004534:	2105      	movs	r1, #5
 8004536:	68b8      	ldr	r0, [r7, #8]
 8004538:	f7fd f937 	bl	80017aa <GPIO_PinAFConfig>
 800453c:	e03a      	b.n	80045b4 <QEI2Init+0x174>
 800453e:	2201      	movs	r2, #1
 8004540:	2106      	movs	r1, #6
 8004542:	68b8      	ldr	r0, [r7, #8]
 8004544:	f7fd f931 	bl	80017aa <GPIO_PinAFConfig>
 8004548:	e034      	b.n	80045b4 <QEI2Init+0x174>
 800454a:	2201      	movs	r2, #1
 800454c:	2107      	movs	r1, #7
 800454e:	68b8      	ldr	r0, [r7, #8]
 8004550:	f7fd f92b 	bl	80017aa <GPIO_PinAFConfig>
 8004554:	e02e      	b.n	80045b4 <QEI2Init+0x174>
 8004556:	2201      	movs	r2, #1
 8004558:	2108      	movs	r1, #8
 800455a:	68b8      	ldr	r0, [r7, #8]
 800455c:	f7fd f925 	bl	80017aa <GPIO_PinAFConfig>
 8004560:	e028      	b.n	80045b4 <QEI2Init+0x174>
 8004562:	2201      	movs	r2, #1
 8004564:	2109      	movs	r1, #9
 8004566:	68b8      	ldr	r0, [r7, #8]
 8004568:	f7fd f91f 	bl	80017aa <GPIO_PinAFConfig>
 800456c:	e022      	b.n	80045b4 <QEI2Init+0x174>
 800456e:	2201      	movs	r2, #1
 8004570:	210a      	movs	r1, #10
 8004572:	68b8      	ldr	r0, [r7, #8]
 8004574:	f7fd f919 	bl	80017aa <GPIO_PinAFConfig>
 8004578:	e01c      	b.n	80045b4 <QEI2Init+0x174>
 800457a:	2201      	movs	r2, #1
 800457c:	210b      	movs	r1, #11
 800457e:	68b8      	ldr	r0, [r7, #8]
 8004580:	f7fd f913 	bl	80017aa <GPIO_PinAFConfig>
 8004584:	e016      	b.n	80045b4 <QEI2Init+0x174>
 8004586:	2201      	movs	r2, #1
 8004588:	210c      	movs	r1, #12
 800458a:	68b8      	ldr	r0, [r7, #8]
 800458c:	f7fd f90d 	bl	80017aa <GPIO_PinAFConfig>
 8004590:	e010      	b.n	80045b4 <QEI2Init+0x174>
 8004592:	2201      	movs	r2, #1
 8004594:	210d      	movs	r1, #13
 8004596:	68b8      	ldr	r0, [r7, #8]
 8004598:	f7fd f907 	bl	80017aa <GPIO_PinAFConfig>
 800459c:	e00a      	b.n	80045b4 <QEI2Init+0x174>
 800459e:	2201      	movs	r2, #1
 80045a0:	210e      	movs	r1, #14
 80045a2:	68b8      	ldr	r0, [r7, #8]
 80045a4:	f7fd f901 	bl	80017aa <GPIO_PinAFConfig>
 80045a8:	e004      	b.n	80045b4 <QEI2Init+0x174>
 80045aa:	2201      	movs	r2, #1
 80045ac:	210f      	movs	r1, #15
 80045ae:	68b8      	ldr	r0, [r7, #8]
 80045b0:	f7fd f8fb 	bl	80017aa <GPIO_PinAFConfig>
 80045b4:	bf00      	nop
	AFConfig(TIM2,GPIOx_pulseB, GPIO_Pin_pulseB);
 80045b6:	8bbb      	ldrh	r3, [r7, #28]
 80045b8:	2b80      	cmp	r3, #128	; 0x80
 80045ba:	d05e      	beq.n	800467a <QEI2Init+0x23a>
 80045bc:	2b80      	cmp	r3, #128	; 0x80
 80045be:	d811      	bhi.n	80045e4 <QEI2Init+0x1a4>
 80045c0:	2b08      	cmp	r3, #8
 80045c2:	d042      	beq.n	800464a <QEI2Init+0x20a>
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d806      	bhi.n	80045d6 <QEI2Init+0x196>
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d032      	beq.n	8004632 <QEI2Init+0x1f2>
 80045cc:	2b04      	cmp	r3, #4
 80045ce:	d036      	beq.n	800463e <QEI2Init+0x1fe>
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d028      	beq.n	8004626 <QEI2Init+0x1e6>
 80045d4:	e086      	b.n	80046e4 <QEI2Init+0x2a4>
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	d043      	beq.n	8004662 <QEI2Init+0x222>
 80045da:	2b40      	cmp	r3, #64	; 0x40
 80045dc:	d047      	beq.n	800466e <QEI2Init+0x22e>
 80045de:	2b10      	cmp	r3, #16
 80045e0:	d039      	beq.n	8004656 <QEI2Init+0x216>
 80045e2:	e07f      	b.n	80046e4 <QEI2Init+0x2a4>
 80045e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045e8:	d05f      	beq.n	80046aa <QEI2Init+0x26a>
 80045ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045ee:	d809      	bhi.n	8004604 <QEI2Init+0x1c4>
 80045f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045f4:	d04d      	beq.n	8004692 <QEI2Init+0x252>
 80045f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045fa:	d050      	beq.n	800469e <QEI2Init+0x25e>
 80045fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004600:	d041      	beq.n	8004686 <QEI2Init+0x246>
 8004602:	e06f      	b.n	80046e4 <QEI2Init+0x2a4>
 8004604:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004608:	d05b      	beq.n	80046c2 <QEI2Init+0x282>
 800460a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800460e:	d803      	bhi.n	8004618 <QEI2Init+0x1d8>
 8004610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004614:	d04f      	beq.n	80046b6 <QEI2Init+0x276>
 8004616:	e065      	b.n	80046e4 <QEI2Init+0x2a4>
 8004618:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800461c:	d057      	beq.n	80046ce <QEI2Init+0x28e>
 800461e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004622:	d05a      	beq.n	80046da <QEI2Init+0x29a>
 8004624:	e05e      	b.n	80046e4 <QEI2Init+0x2a4>
 8004626:	2201      	movs	r2, #1
 8004628:	2100      	movs	r1, #0
 800462a:	69b8      	ldr	r0, [r7, #24]
 800462c:	f7fd f8bd 	bl	80017aa <GPIO_PinAFConfig>
 8004630:	e058      	b.n	80046e4 <QEI2Init+0x2a4>
 8004632:	2201      	movs	r2, #1
 8004634:	2101      	movs	r1, #1
 8004636:	69b8      	ldr	r0, [r7, #24]
 8004638:	f7fd f8b7 	bl	80017aa <GPIO_PinAFConfig>
 800463c:	e052      	b.n	80046e4 <QEI2Init+0x2a4>
 800463e:	2201      	movs	r2, #1
 8004640:	2102      	movs	r1, #2
 8004642:	69b8      	ldr	r0, [r7, #24]
 8004644:	f7fd f8b1 	bl	80017aa <GPIO_PinAFConfig>
 8004648:	e04c      	b.n	80046e4 <QEI2Init+0x2a4>
 800464a:	2201      	movs	r2, #1
 800464c:	2103      	movs	r1, #3
 800464e:	69b8      	ldr	r0, [r7, #24]
 8004650:	f7fd f8ab 	bl	80017aa <GPIO_PinAFConfig>
 8004654:	e046      	b.n	80046e4 <QEI2Init+0x2a4>
 8004656:	2201      	movs	r2, #1
 8004658:	2104      	movs	r1, #4
 800465a:	69b8      	ldr	r0, [r7, #24]
 800465c:	f7fd f8a5 	bl	80017aa <GPIO_PinAFConfig>
 8004660:	e040      	b.n	80046e4 <QEI2Init+0x2a4>
 8004662:	2201      	movs	r2, #1
 8004664:	2105      	movs	r1, #5
 8004666:	69b8      	ldr	r0, [r7, #24]
 8004668:	f7fd f89f 	bl	80017aa <GPIO_PinAFConfig>
 800466c:	e03a      	b.n	80046e4 <QEI2Init+0x2a4>
 800466e:	2201      	movs	r2, #1
 8004670:	2106      	movs	r1, #6
 8004672:	69b8      	ldr	r0, [r7, #24]
 8004674:	f7fd f899 	bl	80017aa <GPIO_PinAFConfig>
 8004678:	e034      	b.n	80046e4 <QEI2Init+0x2a4>
 800467a:	2201      	movs	r2, #1
 800467c:	2107      	movs	r1, #7
 800467e:	69b8      	ldr	r0, [r7, #24]
 8004680:	f7fd f893 	bl	80017aa <GPIO_PinAFConfig>
 8004684:	e02e      	b.n	80046e4 <QEI2Init+0x2a4>
 8004686:	2201      	movs	r2, #1
 8004688:	2108      	movs	r1, #8
 800468a:	69b8      	ldr	r0, [r7, #24]
 800468c:	f7fd f88d 	bl	80017aa <GPIO_PinAFConfig>
 8004690:	e028      	b.n	80046e4 <QEI2Init+0x2a4>
 8004692:	2201      	movs	r2, #1
 8004694:	2109      	movs	r1, #9
 8004696:	69b8      	ldr	r0, [r7, #24]
 8004698:	f7fd f887 	bl	80017aa <GPIO_PinAFConfig>
 800469c:	e022      	b.n	80046e4 <QEI2Init+0x2a4>
 800469e:	2201      	movs	r2, #1
 80046a0:	210a      	movs	r1, #10
 80046a2:	69b8      	ldr	r0, [r7, #24]
 80046a4:	f7fd f881 	bl	80017aa <GPIO_PinAFConfig>
 80046a8:	e01c      	b.n	80046e4 <QEI2Init+0x2a4>
 80046aa:	2201      	movs	r2, #1
 80046ac:	210b      	movs	r1, #11
 80046ae:	69b8      	ldr	r0, [r7, #24]
 80046b0:	f7fd f87b 	bl	80017aa <GPIO_PinAFConfig>
 80046b4:	e016      	b.n	80046e4 <QEI2Init+0x2a4>
 80046b6:	2201      	movs	r2, #1
 80046b8:	210c      	movs	r1, #12
 80046ba:	69b8      	ldr	r0, [r7, #24]
 80046bc:	f7fd f875 	bl	80017aa <GPIO_PinAFConfig>
 80046c0:	e010      	b.n	80046e4 <QEI2Init+0x2a4>
 80046c2:	2201      	movs	r2, #1
 80046c4:	210d      	movs	r1, #13
 80046c6:	69b8      	ldr	r0, [r7, #24]
 80046c8:	f7fd f86f 	bl	80017aa <GPIO_PinAFConfig>
 80046cc:	e00a      	b.n	80046e4 <QEI2Init+0x2a4>
 80046ce:	2201      	movs	r2, #1
 80046d0:	210e      	movs	r1, #14
 80046d2:	69b8      	ldr	r0, [r7, #24]
 80046d4:	f7fd f869 	bl	80017aa <GPIO_PinAFConfig>
 80046d8:	e004      	b.n	80046e4 <QEI2Init+0x2a4>
 80046da:	2201      	movs	r2, #1
 80046dc:	210f      	movs	r1, #15
 80046de:	69b8      	ldr	r0, [r7, #24]
 80046e0:	f7fd f863 	bl	80017aa <GPIO_PinAFConfig>
 80046e4:	bf00      	nop

	BIOS_QEI2_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 80046e6:	4b21      	ldr	r3, [pc, #132]	; (800476c <QEI2Init+0x32c>)
 80046e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80046ec:	605a      	str	r2, [r3, #4]
	BIOS_QEI2_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80046ee:	4b1f      	ldr	r3, [pc, #124]	; (800476c <QEI2Init+0x32c>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	801a      	strh	r2, [r3, #0]
	BIOS_QEI2_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80046f4:	4b1d      	ldr	r3, [pc, #116]	; (800476c <QEI2Init+0x32c>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	811a      	strh	r2, [r3, #8]
	BIOS_QEI2_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80046fa:	4b1c      	ldr	r3, [pc, #112]	; (800476c <QEI2Init+0x32c>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM2, &BIOS_QEI2_TIM_TimeBaseStructure);
 8004700:	491a      	ldr	r1, [pc, #104]	; (800476c <QEI2Init+0x32c>)
 8004702:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004706:	f7fd fc59 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM2, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 800470a:	2300      	movs	r3, #0
 800470c:	2200      	movs	r2, #0
 800470e:	2103      	movs	r1, #3
 8004710:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004714:	f7fd ffe7 	bl	80026e6 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM2, ENABLE);
 8004718:	2101      	movs	r1, #1
 800471a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800471e:	f7fd fcb9 	bl	8002094 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8004722:	2101      	movs	r1, #1
 8004724:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004728:	f7fd ffcc 	bl	80026c4 <TIM_ClearITPendingBit>
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 800472c:	2201      	movs	r2, #1
 800472e:	2101      	movs	r1, #1
 8004730:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004734:	f7fd ff78 	bl	8002628 <TIM_ITConfig>

	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8004738:	4b0d      	ldr	r3, [pc, #52]	; (8004770 <QEI2Init+0x330>)
 800473a:	221c      	movs	r2, #28
 800473c:	701a      	strb	r2, [r3, #0]
	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 800473e:	89fb      	ldrh	r3, [r7, #14]
 8004740:	b2da      	uxtb	r2, r3
 8004742:	4b0b      	ldr	r3, [pc, #44]	; (8004770 <QEI2Init+0x330>)
 8004744:	705a      	strb	r2, [r3, #1]
	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8004746:	89bb      	ldrh	r3, [r7, #12]
 8004748:	b2da      	uxtb	r2, r3
 800474a:	4b09      	ldr	r3, [pc, #36]	; (8004770 <QEI2Init+0x330>)
 800474c:	709a      	strb	r2, [r3, #2]
	BIOS_QEI2_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800474e:	4b08      	ldr	r3, [pc, #32]	; (8004770 <QEI2Init+0x330>)
 8004750:	2201      	movs	r2, #1
 8004752:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI2_NVIC_InitStructure);
 8004754:	4806      	ldr	r0, [pc, #24]	; (8004770 <QEI2Init+0x330>)
 8004756:	f7fc f965 	bl	8000a24 <NVIC_Init>

	TIM_Cmd(TIM2, ENABLE);
 800475a:	2101      	movs	r1, #1
 800475c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004760:	f7fd fcb8 	bl	80020d4 <TIM_Cmd>
}
 8004764:	bf00      	nop
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	20000190 	.word	0x20000190
 8004770:	200001a8 	.word	0x200001a8

08004774 <QEI3Init>:
 * Function Example		: QEI3Init();
 */

void QEI3Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af02      	add	r7, sp, #8
 800477a:	60ba      	str	r2, [r7, #8]
 800477c:	461a      	mov	r2, r3
 800477e:	4603      	mov	r3, r0
 8004780:	81fb      	strh	r3, [r7, #14]
 8004782:	460b      	mov	r3, r1
 8004784:	81bb      	strh	r3, [r7, #12]
 8004786:	4613      	mov	r3, r2
 8004788:	80fb      	strh	r3, [r7, #6]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800478a:	2101      	movs	r1, #1
 800478c:	2002      	movs	r0, #2
 800478e:	f7fd fbb5 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004792:	88f9      	ldrh	r1, [r7, #6]
 8004794:	2301      	movs	r3, #1
 8004796:	9301      	str	r3, [sp, #4]
 8004798:	2302      	movs	r3, #2
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	2300      	movs	r3, #0
 800479e:	2202      	movs	r2, #2
 80047a0:	68b8      	ldr	r0, [r7, #8]
 80047a2:	f7fe f987 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 80047a6:	8bb9      	ldrh	r1, [r7, #28]
 80047a8:	2301      	movs	r3, #1
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	2302      	movs	r3, #2
 80047ae:	9300      	str	r3, [sp, #0]
 80047b0:	2300      	movs	r3, #0
 80047b2:	2202      	movs	r2, #2
 80047b4:	69b8      	ldr	r0, [r7, #24]
 80047b6:	f7fe f97d 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(TIM3,GPIOx_pulseA, GPIO_Pin_pulseA);
 80047ba:	88fb      	ldrh	r3, [r7, #6]
 80047bc:	2b80      	cmp	r3, #128	; 0x80
 80047be:	d05e      	beq.n	800487e <QEI3Init+0x10a>
 80047c0:	2b80      	cmp	r3, #128	; 0x80
 80047c2:	d811      	bhi.n	80047e8 <QEI3Init+0x74>
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d042      	beq.n	800484e <QEI3Init+0xda>
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d806      	bhi.n	80047da <QEI3Init+0x66>
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d032      	beq.n	8004836 <QEI3Init+0xc2>
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d036      	beq.n	8004842 <QEI3Init+0xce>
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d028      	beq.n	800482a <QEI3Init+0xb6>
 80047d8:	e086      	b.n	80048e8 <QEI3Init+0x174>
 80047da:	2b20      	cmp	r3, #32
 80047dc:	d043      	beq.n	8004866 <QEI3Init+0xf2>
 80047de:	2b40      	cmp	r3, #64	; 0x40
 80047e0:	d047      	beq.n	8004872 <QEI3Init+0xfe>
 80047e2:	2b10      	cmp	r3, #16
 80047e4:	d039      	beq.n	800485a <QEI3Init+0xe6>
 80047e6:	e07f      	b.n	80048e8 <QEI3Init+0x174>
 80047e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047ec:	d05f      	beq.n	80048ae <QEI3Init+0x13a>
 80047ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047f2:	d809      	bhi.n	8004808 <QEI3Init+0x94>
 80047f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047f8:	d04d      	beq.n	8004896 <QEI3Init+0x122>
 80047fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047fe:	d050      	beq.n	80048a2 <QEI3Init+0x12e>
 8004800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004804:	d041      	beq.n	800488a <QEI3Init+0x116>
 8004806:	e06f      	b.n	80048e8 <QEI3Init+0x174>
 8004808:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800480c:	d05b      	beq.n	80048c6 <QEI3Init+0x152>
 800480e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004812:	d803      	bhi.n	800481c <QEI3Init+0xa8>
 8004814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004818:	d04f      	beq.n	80048ba <QEI3Init+0x146>
 800481a:	e065      	b.n	80048e8 <QEI3Init+0x174>
 800481c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004820:	d057      	beq.n	80048d2 <QEI3Init+0x15e>
 8004822:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004826:	d05a      	beq.n	80048de <QEI3Init+0x16a>
 8004828:	e05e      	b.n	80048e8 <QEI3Init+0x174>
 800482a:	2202      	movs	r2, #2
 800482c:	2100      	movs	r1, #0
 800482e:	68b8      	ldr	r0, [r7, #8]
 8004830:	f7fc ffbb 	bl	80017aa <GPIO_PinAFConfig>
 8004834:	e058      	b.n	80048e8 <QEI3Init+0x174>
 8004836:	2202      	movs	r2, #2
 8004838:	2101      	movs	r1, #1
 800483a:	68b8      	ldr	r0, [r7, #8]
 800483c:	f7fc ffb5 	bl	80017aa <GPIO_PinAFConfig>
 8004840:	e052      	b.n	80048e8 <QEI3Init+0x174>
 8004842:	2202      	movs	r2, #2
 8004844:	2102      	movs	r1, #2
 8004846:	68b8      	ldr	r0, [r7, #8]
 8004848:	f7fc ffaf 	bl	80017aa <GPIO_PinAFConfig>
 800484c:	e04c      	b.n	80048e8 <QEI3Init+0x174>
 800484e:	2202      	movs	r2, #2
 8004850:	2103      	movs	r1, #3
 8004852:	68b8      	ldr	r0, [r7, #8]
 8004854:	f7fc ffa9 	bl	80017aa <GPIO_PinAFConfig>
 8004858:	e046      	b.n	80048e8 <QEI3Init+0x174>
 800485a:	2202      	movs	r2, #2
 800485c:	2104      	movs	r1, #4
 800485e:	68b8      	ldr	r0, [r7, #8]
 8004860:	f7fc ffa3 	bl	80017aa <GPIO_PinAFConfig>
 8004864:	e040      	b.n	80048e8 <QEI3Init+0x174>
 8004866:	2202      	movs	r2, #2
 8004868:	2105      	movs	r1, #5
 800486a:	68b8      	ldr	r0, [r7, #8]
 800486c:	f7fc ff9d 	bl	80017aa <GPIO_PinAFConfig>
 8004870:	e03a      	b.n	80048e8 <QEI3Init+0x174>
 8004872:	2202      	movs	r2, #2
 8004874:	2106      	movs	r1, #6
 8004876:	68b8      	ldr	r0, [r7, #8]
 8004878:	f7fc ff97 	bl	80017aa <GPIO_PinAFConfig>
 800487c:	e034      	b.n	80048e8 <QEI3Init+0x174>
 800487e:	2202      	movs	r2, #2
 8004880:	2107      	movs	r1, #7
 8004882:	68b8      	ldr	r0, [r7, #8]
 8004884:	f7fc ff91 	bl	80017aa <GPIO_PinAFConfig>
 8004888:	e02e      	b.n	80048e8 <QEI3Init+0x174>
 800488a:	2202      	movs	r2, #2
 800488c:	2108      	movs	r1, #8
 800488e:	68b8      	ldr	r0, [r7, #8]
 8004890:	f7fc ff8b 	bl	80017aa <GPIO_PinAFConfig>
 8004894:	e028      	b.n	80048e8 <QEI3Init+0x174>
 8004896:	2202      	movs	r2, #2
 8004898:	2109      	movs	r1, #9
 800489a:	68b8      	ldr	r0, [r7, #8]
 800489c:	f7fc ff85 	bl	80017aa <GPIO_PinAFConfig>
 80048a0:	e022      	b.n	80048e8 <QEI3Init+0x174>
 80048a2:	2202      	movs	r2, #2
 80048a4:	210a      	movs	r1, #10
 80048a6:	68b8      	ldr	r0, [r7, #8]
 80048a8:	f7fc ff7f 	bl	80017aa <GPIO_PinAFConfig>
 80048ac:	e01c      	b.n	80048e8 <QEI3Init+0x174>
 80048ae:	2202      	movs	r2, #2
 80048b0:	210b      	movs	r1, #11
 80048b2:	68b8      	ldr	r0, [r7, #8]
 80048b4:	f7fc ff79 	bl	80017aa <GPIO_PinAFConfig>
 80048b8:	e016      	b.n	80048e8 <QEI3Init+0x174>
 80048ba:	2202      	movs	r2, #2
 80048bc:	210c      	movs	r1, #12
 80048be:	68b8      	ldr	r0, [r7, #8]
 80048c0:	f7fc ff73 	bl	80017aa <GPIO_PinAFConfig>
 80048c4:	e010      	b.n	80048e8 <QEI3Init+0x174>
 80048c6:	2202      	movs	r2, #2
 80048c8:	210d      	movs	r1, #13
 80048ca:	68b8      	ldr	r0, [r7, #8]
 80048cc:	f7fc ff6d 	bl	80017aa <GPIO_PinAFConfig>
 80048d0:	e00a      	b.n	80048e8 <QEI3Init+0x174>
 80048d2:	2202      	movs	r2, #2
 80048d4:	210e      	movs	r1, #14
 80048d6:	68b8      	ldr	r0, [r7, #8]
 80048d8:	f7fc ff67 	bl	80017aa <GPIO_PinAFConfig>
 80048dc:	e004      	b.n	80048e8 <QEI3Init+0x174>
 80048de:	2202      	movs	r2, #2
 80048e0:	210f      	movs	r1, #15
 80048e2:	68b8      	ldr	r0, [r7, #8]
 80048e4:	f7fc ff61 	bl	80017aa <GPIO_PinAFConfig>
 80048e8:	bf00      	nop
	AFConfig(TIM3,GPIOx_pulseB, GPIO_Pin_pulseB);
 80048ea:	8bbb      	ldrh	r3, [r7, #28]
 80048ec:	2b80      	cmp	r3, #128	; 0x80
 80048ee:	d05e      	beq.n	80049ae <QEI3Init+0x23a>
 80048f0:	2b80      	cmp	r3, #128	; 0x80
 80048f2:	d811      	bhi.n	8004918 <QEI3Init+0x1a4>
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d042      	beq.n	800497e <QEI3Init+0x20a>
 80048f8:	2b08      	cmp	r3, #8
 80048fa:	d806      	bhi.n	800490a <QEI3Init+0x196>
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d032      	beq.n	8004966 <QEI3Init+0x1f2>
 8004900:	2b04      	cmp	r3, #4
 8004902:	d036      	beq.n	8004972 <QEI3Init+0x1fe>
 8004904:	2b01      	cmp	r3, #1
 8004906:	d028      	beq.n	800495a <QEI3Init+0x1e6>
 8004908:	e086      	b.n	8004a18 <QEI3Init+0x2a4>
 800490a:	2b20      	cmp	r3, #32
 800490c:	d043      	beq.n	8004996 <QEI3Init+0x222>
 800490e:	2b40      	cmp	r3, #64	; 0x40
 8004910:	d047      	beq.n	80049a2 <QEI3Init+0x22e>
 8004912:	2b10      	cmp	r3, #16
 8004914:	d039      	beq.n	800498a <QEI3Init+0x216>
 8004916:	e07f      	b.n	8004a18 <QEI3Init+0x2a4>
 8004918:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800491c:	d05f      	beq.n	80049de <QEI3Init+0x26a>
 800491e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004922:	d809      	bhi.n	8004938 <QEI3Init+0x1c4>
 8004924:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004928:	d04d      	beq.n	80049c6 <QEI3Init+0x252>
 800492a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800492e:	d050      	beq.n	80049d2 <QEI3Init+0x25e>
 8004930:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004934:	d041      	beq.n	80049ba <QEI3Init+0x246>
 8004936:	e06f      	b.n	8004a18 <QEI3Init+0x2a4>
 8004938:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800493c:	d05b      	beq.n	80049f6 <QEI3Init+0x282>
 800493e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004942:	d803      	bhi.n	800494c <QEI3Init+0x1d8>
 8004944:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004948:	d04f      	beq.n	80049ea <QEI3Init+0x276>
 800494a:	e065      	b.n	8004a18 <QEI3Init+0x2a4>
 800494c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004950:	d057      	beq.n	8004a02 <QEI3Init+0x28e>
 8004952:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004956:	d05a      	beq.n	8004a0e <QEI3Init+0x29a>
 8004958:	e05e      	b.n	8004a18 <QEI3Init+0x2a4>
 800495a:	2202      	movs	r2, #2
 800495c:	2100      	movs	r1, #0
 800495e:	69b8      	ldr	r0, [r7, #24]
 8004960:	f7fc ff23 	bl	80017aa <GPIO_PinAFConfig>
 8004964:	e058      	b.n	8004a18 <QEI3Init+0x2a4>
 8004966:	2202      	movs	r2, #2
 8004968:	2101      	movs	r1, #1
 800496a:	69b8      	ldr	r0, [r7, #24]
 800496c:	f7fc ff1d 	bl	80017aa <GPIO_PinAFConfig>
 8004970:	e052      	b.n	8004a18 <QEI3Init+0x2a4>
 8004972:	2202      	movs	r2, #2
 8004974:	2102      	movs	r1, #2
 8004976:	69b8      	ldr	r0, [r7, #24]
 8004978:	f7fc ff17 	bl	80017aa <GPIO_PinAFConfig>
 800497c:	e04c      	b.n	8004a18 <QEI3Init+0x2a4>
 800497e:	2202      	movs	r2, #2
 8004980:	2103      	movs	r1, #3
 8004982:	69b8      	ldr	r0, [r7, #24]
 8004984:	f7fc ff11 	bl	80017aa <GPIO_PinAFConfig>
 8004988:	e046      	b.n	8004a18 <QEI3Init+0x2a4>
 800498a:	2202      	movs	r2, #2
 800498c:	2104      	movs	r1, #4
 800498e:	69b8      	ldr	r0, [r7, #24]
 8004990:	f7fc ff0b 	bl	80017aa <GPIO_PinAFConfig>
 8004994:	e040      	b.n	8004a18 <QEI3Init+0x2a4>
 8004996:	2202      	movs	r2, #2
 8004998:	2105      	movs	r1, #5
 800499a:	69b8      	ldr	r0, [r7, #24]
 800499c:	f7fc ff05 	bl	80017aa <GPIO_PinAFConfig>
 80049a0:	e03a      	b.n	8004a18 <QEI3Init+0x2a4>
 80049a2:	2202      	movs	r2, #2
 80049a4:	2106      	movs	r1, #6
 80049a6:	69b8      	ldr	r0, [r7, #24]
 80049a8:	f7fc feff 	bl	80017aa <GPIO_PinAFConfig>
 80049ac:	e034      	b.n	8004a18 <QEI3Init+0x2a4>
 80049ae:	2202      	movs	r2, #2
 80049b0:	2107      	movs	r1, #7
 80049b2:	69b8      	ldr	r0, [r7, #24]
 80049b4:	f7fc fef9 	bl	80017aa <GPIO_PinAFConfig>
 80049b8:	e02e      	b.n	8004a18 <QEI3Init+0x2a4>
 80049ba:	2202      	movs	r2, #2
 80049bc:	2108      	movs	r1, #8
 80049be:	69b8      	ldr	r0, [r7, #24]
 80049c0:	f7fc fef3 	bl	80017aa <GPIO_PinAFConfig>
 80049c4:	e028      	b.n	8004a18 <QEI3Init+0x2a4>
 80049c6:	2202      	movs	r2, #2
 80049c8:	2109      	movs	r1, #9
 80049ca:	69b8      	ldr	r0, [r7, #24]
 80049cc:	f7fc feed 	bl	80017aa <GPIO_PinAFConfig>
 80049d0:	e022      	b.n	8004a18 <QEI3Init+0x2a4>
 80049d2:	2202      	movs	r2, #2
 80049d4:	210a      	movs	r1, #10
 80049d6:	69b8      	ldr	r0, [r7, #24]
 80049d8:	f7fc fee7 	bl	80017aa <GPIO_PinAFConfig>
 80049dc:	e01c      	b.n	8004a18 <QEI3Init+0x2a4>
 80049de:	2202      	movs	r2, #2
 80049e0:	210b      	movs	r1, #11
 80049e2:	69b8      	ldr	r0, [r7, #24]
 80049e4:	f7fc fee1 	bl	80017aa <GPIO_PinAFConfig>
 80049e8:	e016      	b.n	8004a18 <QEI3Init+0x2a4>
 80049ea:	2202      	movs	r2, #2
 80049ec:	210c      	movs	r1, #12
 80049ee:	69b8      	ldr	r0, [r7, #24]
 80049f0:	f7fc fedb 	bl	80017aa <GPIO_PinAFConfig>
 80049f4:	e010      	b.n	8004a18 <QEI3Init+0x2a4>
 80049f6:	2202      	movs	r2, #2
 80049f8:	210d      	movs	r1, #13
 80049fa:	69b8      	ldr	r0, [r7, #24]
 80049fc:	f7fc fed5 	bl	80017aa <GPIO_PinAFConfig>
 8004a00:	e00a      	b.n	8004a18 <QEI3Init+0x2a4>
 8004a02:	2202      	movs	r2, #2
 8004a04:	210e      	movs	r1, #14
 8004a06:	69b8      	ldr	r0, [r7, #24]
 8004a08:	f7fc fecf 	bl	80017aa <GPIO_PinAFConfig>
 8004a0c:	e004      	b.n	8004a18 <QEI3Init+0x2a4>
 8004a0e:	2202      	movs	r2, #2
 8004a10:	210f      	movs	r1, #15
 8004a12:	69b8      	ldr	r0, [r7, #24]
 8004a14:	f7fc fec9 	bl	80017aa <GPIO_PinAFConfig>
 8004a18:	bf00      	nop

	BIOS_QEI3_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8004a1a:	4b1e      	ldr	r3, [pc, #120]	; (8004a94 <QEI3Init+0x320>)
 8004a1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a20:	605a      	str	r2, [r3, #4]
	BIOS_QEI3_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8004a22:	4b1c      	ldr	r3, [pc, #112]	; (8004a94 <QEI3Init+0x320>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	801a      	strh	r2, [r3, #0]
	BIOS_QEI3_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8004a28:	4b1a      	ldr	r3, [pc, #104]	; (8004a94 <QEI3Init+0x320>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	811a      	strh	r2, [r3, #8]
	BIOS_QEI3_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004a2e:	4b19      	ldr	r3, [pc, #100]	; (8004a94 <QEI3Init+0x320>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM3, &BIOS_QEI3_TIM_TimeBaseStructure);
 8004a34:	4917      	ldr	r1, [pc, #92]	; (8004a94 <QEI3Init+0x320>)
 8004a36:	4818      	ldr	r0, [pc, #96]	; (8004a98 <QEI3Init+0x324>)
 8004a38:	f7fd fac0 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM3, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2103      	movs	r1, #3
 8004a42:	4815      	ldr	r0, [pc, #84]	; (8004a98 <QEI3Init+0x324>)
 8004a44:	f7fd fe4f 	bl	80026e6 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);
 8004a48:	2101      	movs	r1, #1
 8004a4a:	4813      	ldr	r0, [pc, #76]	; (8004a98 <QEI3Init+0x324>)
 8004a4c:	f7fd fb22 	bl	8002094 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM3, TIM_IT_Update );
 8004a50:	2101      	movs	r1, #1
 8004a52:	4811      	ldr	r0, [pc, #68]	; (8004a98 <QEI3Init+0x324>)
 8004a54:	f7fd fe36 	bl	80026c4 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 8004a58:	2201      	movs	r2, #1
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	480e      	ldr	r0, [pc, #56]	; (8004a98 <QEI3Init+0x324>)
 8004a5e:	f7fd fde3 	bl	8002628 <TIM_ITConfig>

	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 8004a62:	4b0e      	ldr	r3, [pc, #56]	; (8004a9c <QEI3Init+0x328>)
 8004a64:	221d      	movs	r2, #29
 8004a66:	701a      	strb	r2, [r3, #0]
	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8004a68:	89fb      	ldrh	r3, [r7, #14]
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <QEI3Init+0x328>)
 8004a6e:	705a      	strb	r2, [r3, #1]
	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8004a70:	89bb      	ldrh	r3, [r7, #12]
 8004a72:	b2da      	uxtb	r2, r3
 8004a74:	4b09      	ldr	r3, [pc, #36]	; (8004a9c <QEI3Init+0x328>)
 8004a76:	709a      	strb	r2, [r3, #2]
	BIOS_QEI3_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004a78:	4b08      	ldr	r3, [pc, #32]	; (8004a9c <QEI3Init+0x328>)
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI3_NVIC_InitStructure);
 8004a7e:	4807      	ldr	r0, [pc, #28]	; (8004a9c <QEI3Init+0x328>)
 8004a80:	f7fb ffd0 	bl	8000a24 <NVIC_Init>
	TIM_Cmd(TIM3, ENABLE);
 8004a84:	2101      	movs	r1, #1
 8004a86:	4804      	ldr	r0, [pc, #16]	; (8004a98 <QEI3Init+0x324>)
 8004a88:	f7fd fb24 	bl	80020d4 <TIM_Cmd>
}
 8004a8c:	bf00      	nop
 8004a8e:	3710      	adds	r7, #16
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	200001ac 	.word	0x200001ac
 8004a98:	40000400 	.word	0x40000400
 8004a9c:	2000015c 	.word	0x2000015c

08004aa0 <QEI4Init>:
 * Function Example		: QEI4Init();
 */

void QEI4Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b086      	sub	sp, #24
 8004aa4:	af02      	add	r7, sp, #8
 8004aa6:	60ba      	str	r2, [r7, #8]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	4603      	mov	r3, r0
 8004aac:	81fb      	strh	r3, [r7, #14]
 8004aae:	460b      	mov	r3, r1
 8004ab0:	81bb      	strh	r3, [r7, #12]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8004ab6:	2101      	movs	r1, #1
 8004ab8:	2004      	movs	r0, #4
 8004aba:	f7fd fa1f 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004abe:	88f9      	ldrh	r1, [r7, #6]
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	9301      	str	r3, [sp, #4]
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	9300      	str	r3, [sp, #0]
 8004ac8:	2300      	movs	r3, #0
 8004aca:	2202      	movs	r2, #2
 8004acc:	68b8      	ldr	r0, [r7, #8]
 8004ace:	f7fd fff1 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004ad2:	8bb9      	ldrh	r1, [r7, #28]
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	9301      	str	r3, [sp, #4]
 8004ad8:	2302      	movs	r3, #2
 8004ada:	9300      	str	r3, [sp, #0]
 8004adc:	2300      	movs	r3, #0
 8004ade:	2202      	movs	r2, #2
 8004ae0:	69b8      	ldr	r0, [r7, #24]
 8004ae2:	f7fd ffe7 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(TIM4,GPIOx_pulseA, GPIO_Pin_pulseA);
 8004ae6:	88fb      	ldrh	r3, [r7, #6]
 8004ae8:	2b80      	cmp	r3, #128	; 0x80
 8004aea:	d05e      	beq.n	8004baa <QEI4Init+0x10a>
 8004aec:	2b80      	cmp	r3, #128	; 0x80
 8004aee:	d811      	bhi.n	8004b14 <QEI4Init+0x74>
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d042      	beq.n	8004b7a <QEI4Init+0xda>
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d806      	bhi.n	8004b06 <QEI4Init+0x66>
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d032      	beq.n	8004b62 <QEI4Init+0xc2>
 8004afc:	2b04      	cmp	r3, #4
 8004afe:	d036      	beq.n	8004b6e <QEI4Init+0xce>
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d028      	beq.n	8004b56 <QEI4Init+0xb6>
 8004b04:	e086      	b.n	8004c14 <QEI4Init+0x174>
 8004b06:	2b20      	cmp	r3, #32
 8004b08:	d043      	beq.n	8004b92 <QEI4Init+0xf2>
 8004b0a:	2b40      	cmp	r3, #64	; 0x40
 8004b0c:	d047      	beq.n	8004b9e <QEI4Init+0xfe>
 8004b0e:	2b10      	cmp	r3, #16
 8004b10:	d039      	beq.n	8004b86 <QEI4Init+0xe6>
 8004b12:	e07f      	b.n	8004c14 <QEI4Init+0x174>
 8004b14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b18:	d05f      	beq.n	8004bda <QEI4Init+0x13a>
 8004b1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b1e:	d809      	bhi.n	8004b34 <QEI4Init+0x94>
 8004b20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b24:	d04d      	beq.n	8004bc2 <QEI4Init+0x122>
 8004b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b2a:	d050      	beq.n	8004bce <QEI4Init+0x12e>
 8004b2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b30:	d041      	beq.n	8004bb6 <QEI4Init+0x116>
 8004b32:	e06f      	b.n	8004c14 <QEI4Init+0x174>
 8004b34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b38:	d05b      	beq.n	8004bf2 <QEI4Init+0x152>
 8004b3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b3e:	d803      	bhi.n	8004b48 <QEI4Init+0xa8>
 8004b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b44:	d04f      	beq.n	8004be6 <QEI4Init+0x146>
 8004b46:	e065      	b.n	8004c14 <QEI4Init+0x174>
 8004b48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b4c:	d057      	beq.n	8004bfe <QEI4Init+0x15e>
 8004b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b52:	d05a      	beq.n	8004c0a <QEI4Init+0x16a>
 8004b54:	e05e      	b.n	8004c14 <QEI4Init+0x174>
 8004b56:	2202      	movs	r2, #2
 8004b58:	2100      	movs	r1, #0
 8004b5a:	68b8      	ldr	r0, [r7, #8]
 8004b5c:	f7fc fe25 	bl	80017aa <GPIO_PinAFConfig>
 8004b60:	e058      	b.n	8004c14 <QEI4Init+0x174>
 8004b62:	2202      	movs	r2, #2
 8004b64:	2101      	movs	r1, #1
 8004b66:	68b8      	ldr	r0, [r7, #8]
 8004b68:	f7fc fe1f 	bl	80017aa <GPIO_PinAFConfig>
 8004b6c:	e052      	b.n	8004c14 <QEI4Init+0x174>
 8004b6e:	2202      	movs	r2, #2
 8004b70:	2102      	movs	r1, #2
 8004b72:	68b8      	ldr	r0, [r7, #8]
 8004b74:	f7fc fe19 	bl	80017aa <GPIO_PinAFConfig>
 8004b78:	e04c      	b.n	8004c14 <QEI4Init+0x174>
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	2103      	movs	r1, #3
 8004b7e:	68b8      	ldr	r0, [r7, #8]
 8004b80:	f7fc fe13 	bl	80017aa <GPIO_PinAFConfig>
 8004b84:	e046      	b.n	8004c14 <QEI4Init+0x174>
 8004b86:	2202      	movs	r2, #2
 8004b88:	2104      	movs	r1, #4
 8004b8a:	68b8      	ldr	r0, [r7, #8]
 8004b8c:	f7fc fe0d 	bl	80017aa <GPIO_PinAFConfig>
 8004b90:	e040      	b.n	8004c14 <QEI4Init+0x174>
 8004b92:	2202      	movs	r2, #2
 8004b94:	2105      	movs	r1, #5
 8004b96:	68b8      	ldr	r0, [r7, #8]
 8004b98:	f7fc fe07 	bl	80017aa <GPIO_PinAFConfig>
 8004b9c:	e03a      	b.n	8004c14 <QEI4Init+0x174>
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	2106      	movs	r1, #6
 8004ba2:	68b8      	ldr	r0, [r7, #8]
 8004ba4:	f7fc fe01 	bl	80017aa <GPIO_PinAFConfig>
 8004ba8:	e034      	b.n	8004c14 <QEI4Init+0x174>
 8004baa:	2202      	movs	r2, #2
 8004bac:	2107      	movs	r1, #7
 8004bae:	68b8      	ldr	r0, [r7, #8]
 8004bb0:	f7fc fdfb 	bl	80017aa <GPIO_PinAFConfig>
 8004bb4:	e02e      	b.n	8004c14 <QEI4Init+0x174>
 8004bb6:	2202      	movs	r2, #2
 8004bb8:	2108      	movs	r1, #8
 8004bba:	68b8      	ldr	r0, [r7, #8]
 8004bbc:	f7fc fdf5 	bl	80017aa <GPIO_PinAFConfig>
 8004bc0:	e028      	b.n	8004c14 <QEI4Init+0x174>
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	2109      	movs	r1, #9
 8004bc6:	68b8      	ldr	r0, [r7, #8]
 8004bc8:	f7fc fdef 	bl	80017aa <GPIO_PinAFConfig>
 8004bcc:	e022      	b.n	8004c14 <QEI4Init+0x174>
 8004bce:	2202      	movs	r2, #2
 8004bd0:	210a      	movs	r1, #10
 8004bd2:	68b8      	ldr	r0, [r7, #8]
 8004bd4:	f7fc fde9 	bl	80017aa <GPIO_PinAFConfig>
 8004bd8:	e01c      	b.n	8004c14 <QEI4Init+0x174>
 8004bda:	2202      	movs	r2, #2
 8004bdc:	210b      	movs	r1, #11
 8004bde:	68b8      	ldr	r0, [r7, #8]
 8004be0:	f7fc fde3 	bl	80017aa <GPIO_PinAFConfig>
 8004be4:	e016      	b.n	8004c14 <QEI4Init+0x174>
 8004be6:	2202      	movs	r2, #2
 8004be8:	210c      	movs	r1, #12
 8004bea:	68b8      	ldr	r0, [r7, #8]
 8004bec:	f7fc fddd 	bl	80017aa <GPIO_PinAFConfig>
 8004bf0:	e010      	b.n	8004c14 <QEI4Init+0x174>
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	210d      	movs	r1, #13
 8004bf6:	68b8      	ldr	r0, [r7, #8]
 8004bf8:	f7fc fdd7 	bl	80017aa <GPIO_PinAFConfig>
 8004bfc:	e00a      	b.n	8004c14 <QEI4Init+0x174>
 8004bfe:	2202      	movs	r2, #2
 8004c00:	210e      	movs	r1, #14
 8004c02:	68b8      	ldr	r0, [r7, #8]
 8004c04:	f7fc fdd1 	bl	80017aa <GPIO_PinAFConfig>
 8004c08:	e004      	b.n	8004c14 <QEI4Init+0x174>
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	210f      	movs	r1, #15
 8004c0e:	68b8      	ldr	r0, [r7, #8]
 8004c10:	f7fc fdcb 	bl	80017aa <GPIO_PinAFConfig>
 8004c14:	bf00      	nop
	AFConfig(TIM4,GPIOx_pulseB, GPIO_Pin_pulseB);
 8004c16:	8bbb      	ldrh	r3, [r7, #28]
 8004c18:	2b80      	cmp	r3, #128	; 0x80
 8004c1a:	d05e      	beq.n	8004cda <QEI4Init+0x23a>
 8004c1c:	2b80      	cmp	r3, #128	; 0x80
 8004c1e:	d811      	bhi.n	8004c44 <QEI4Init+0x1a4>
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d042      	beq.n	8004caa <QEI4Init+0x20a>
 8004c24:	2b08      	cmp	r3, #8
 8004c26:	d806      	bhi.n	8004c36 <QEI4Init+0x196>
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d032      	beq.n	8004c92 <QEI4Init+0x1f2>
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d036      	beq.n	8004c9e <QEI4Init+0x1fe>
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d028      	beq.n	8004c86 <QEI4Init+0x1e6>
 8004c34:	e086      	b.n	8004d44 <QEI4Init+0x2a4>
 8004c36:	2b20      	cmp	r3, #32
 8004c38:	d043      	beq.n	8004cc2 <QEI4Init+0x222>
 8004c3a:	2b40      	cmp	r3, #64	; 0x40
 8004c3c:	d047      	beq.n	8004cce <QEI4Init+0x22e>
 8004c3e:	2b10      	cmp	r3, #16
 8004c40:	d039      	beq.n	8004cb6 <QEI4Init+0x216>
 8004c42:	e07f      	b.n	8004d44 <QEI4Init+0x2a4>
 8004c44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c48:	d05f      	beq.n	8004d0a <QEI4Init+0x26a>
 8004c4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c4e:	d809      	bhi.n	8004c64 <QEI4Init+0x1c4>
 8004c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c54:	d04d      	beq.n	8004cf2 <QEI4Init+0x252>
 8004c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c5a:	d050      	beq.n	8004cfe <QEI4Init+0x25e>
 8004c5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c60:	d041      	beq.n	8004ce6 <QEI4Init+0x246>
 8004c62:	e06f      	b.n	8004d44 <QEI4Init+0x2a4>
 8004c64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c68:	d05b      	beq.n	8004d22 <QEI4Init+0x282>
 8004c6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c6e:	d803      	bhi.n	8004c78 <QEI4Init+0x1d8>
 8004c70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c74:	d04f      	beq.n	8004d16 <QEI4Init+0x276>
 8004c76:	e065      	b.n	8004d44 <QEI4Init+0x2a4>
 8004c78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c7c:	d057      	beq.n	8004d2e <QEI4Init+0x28e>
 8004c7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c82:	d05a      	beq.n	8004d3a <QEI4Init+0x29a>
 8004c84:	e05e      	b.n	8004d44 <QEI4Init+0x2a4>
 8004c86:	2202      	movs	r2, #2
 8004c88:	2100      	movs	r1, #0
 8004c8a:	69b8      	ldr	r0, [r7, #24]
 8004c8c:	f7fc fd8d 	bl	80017aa <GPIO_PinAFConfig>
 8004c90:	e058      	b.n	8004d44 <QEI4Init+0x2a4>
 8004c92:	2202      	movs	r2, #2
 8004c94:	2101      	movs	r1, #1
 8004c96:	69b8      	ldr	r0, [r7, #24]
 8004c98:	f7fc fd87 	bl	80017aa <GPIO_PinAFConfig>
 8004c9c:	e052      	b.n	8004d44 <QEI4Init+0x2a4>
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	2102      	movs	r1, #2
 8004ca2:	69b8      	ldr	r0, [r7, #24]
 8004ca4:	f7fc fd81 	bl	80017aa <GPIO_PinAFConfig>
 8004ca8:	e04c      	b.n	8004d44 <QEI4Init+0x2a4>
 8004caa:	2202      	movs	r2, #2
 8004cac:	2103      	movs	r1, #3
 8004cae:	69b8      	ldr	r0, [r7, #24]
 8004cb0:	f7fc fd7b 	bl	80017aa <GPIO_PinAFConfig>
 8004cb4:	e046      	b.n	8004d44 <QEI4Init+0x2a4>
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	2104      	movs	r1, #4
 8004cba:	69b8      	ldr	r0, [r7, #24]
 8004cbc:	f7fc fd75 	bl	80017aa <GPIO_PinAFConfig>
 8004cc0:	e040      	b.n	8004d44 <QEI4Init+0x2a4>
 8004cc2:	2202      	movs	r2, #2
 8004cc4:	2105      	movs	r1, #5
 8004cc6:	69b8      	ldr	r0, [r7, #24]
 8004cc8:	f7fc fd6f 	bl	80017aa <GPIO_PinAFConfig>
 8004ccc:	e03a      	b.n	8004d44 <QEI4Init+0x2a4>
 8004cce:	2202      	movs	r2, #2
 8004cd0:	2106      	movs	r1, #6
 8004cd2:	69b8      	ldr	r0, [r7, #24]
 8004cd4:	f7fc fd69 	bl	80017aa <GPIO_PinAFConfig>
 8004cd8:	e034      	b.n	8004d44 <QEI4Init+0x2a4>
 8004cda:	2202      	movs	r2, #2
 8004cdc:	2107      	movs	r1, #7
 8004cde:	69b8      	ldr	r0, [r7, #24]
 8004ce0:	f7fc fd63 	bl	80017aa <GPIO_PinAFConfig>
 8004ce4:	e02e      	b.n	8004d44 <QEI4Init+0x2a4>
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	2108      	movs	r1, #8
 8004cea:	69b8      	ldr	r0, [r7, #24]
 8004cec:	f7fc fd5d 	bl	80017aa <GPIO_PinAFConfig>
 8004cf0:	e028      	b.n	8004d44 <QEI4Init+0x2a4>
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	2109      	movs	r1, #9
 8004cf6:	69b8      	ldr	r0, [r7, #24]
 8004cf8:	f7fc fd57 	bl	80017aa <GPIO_PinAFConfig>
 8004cfc:	e022      	b.n	8004d44 <QEI4Init+0x2a4>
 8004cfe:	2202      	movs	r2, #2
 8004d00:	210a      	movs	r1, #10
 8004d02:	69b8      	ldr	r0, [r7, #24]
 8004d04:	f7fc fd51 	bl	80017aa <GPIO_PinAFConfig>
 8004d08:	e01c      	b.n	8004d44 <QEI4Init+0x2a4>
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	210b      	movs	r1, #11
 8004d0e:	69b8      	ldr	r0, [r7, #24]
 8004d10:	f7fc fd4b 	bl	80017aa <GPIO_PinAFConfig>
 8004d14:	e016      	b.n	8004d44 <QEI4Init+0x2a4>
 8004d16:	2202      	movs	r2, #2
 8004d18:	210c      	movs	r1, #12
 8004d1a:	69b8      	ldr	r0, [r7, #24]
 8004d1c:	f7fc fd45 	bl	80017aa <GPIO_PinAFConfig>
 8004d20:	e010      	b.n	8004d44 <QEI4Init+0x2a4>
 8004d22:	2202      	movs	r2, #2
 8004d24:	210d      	movs	r1, #13
 8004d26:	69b8      	ldr	r0, [r7, #24]
 8004d28:	f7fc fd3f 	bl	80017aa <GPIO_PinAFConfig>
 8004d2c:	e00a      	b.n	8004d44 <QEI4Init+0x2a4>
 8004d2e:	2202      	movs	r2, #2
 8004d30:	210e      	movs	r1, #14
 8004d32:	69b8      	ldr	r0, [r7, #24]
 8004d34:	f7fc fd39 	bl	80017aa <GPIO_PinAFConfig>
 8004d38:	e004      	b.n	8004d44 <QEI4Init+0x2a4>
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	210f      	movs	r1, #15
 8004d3e:	69b8      	ldr	r0, [r7, #24]
 8004d40:	f7fc fd33 	bl	80017aa <GPIO_PinAFConfig>
 8004d44:	bf00      	nop

	BIOS_QEI4_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8004d46:	4b1e      	ldr	r3, [pc, #120]	; (8004dc0 <QEI4Init+0x320>)
 8004d48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d4c:	605a      	str	r2, [r3, #4]
	BIOS_QEI4_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8004d4e:	4b1c      	ldr	r3, [pc, #112]	; (8004dc0 <QEI4Init+0x320>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	801a      	strh	r2, [r3, #0]
	BIOS_QEI4_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8004d54:	4b1a      	ldr	r3, [pc, #104]	; (8004dc0 <QEI4Init+0x320>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	811a      	strh	r2, [r3, #8]
	BIOS_QEI4_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004d5a:	4b19      	ldr	r3, [pc, #100]	; (8004dc0 <QEI4Init+0x320>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM4, &BIOS_QEI4_TIM_TimeBaseStructure);
 8004d60:	4917      	ldr	r1, [pc, #92]	; (8004dc0 <QEI4Init+0x320>)
 8004d62:	4818      	ldr	r0, [pc, #96]	; (8004dc4 <QEI4Init+0x324>)
 8004d64:	f7fd f92a 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM4, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8004d68:	2300      	movs	r3, #0
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	2103      	movs	r1, #3
 8004d6e:	4815      	ldr	r0, [pc, #84]	; (8004dc4 <QEI4Init+0x324>)
 8004d70:	f7fd fcb9 	bl	80026e6 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM4, ENABLE);
 8004d74:	2101      	movs	r1, #1
 8004d76:	4813      	ldr	r0, [pc, #76]	; (8004dc4 <QEI4Init+0x324>)
 8004d78:	f7fd f98c 	bl	8002094 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM4, TIM_IT_Update );
 8004d7c:	2101      	movs	r1, #1
 8004d7e:	4811      	ldr	r0, [pc, #68]	; (8004dc4 <QEI4Init+0x324>)
 8004d80:	f7fd fca0 	bl	80026c4 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 8004d84:	2201      	movs	r2, #1
 8004d86:	2101      	movs	r1, #1
 8004d88:	480e      	ldr	r0, [pc, #56]	; (8004dc4 <QEI4Init+0x324>)
 8004d8a:	f7fd fc4d 	bl	8002628 <TIM_ITConfig>

	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 8004d8e:	4b0e      	ldr	r3, [pc, #56]	; (8004dc8 <QEI4Init+0x328>)
 8004d90:	221e      	movs	r2, #30
 8004d92:	701a      	strb	r2, [r3, #0]
	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8004d94:	89fb      	ldrh	r3, [r7, #14]
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	4b0b      	ldr	r3, [pc, #44]	; (8004dc8 <QEI4Init+0x328>)
 8004d9a:	705a      	strb	r2, [r3, #1]
	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8004d9c:	89bb      	ldrh	r3, [r7, #12]
 8004d9e:	b2da      	uxtb	r2, r3
 8004da0:	4b09      	ldr	r3, [pc, #36]	; (8004dc8 <QEI4Init+0x328>)
 8004da2:	709a      	strb	r2, [r3, #2]
	BIOS_QEI4_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8004da4:	4b08      	ldr	r3, [pc, #32]	; (8004dc8 <QEI4Init+0x328>)
 8004da6:	2201      	movs	r2, #1
 8004da8:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI4_NVIC_InitStructure);
 8004daa:	4807      	ldr	r0, [pc, #28]	; (8004dc8 <QEI4Init+0x328>)
 8004dac:	f7fb fe3a 	bl	8000a24 <NVIC_Init>
	TIM_Cmd(TIM4, ENABLE);
 8004db0:	2101      	movs	r1, #1
 8004db2:	4804      	ldr	r0, [pc, #16]	; (8004dc4 <QEI4Init+0x324>)
 8004db4:	f7fd f98e 	bl	80020d4 <TIM_Cmd>
}
 8004db8:	bf00      	nop
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	2000012c 	.word	0x2000012c
 8004dc4:	40000800 	.word	0x40000800
 8004dc8:	20000178 	.word	0x20000178

08004dcc <QEI5Init>:
 * Function Example		: QEI5Init();
 */

void QEI5Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af02      	add	r7, sp, #8
 8004dd2:	60ba      	str	r2, [r7, #8]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	81fb      	strh	r3, [r7, #14]
 8004dda:	460b      	mov	r3, r1
 8004ddc:	81bb      	strh	r3, [r7, #12]
 8004dde:	4613      	mov	r3, r2
 8004de0:	80fb      	strh	r3, [r7, #6]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8004de2:	2101      	movs	r1, #1
 8004de4:	2008      	movs	r0, #8
 8004de6:	f7fd f889 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004dea:	88f9      	ldrh	r1, [r7, #6]
 8004dec:	2301      	movs	r3, #1
 8004dee:	9301      	str	r3, [sp, #4]
 8004df0:	2302      	movs	r3, #2
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	2300      	movs	r3, #0
 8004df6:	2202      	movs	r2, #2
 8004df8:	68b8      	ldr	r0, [r7, #8]
 8004dfa:	f7fd fe5b 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8004dfe:	8bb9      	ldrh	r1, [r7, #28]
 8004e00:	2301      	movs	r3, #1
 8004e02:	9301      	str	r3, [sp, #4]
 8004e04:	2302      	movs	r3, #2
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	2300      	movs	r3, #0
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	69b8      	ldr	r0, [r7, #24]
 8004e0e:	f7fd fe51 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(TIM5,GPIOx_pulseA, GPIO_Pin_pulseA);
 8004e12:	88fb      	ldrh	r3, [r7, #6]
 8004e14:	2b80      	cmp	r3, #128	; 0x80
 8004e16:	d05e      	beq.n	8004ed6 <QEI5Init+0x10a>
 8004e18:	2b80      	cmp	r3, #128	; 0x80
 8004e1a:	d811      	bhi.n	8004e40 <QEI5Init+0x74>
 8004e1c:	2b08      	cmp	r3, #8
 8004e1e:	d042      	beq.n	8004ea6 <QEI5Init+0xda>
 8004e20:	2b08      	cmp	r3, #8
 8004e22:	d806      	bhi.n	8004e32 <QEI5Init+0x66>
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d032      	beq.n	8004e8e <QEI5Init+0xc2>
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d036      	beq.n	8004e9a <QEI5Init+0xce>
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d028      	beq.n	8004e82 <QEI5Init+0xb6>
 8004e30:	e086      	b.n	8004f40 <QEI5Init+0x174>
 8004e32:	2b20      	cmp	r3, #32
 8004e34:	d043      	beq.n	8004ebe <QEI5Init+0xf2>
 8004e36:	2b40      	cmp	r3, #64	; 0x40
 8004e38:	d047      	beq.n	8004eca <QEI5Init+0xfe>
 8004e3a:	2b10      	cmp	r3, #16
 8004e3c:	d039      	beq.n	8004eb2 <QEI5Init+0xe6>
 8004e3e:	e07f      	b.n	8004f40 <QEI5Init+0x174>
 8004e40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e44:	d05f      	beq.n	8004f06 <QEI5Init+0x13a>
 8004e46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e4a:	d809      	bhi.n	8004e60 <QEI5Init+0x94>
 8004e4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e50:	d04d      	beq.n	8004eee <QEI5Init+0x122>
 8004e52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e56:	d050      	beq.n	8004efa <QEI5Init+0x12e>
 8004e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e5c:	d041      	beq.n	8004ee2 <QEI5Init+0x116>
 8004e5e:	e06f      	b.n	8004f40 <QEI5Init+0x174>
 8004e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e64:	d05b      	beq.n	8004f1e <QEI5Init+0x152>
 8004e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e6a:	d803      	bhi.n	8004e74 <QEI5Init+0xa8>
 8004e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e70:	d04f      	beq.n	8004f12 <QEI5Init+0x146>
 8004e72:	e065      	b.n	8004f40 <QEI5Init+0x174>
 8004e74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e78:	d057      	beq.n	8004f2a <QEI5Init+0x15e>
 8004e7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e7e:	d05a      	beq.n	8004f36 <QEI5Init+0x16a>
 8004e80:	e05e      	b.n	8004f40 <QEI5Init+0x174>
 8004e82:	2202      	movs	r2, #2
 8004e84:	2100      	movs	r1, #0
 8004e86:	68b8      	ldr	r0, [r7, #8]
 8004e88:	f7fc fc8f 	bl	80017aa <GPIO_PinAFConfig>
 8004e8c:	e058      	b.n	8004f40 <QEI5Init+0x174>
 8004e8e:	2202      	movs	r2, #2
 8004e90:	2101      	movs	r1, #1
 8004e92:	68b8      	ldr	r0, [r7, #8]
 8004e94:	f7fc fc89 	bl	80017aa <GPIO_PinAFConfig>
 8004e98:	e052      	b.n	8004f40 <QEI5Init+0x174>
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	2102      	movs	r1, #2
 8004e9e:	68b8      	ldr	r0, [r7, #8]
 8004ea0:	f7fc fc83 	bl	80017aa <GPIO_PinAFConfig>
 8004ea4:	e04c      	b.n	8004f40 <QEI5Init+0x174>
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	2103      	movs	r1, #3
 8004eaa:	68b8      	ldr	r0, [r7, #8]
 8004eac:	f7fc fc7d 	bl	80017aa <GPIO_PinAFConfig>
 8004eb0:	e046      	b.n	8004f40 <QEI5Init+0x174>
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	2104      	movs	r1, #4
 8004eb6:	68b8      	ldr	r0, [r7, #8]
 8004eb8:	f7fc fc77 	bl	80017aa <GPIO_PinAFConfig>
 8004ebc:	e040      	b.n	8004f40 <QEI5Init+0x174>
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	2105      	movs	r1, #5
 8004ec2:	68b8      	ldr	r0, [r7, #8]
 8004ec4:	f7fc fc71 	bl	80017aa <GPIO_PinAFConfig>
 8004ec8:	e03a      	b.n	8004f40 <QEI5Init+0x174>
 8004eca:	2202      	movs	r2, #2
 8004ecc:	2106      	movs	r1, #6
 8004ece:	68b8      	ldr	r0, [r7, #8]
 8004ed0:	f7fc fc6b 	bl	80017aa <GPIO_PinAFConfig>
 8004ed4:	e034      	b.n	8004f40 <QEI5Init+0x174>
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	2107      	movs	r1, #7
 8004eda:	68b8      	ldr	r0, [r7, #8]
 8004edc:	f7fc fc65 	bl	80017aa <GPIO_PinAFConfig>
 8004ee0:	e02e      	b.n	8004f40 <QEI5Init+0x174>
 8004ee2:	2202      	movs	r2, #2
 8004ee4:	2108      	movs	r1, #8
 8004ee6:	68b8      	ldr	r0, [r7, #8]
 8004ee8:	f7fc fc5f 	bl	80017aa <GPIO_PinAFConfig>
 8004eec:	e028      	b.n	8004f40 <QEI5Init+0x174>
 8004eee:	2202      	movs	r2, #2
 8004ef0:	2109      	movs	r1, #9
 8004ef2:	68b8      	ldr	r0, [r7, #8]
 8004ef4:	f7fc fc59 	bl	80017aa <GPIO_PinAFConfig>
 8004ef8:	e022      	b.n	8004f40 <QEI5Init+0x174>
 8004efa:	2202      	movs	r2, #2
 8004efc:	210a      	movs	r1, #10
 8004efe:	68b8      	ldr	r0, [r7, #8]
 8004f00:	f7fc fc53 	bl	80017aa <GPIO_PinAFConfig>
 8004f04:	e01c      	b.n	8004f40 <QEI5Init+0x174>
 8004f06:	2202      	movs	r2, #2
 8004f08:	210b      	movs	r1, #11
 8004f0a:	68b8      	ldr	r0, [r7, #8]
 8004f0c:	f7fc fc4d 	bl	80017aa <GPIO_PinAFConfig>
 8004f10:	e016      	b.n	8004f40 <QEI5Init+0x174>
 8004f12:	2202      	movs	r2, #2
 8004f14:	210c      	movs	r1, #12
 8004f16:	68b8      	ldr	r0, [r7, #8]
 8004f18:	f7fc fc47 	bl	80017aa <GPIO_PinAFConfig>
 8004f1c:	e010      	b.n	8004f40 <QEI5Init+0x174>
 8004f1e:	2202      	movs	r2, #2
 8004f20:	210d      	movs	r1, #13
 8004f22:	68b8      	ldr	r0, [r7, #8]
 8004f24:	f7fc fc41 	bl	80017aa <GPIO_PinAFConfig>
 8004f28:	e00a      	b.n	8004f40 <QEI5Init+0x174>
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	210e      	movs	r1, #14
 8004f2e:	68b8      	ldr	r0, [r7, #8]
 8004f30:	f7fc fc3b 	bl	80017aa <GPIO_PinAFConfig>
 8004f34:	e004      	b.n	8004f40 <QEI5Init+0x174>
 8004f36:	2202      	movs	r2, #2
 8004f38:	210f      	movs	r1, #15
 8004f3a:	68b8      	ldr	r0, [r7, #8]
 8004f3c:	f7fc fc35 	bl	80017aa <GPIO_PinAFConfig>
 8004f40:	bf00      	nop
	AFConfig(TIM5,GPIOx_pulseB, GPIO_Pin_pulseB);
 8004f42:	8bbb      	ldrh	r3, [r7, #28]
 8004f44:	2b80      	cmp	r3, #128	; 0x80
 8004f46:	d05e      	beq.n	8005006 <QEI5Init+0x23a>
 8004f48:	2b80      	cmp	r3, #128	; 0x80
 8004f4a:	d811      	bhi.n	8004f70 <QEI5Init+0x1a4>
 8004f4c:	2b08      	cmp	r3, #8
 8004f4e:	d042      	beq.n	8004fd6 <QEI5Init+0x20a>
 8004f50:	2b08      	cmp	r3, #8
 8004f52:	d806      	bhi.n	8004f62 <QEI5Init+0x196>
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d032      	beq.n	8004fbe <QEI5Init+0x1f2>
 8004f58:	2b04      	cmp	r3, #4
 8004f5a:	d036      	beq.n	8004fca <QEI5Init+0x1fe>
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d028      	beq.n	8004fb2 <QEI5Init+0x1e6>
 8004f60:	e086      	b.n	8005070 <QEI5Init+0x2a4>
 8004f62:	2b20      	cmp	r3, #32
 8004f64:	d043      	beq.n	8004fee <QEI5Init+0x222>
 8004f66:	2b40      	cmp	r3, #64	; 0x40
 8004f68:	d047      	beq.n	8004ffa <QEI5Init+0x22e>
 8004f6a:	2b10      	cmp	r3, #16
 8004f6c:	d039      	beq.n	8004fe2 <QEI5Init+0x216>
 8004f6e:	e07f      	b.n	8005070 <QEI5Init+0x2a4>
 8004f70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f74:	d05f      	beq.n	8005036 <QEI5Init+0x26a>
 8004f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f7a:	d809      	bhi.n	8004f90 <QEI5Init+0x1c4>
 8004f7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f80:	d04d      	beq.n	800501e <QEI5Init+0x252>
 8004f82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f86:	d050      	beq.n	800502a <QEI5Init+0x25e>
 8004f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f8c:	d041      	beq.n	8005012 <QEI5Init+0x246>
 8004f8e:	e06f      	b.n	8005070 <QEI5Init+0x2a4>
 8004f90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f94:	d05b      	beq.n	800504e <QEI5Init+0x282>
 8004f96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f9a:	d803      	bhi.n	8004fa4 <QEI5Init+0x1d8>
 8004f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fa0:	d04f      	beq.n	8005042 <QEI5Init+0x276>
 8004fa2:	e065      	b.n	8005070 <QEI5Init+0x2a4>
 8004fa4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fa8:	d057      	beq.n	800505a <QEI5Init+0x28e>
 8004faa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fae:	d05a      	beq.n	8005066 <QEI5Init+0x29a>
 8004fb0:	e05e      	b.n	8005070 <QEI5Init+0x2a4>
 8004fb2:	2202      	movs	r2, #2
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	69b8      	ldr	r0, [r7, #24]
 8004fb8:	f7fc fbf7 	bl	80017aa <GPIO_PinAFConfig>
 8004fbc:	e058      	b.n	8005070 <QEI5Init+0x2a4>
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	69b8      	ldr	r0, [r7, #24]
 8004fc4:	f7fc fbf1 	bl	80017aa <GPIO_PinAFConfig>
 8004fc8:	e052      	b.n	8005070 <QEI5Init+0x2a4>
 8004fca:	2202      	movs	r2, #2
 8004fcc:	2102      	movs	r1, #2
 8004fce:	69b8      	ldr	r0, [r7, #24]
 8004fd0:	f7fc fbeb 	bl	80017aa <GPIO_PinAFConfig>
 8004fd4:	e04c      	b.n	8005070 <QEI5Init+0x2a4>
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	2103      	movs	r1, #3
 8004fda:	69b8      	ldr	r0, [r7, #24]
 8004fdc:	f7fc fbe5 	bl	80017aa <GPIO_PinAFConfig>
 8004fe0:	e046      	b.n	8005070 <QEI5Init+0x2a4>
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	2104      	movs	r1, #4
 8004fe6:	69b8      	ldr	r0, [r7, #24]
 8004fe8:	f7fc fbdf 	bl	80017aa <GPIO_PinAFConfig>
 8004fec:	e040      	b.n	8005070 <QEI5Init+0x2a4>
 8004fee:	2202      	movs	r2, #2
 8004ff0:	2105      	movs	r1, #5
 8004ff2:	69b8      	ldr	r0, [r7, #24]
 8004ff4:	f7fc fbd9 	bl	80017aa <GPIO_PinAFConfig>
 8004ff8:	e03a      	b.n	8005070 <QEI5Init+0x2a4>
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	2106      	movs	r1, #6
 8004ffe:	69b8      	ldr	r0, [r7, #24]
 8005000:	f7fc fbd3 	bl	80017aa <GPIO_PinAFConfig>
 8005004:	e034      	b.n	8005070 <QEI5Init+0x2a4>
 8005006:	2202      	movs	r2, #2
 8005008:	2107      	movs	r1, #7
 800500a:	69b8      	ldr	r0, [r7, #24]
 800500c:	f7fc fbcd 	bl	80017aa <GPIO_PinAFConfig>
 8005010:	e02e      	b.n	8005070 <QEI5Init+0x2a4>
 8005012:	2202      	movs	r2, #2
 8005014:	2108      	movs	r1, #8
 8005016:	69b8      	ldr	r0, [r7, #24]
 8005018:	f7fc fbc7 	bl	80017aa <GPIO_PinAFConfig>
 800501c:	e028      	b.n	8005070 <QEI5Init+0x2a4>
 800501e:	2202      	movs	r2, #2
 8005020:	2109      	movs	r1, #9
 8005022:	69b8      	ldr	r0, [r7, #24]
 8005024:	f7fc fbc1 	bl	80017aa <GPIO_PinAFConfig>
 8005028:	e022      	b.n	8005070 <QEI5Init+0x2a4>
 800502a:	2202      	movs	r2, #2
 800502c:	210a      	movs	r1, #10
 800502e:	69b8      	ldr	r0, [r7, #24]
 8005030:	f7fc fbbb 	bl	80017aa <GPIO_PinAFConfig>
 8005034:	e01c      	b.n	8005070 <QEI5Init+0x2a4>
 8005036:	2202      	movs	r2, #2
 8005038:	210b      	movs	r1, #11
 800503a:	69b8      	ldr	r0, [r7, #24]
 800503c:	f7fc fbb5 	bl	80017aa <GPIO_PinAFConfig>
 8005040:	e016      	b.n	8005070 <QEI5Init+0x2a4>
 8005042:	2202      	movs	r2, #2
 8005044:	210c      	movs	r1, #12
 8005046:	69b8      	ldr	r0, [r7, #24]
 8005048:	f7fc fbaf 	bl	80017aa <GPIO_PinAFConfig>
 800504c:	e010      	b.n	8005070 <QEI5Init+0x2a4>
 800504e:	2202      	movs	r2, #2
 8005050:	210d      	movs	r1, #13
 8005052:	69b8      	ldr	r0, [r7, #24]
 8005054:	f7fc fba9 	bl	80017aa <GPIO_PinAFConfig>
 8005058:	e00a      	b.n	8005070 <QEI5Init+0x2a4>
 800505a:	2202      	movs	r2, #2
 800505c:	210e      	movs	r1, #14
 800505e:	69b8      	ldr	r0, [r7, #24]
 8005060:	f7fc fba3 	bl	80017aa <GPIO_PinAFConfig>
 8005064:	e004      	b.n	8005070 <QEI5Init+0x2a4>
 8005066:	2202      	movs	r2, #2
 8005068:	210f      	movs	r1, #15
 800506a:	69b8      	ldr	r0, [r7, #24]
 800506c:	f7fc fb9d 	bl	80017aa <GPIO_PinAFConfig>
 8005070:	bf00      	nop

	BIOS_QEI5_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 8005072:	4b1e      	ldr	r3, [pc, #120]	; (80050ec <QEI5Init+0x320>)
 8005074:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005078:	605a      	str	r2, [r3, #4]
	BIOS_QEI5_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800507a:	4b1c      	ldr	r3, [pc, #112]	; (80050ec <QEI5Init+0x320>)
 800507c:	2200      	movs	r2, #0
 800507e:	801a      	strh	r2, [r3, #0]
	BIOS_QEI5_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8005080:	4b1a      	ldr	r3, [pc, #104]	; (80050ec <QEI5Init+0x320>)
 8005082:	2200      	movs	r2, #0
 8005084:	811a      	strh	r2, [r3, #8]
	BIOS_QEI5_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8005086:	4b19      	ldr	r3, [pc, #100]	; (80050ec <QEI5Init+0x320>)
 8005088:	2200      	movs	r2, #0
 800508a:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM5, &BIOS_QEI5_TIM_TimeBaseStructure);
 800508c:	4917      	ldr	r1, [pc, #92]	; (80050ec <QEI5Init+0x320>)
 800508e:	4818      	ldr	r0, [pc, #96]	; (80050f0 <QEI5Init+0x324>)
 8005090:	f7fc ff94 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM5, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 8005094:	2300      	movs	r3, #0
 8005096:	2200      	movs	r2, #0
 8005098:	2103      	movs	r1, #3
 800509a:	4815      	ldr	r0, [pc, #84]	; (80050f0 <QEI5Init+0x324>)
 800509c:	f7fd fb23 	bl	80026e6 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM5, ENABLE);
 80050a0:	2101      	movs	r1, #1
 80050a2:	4813      	ldr	r0, [pc, #76]	; (80050f0 <QEI5Init+0x324>)
 80050a4:	f7fc fff6 	bl	8002094 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM5, TIM_IT_Update );
 80050a8:	2101      	movs	r1, #1
 80050aa:	4811      	ldr	r0, [pc, #68]	; (80050f0 <QEI5Init+0x324>)
 80050ac:	f7fd fb0a 	bl	80026c4 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 80050b0:	2201      	movs	r2, #1
 80050b2:	2101      	movs	r1, #1
 80050b4:	480e      	ldr	r0, [pc, #56]	; (80050f0 <QEI5Init+0x324>)
 80050b6:	f7fd fab7 	bl	8002628 <TIM_ITConfig>

	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 80050ba:	4b0e      	ldr	r3, [pc, #56]	; (80050f4 <QEI5Init+0x328>)
 80050bc:	2232      	movs	r2, #50	; 0x32
 80050be:	701a      	strb	r2, [r3, #0]
	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 80050c0:	89fb      	ldrh	r3, [r7, #14]
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	4b0b      	ldr	r3, [pc, #44]	; (80050f4 <QEI5Init+0x328>)
 80050c6:	705a      	strb	r2, [r3, #1]
	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 80050c8:	89bb      	ldrh	r3, [r7, #12]
 80050ca:	b2da      	uxtb	r2, r3
 80050cc:	4b09      	ldr	r3, [pc, #36]	; (80050f4 <QEI5Init+0x328>)
 80050ce:	709a      	strb	r2, [r3, #2]
	BIOS_QEI5_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80050d0:	4b08      	ldr	r3, [pc, #32]	; (80050f4 <QEI5Init+0x328>)
 80050d2:	2201      	movs	r2, #1
 80050d4:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI5_NVIC_InitStructure);
 80050d6:	4807      	ldr	r0, [pc, #28]	; (80050f4 <QEI5Init+0x328>)
 80050d8:	f7fb fca4 	bl	8000a24 <NVIC_Init>
	TIM_Cmd(TIM5, ENABLE);
 80050dc:	2101      	movs	r1, #1
 80050de:	4804      	ldr	r0, [pc, #16]	; (80050f0 <QEI5Init+0x324>)
 80050e0:	f7fc fff8 	bl	80020d4 <TIM_Cmd>
}
 80050e4:	bf00      	nop
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	2000019c 	.word	0x2000019c
 80050f0:	40000c00 	.word	0x40000c00
 80050f4:	2000017c 	.word	0x2000017c

080050f8 <QEI6Init>:
 * Function Example		: QEI6Init(0,1);
 */

void QEI6Init(uint16_t preemptionpriority, uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_pulseA, uint16_t GPIO_Pin_pulseA, GPIO_TypeDef* GPIOx_pulseB, uint16_t GPIO_Pin_pulseB)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af02      	add	r7, sp, #8
 80050fe:	60ba      	str	r2, [r7, #8]
 8005100:	461a      	mov	r2, r3
 8005102:	4603      	mov	r3, r0
 8005104:	81fb      	strh	r3, [r7, #14]
 8005106:	460b      	mov	r3, r1
 8005108:	81bb      	strh	r3, [r7, #12]
 800510a:	4613      	mov	r3, r2
 800510c:	80fb      	strh	r3, [r7, #6]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 800510e:	2101      	movs	r1, #1
 8005110:	2002      	movs	r0, #2
 8005112:	f7fc ff13 	bl	8001f3c <RCC_APB2PeriphClockCmd>

	GPIOPinsInit (GPIOx_pulseA, GPIO_Pin_pulseA, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 8005116:	88f9      	ldrh	r1, [r7, #6]
 8005118:	2301      	movs	r3, #1
 800511a:	9301      	str	r3, [sp, #4]
 800511c:	2302      	movs	r3, #2
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	2300      	movs	r3, #0
 8005122:	2202      	movs	r2, #2
 8005124:	68b8      	ldr	r0, [r7, #8]
 8005126:	f7fd fcc5 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_pulseB, GPIO_Pin_pulseB, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_UP);
 800512a:	8bb9      	ldrh	r1, [r7, #28]
 800512c:	2301      	movs	r3, #1
 800512e:	9301      	str	r3, [sp, #4]
 8005130:	2302      	movs	r3, #2
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	2300      	movs	r3, #0
 8005136:	2202      	movs	r2, #2
 8005138:	69b8      	ldr	r0, [r7, #24]
 800513a:	f7fd fcbb 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(TIM8,GPIOx_pulseA, GPIO_Pin_pulseA);
 800513e:	88fb      	ldrh	r3, [r7, #6]
 8005140:	2b80      	cmp	r3, #128	; 0x80
 8005142:	d05e      	beq.n	8005202 <QEI6Init+0x10a>
 8005144:	2b80      	cmp	r3, #128	; 0x80
 8005146:	d811      	bhi.n	800516c <QEI6Init+0x74>
 8005148:	2b08      	cmp	r3, #8
 800514a:	d042      	beq.n	80051d2 <QEI6Init+0xda>
 800514c:	2b08      	cmp	r3, #8
 800514e:	d806      	bhi.n	800515e <QEI6Init+0x66>
 8005150:	2b02      	cmp	r3, #2
 8005152:	d032      	beq.n	80051ba <QEI6Init+0xc2>
 8005154:	2b04      	cmp	r3, #4
 8005156:	d036      	beq.n	80051c6 <QEI6Init+0xce>
 8005158:	2b01      	cmp	r3, #1
 800515a:	d028      	beq.n	80051ae <QEI6Init+0xb6>
 800515c:	e086      	b.n	800526c <QEI6Init+0x174>
 800515e:	2b20      	cmp	r3, #32
 8005160:	d043      	beq.n	80051ea <QEI6Init+0xf2>
 8005162:	2b40      	cmp	r3, #64	; 0x40
 8005164:	d047      	beq.n	80051f6 <QEI6Init+0xfe>
 8005166:	2b10      	cmp	r3, #16
 8005168:	d039      	beq.n	80051de <QEI6Init+0xe6>
 800516a:	e07f      	b.n	800526c <QEI6Init+0x174>
 800516c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005170:	d05f      	beq.n	8005232 <QEI6Init+0x13a>
 8005172:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005176:	d809      	bhi.n	800518c <QEI6Init+0x94>
 8005178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800517c:	d04d      	beq.n	800521a <QEI6Init+0x122>
 800517e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005182:	d050      	beq.n	8005226 <QEI6Init+0x12e>
 8005184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005188:	d041      	beq.n	800520e <QEI6Init+0x116>
 800518a:	e06f      	b.n	800526c <QEI6Init+0x174>
 800518c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005190:	d05b      	beq.n	800524a <QEI6Init+0x152>
 8005192:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005196:	d803      	bhi.n	80051a0 <QEI6Init+0xa8>
 8005198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800519c:	d04f      	beq.n	800523e <QEI6Init+0x146>
 800519e:	e065      	b.n	800526c <QEI6Init+0x174>
 80051a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051a4:	d057      	beq.n	8005256 <QEI6Init+0x15e>
 80051a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051aa:	d05a      	beq.n	8005262 <QEI6Init+0x16a>
 80051ac:	e05e      	b.n	800526c <QEI6Init+0x174>
 80051ae:	2203      	movs	r2, #3
 80051b0:	2100      	movs	r1, #0
 80051b2:	68b8      	ldr	r0, [r7, #8]
 80051b4:	f7fc faf9 	bl	80017aa <GPIO_PinAFConfig>
 80051b8:	e058      	b.n	800526c <QEI6Init+0x174>
 80051ba:	2203      	movs	r2, #3
 80051bc:	2101      	movs	r1, #1
 80051be:	68b8      	ldr	r0, [r7, #8]
 80051c0:	f7fc faf3 	bl	80017aa <GPIO_PinAFConfig>
 80051c4:	e052      	b.n	800526c <QEI6Init+0x174>
 80051c6:	2203      	movs	r2, #3
 80051c8:	2102      	movs	r1, #2
 80051ca:	68b8      	ldr	r0, [r7, #8]
 80051cc:	f7fc faed 	bl	80017aa <GPIO_PinAFConfig>
 80051d0:	e04c      	b.n	800526c <QEI6Init+0x174>
 80051d2:	2203      	movs	r2, #3
 80051d4:	2103      	movs	r1, #3
 80051d6:	68b8      	ldr	r0, [r7, #8]
 80051d8:	f7fc fae7 	bl	80017aa <GPIO_PinAFConfig>
 80051dc:	e046      	b.n	800526c <QEI6Init+0x174>
 80051de:	2203      	movs	r2, #3
 80051e0:	2104      	movs	r1, #4
 80051e2:	68b8      	ldr	r0, [r7, #8]
 80051e4:	f7fc fae1 	bl	80017aa <GPIO_PinAFConfig>
 80051e8:	e040      	b.n	800526c <QEI6Init+0x174>
 80051ea:	2203      	movs	r2, #3
 80051ec:	2105      	movs	r1, #5
 80051ee:	68b8      	ldr	r0, [r7, #8]
 80051f0:	f7fc fadb 	bl	80017aa <GPIO_PinAFConfig>
 80051f4:	e03a      	b.n	800526c <QEI6Init+0x174>
 80051f6:	2203      	movs	r2, #3
 80051f8:	2106      	movs	r1, #6
 80051fa:	68b8      	ldr	r0, [r7, #8]
 80051fc:	f7fc fad5 	bl	80017aa <GPIO_PinAFConfig>
 8005200:	e034      	b.n	800526c <QEI6Init+0x174>
 8005202:	2203      	movs	r2, #3
 8005204:	2107      	movs	r1, #7
 8005206:	68b8      	ldr	r0, [r7, #8]
 8005208:	f7fc facf 	bl	80017aa <GPIO_PinAFConfig>
 800520c:	e02e      	b.n	800526c <QEI6Init+0x174>
 800520e:	2203      	movs	r2, #3
 8005210:	2108      	movs	r1, #8
 8005212:	68b8      	ldr	r0, [r7, #8]
 8005214:	f7fc fac9 	bl	80017aa <GPIO_PinAFConfig>
 8005218:	e028      	b.n	800526c <QEI6Init+0x174>
 800521a:	2203      	movs	r2, #3
 800521c:	2109      	movs	r1, #9
 800521e:	68b8      	ldr	r0, [r7, #8]
 8005220:	f7fc fac3 	bl	80017aa <GPIO_PinAFConfig>
 8005224:	e022      	b.n	800526c <QEI6Init+0x174>
 8005226:	2203      	movs	r2, #3
 8005228:	210a      	movs	r1, #10
 800522a:	68b8      	ldr	r0, [r7, #8]
 800522c:	f7fc fabd 	bl	80017aa <GPIO_PinAFConfig>
 8005230:	e01c      	b.n	800526c <QEI6Init+0x174>
 8005232:	2203      	movs	r2, #3
 8005234:	210b      	movs	r1, #11
 8005236:	68b8      	ldr	r0, [r7, #8]
 8005238:	f7fc fab7 	bl	80017aa <GPIO_PinAFConfig>
 800523c:	e016      	b.n	800526c <QEI6Init+0x174>
 800523e:	2203      	movs	r2, #3
 8005240:	210c      	movs	r1, #12
 8005242:	68b8      	ldr	r0, [r7, #8]
 8005244:	f7fc fab1 	bl	80017aa <GPIO_PinAFConfig>
 8005248:	e010      	b.n	800526c <QEI6Init+0x174>
 800524a:	2203      	movs	r2, #3
 800524c:	210d      	movs	r1, #13
 800524e:	68b8      	ldr	r0, [r7, #8]
 8005250:	f7fc faab 	bl	80017aa <GPIO_PinAFConfig>
 8005254:	e00a      	b.n	800526c <QEI6Init+0x174>
 8005256:	2203      	movs	r2, #3
 8005258:	210e      	movs	r1, #14
 800525a:	68b8      	ldr	r0, [r7, #8]
 800525c:	f7fc faa5 	bl	80017aa <GPIO_PinAFConfig>
 8005260:	e004      	b.n	800526c <QEI6Init+0x174>
 8005262:	2203      	movs	r2, #3
 8005264:	210f      	movs	r1, #15
 8005266:	68b8      	ldr	r0, [r7, #8]
 8005268:	f7fc fa9f 	bl	80017aa <GPIO_PinAFConfig>
 800526c:	bf00      	nop
	AFConfig(TIM8,GPIOx_pulseB, GPIO_Pin_pulseB);
 800526e:	8bbb      	ldrh	r3, [r7, #28]
 8005270:	2b80      	cmp	r3, #128	; 0x80
 8005272:	d05e      	beq.n	8005332 <QEI6Init+0x23a>
 8005274:	2b80      	cmp	r3, #128	; 0x80
 8005276:	d811      	bhi.n	800529c <QEI6Init+0x1a4>
 8005278:	2b08      	cmp	r3, #8
 800527a:	d042      	beq.n	8005302 <QEI6Init+0x20a>
 800527c:	2b08      	cmp	r3, #8
 800527e:	d806      	bhi.n	800528e <QEI6Init+0x196>
 8005280:	2b02      	cmp	r3, #2
 8005282:	d032      	beq.n	80052ea <QEI6Init+0x1f2>
 8005284:	2b04      	cmp	r3, #4
 8005286:	d036      	beq.n	80052f6 <QEI6Init+0x1fe>
 8005288:	2b01      	cmp	r3, #1
 800528a:	d028      	beq.n	80052de <QEI6Init+0x1e6>
 800528c:	e086      	b.n	800539c <QEI6Init+0x2a4>
 800528e:	2b20      	cmp	r3, #32
 8005290:	d043      	beq.n	800531a <QEI6Init+0x222>
 8005292:	2b40      	cmp	r3, #64	; 0x40
 8005294:	d047      	beq.n	8005326 <QEI6Init+0x22e>
 8005296:	2b10      	cmp	r3, #16
 8005298:	d039      	beq.n	800530e <QEI6Init+0x216>
 800529a:	e07f      	b.n	800539c <QEI6Init+0x2a4>
 800529c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052a0:	d05f      	beq.n	8005362 <QEI6Init+0x26a>
 80052a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052a6:	d809      	bhi.n	80052bc <QEI6Init+0x1c4>
 80052a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052ac:	d04d      	beq.n	800534a <QEI6Init+0x252>
 80052ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052b2:	d050      	beq.n	8005356 <QEI6Init+0x25e>
 80052b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052b8:	d041      	beq.n	800533e <QEI6Init+0x246>
 80052ba:	e06f      	b.n	800539c <QEI6Init+0x2a4>
 80052bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052c0:	d05b      	beq.n	800537a <QEI6Init+0x282>
 80052c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052c6:	d803      	bhi.n	80052d0 <QEI6Init+0x1d8>
 80052c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052cc:	d04f      	beq.n	800536e <QEI6Init+0x276>
 80052ce:	e065      	b.n	800539c <QEI6Init+0x2a4>
 80052d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052d4:	d057      	beq.n	8005386 <QEI6Init+0x28e>
 80052d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052da:	d05a      	beq.n	8005392 <QEI6Init+0x29a>
 80052dc:	e05e      	b.n	800539c <QEI6Init+0x2a4>
 80052de:	2203      	movs	r2, #3
 80052e0:	2100      	movs	r1, #0
 80052e2:	69b8      	ldr	r0, [r7, #24]
 80052e4:	f7fc fa61 	bl	80017aa <GPIO_PinAFConfig>
 80052e8:	e058      	b.n	800539c <QEI6Init+0x2a4>
 80052ea:	2203      	movs	r2, #3
 80052ec:	2101      	movs	r1, #1
 80052ee:	69b8      	ldr	r0, [r7, #24]
 80052f0:	f7fc fa5b 	bl	80017aa <GPIO_PinAFConfig>
 80052f4:	e052      	b.n	800539c <QEI6Init+0x2a4>
 80052f6:	2203      	movs	r2, #3
 80052f8:	2102      	movs	r1, #2
 80052fa:	69b8      	ldr	r0, [r7, #24]
 80052fc:	f7fc fa55 	bl	80017aa <GPIO_PinAFConfig>
 8005300:	e04c      	b.n	800539c <QEI6Init+0x2a4>
 8005302:	2203      	movs	r2, #3
 8005304:	2103      	movs	r1, #3
 8005306:	69b8      	ldr	r0, [r7, #24]
 8005308:	f7fc fa4f 	bl	80017aa <GPIO_PinAFConfig>
 800530c:	e046      	b.n	800539c <QEI6Init+0x2a4>
 800530e:	2203      	movs	r2, #3
 8005310:	2104      	movs	r1, #4
 8005312:	69b8      	ldr	r0, [r7, #24]
 8005314:	f7fc fa49 	bl	80017aa <GPIO_PinAFConfig>
 8005318:	e040      	b.n	800539c <QEI6Init+0x2a4>
 800531a:	2203      	movs	r2, #3
 800531c:	2105      	movs	r1, #5
 800531e:	69b8      	ldr	r0, [r7, #24]
 8005320:	f7fc fa43 	bl	80017aa <GPIO_PinAFConfig>
 8005324:	e03a      	b.n	800539c <QEI6Init+0x2a4>
 8005326:	2203      	movs	r2, #3
 8005328:	2106      	movs	r1, #6
 800532a:	69b8      	ldr	r0, [r7, #24]
 800532c:	f7fc fa3d 	bl	80017aa <GPIO_PinAFConfig>
 8005330:	e034      	b.n	800539c <QEI6Init+0x2a4>
 8005332:	2203      	movs	r2, #3
 8005334:	2107      	movs	r1, #7
 8005336:	69b8      	ldr	r0, [r7, #24]
 8005338:	f7fc fa37 	bl	80017aa <GPIO_PinAFConfig>
 800533c:	e02e      	b.n	800539c <QEI6Init+0x2a4>
 800533e:	2203      	movs	r2, #3
 8005340:	2108      	movs	r1, #8
 8005342:	69b8      	ldr	r0, [r7, #24]
 8005344:	f7fc fa31 	bl	80017aa <GPIO_PinAFConfig>
 8005348:	e028      	b.n	800539c <QEI6Init+0x2a4>
 800534a:	2203      	movs	r2, #3
 800534c:	2109      	movs	r1, #9
 800534e:	69b8      	ldr	r0, [r7, #24]
 8005350:	f7fc fa2b 	bl	80017aa <GPIO_PinAFConfig>
 8005354:	e022      	b.n	800539c <QEI6Init+0x2a4>
 8005356:	2203      	movs	r2, #3
 8005358:	210a      	movs	r1, #10
 800535a:	69b8      	ldr	r0, [r7, #24]
 800535c:	f7fc fa25 	bl	80017aa <GPIO_PinAFConfig>
 8005360:	e01c      	b.n	800539c <QEI6Init+0x2a4>
 8005362:	2203      	movs	r2, #3
 8005364:	210b      	movs	r1, #11
 8005366:	69b8      	ldr	r0, [r7, #24]
 8005368:	f7fc fa1f 	bl	80017aa <GPIO_PinAFConfig>
 800536c:	e016      	b.n	800539c <QEI6Init+0x2a4>
 800536e:	2203      	movs	r2, #3
 8005370:	210c      	movs	r1, #12
 8005372:	69b8      	ldr	r0, [r7, #24]
 8005374:	f7fc fa19 	bl	80017aa <GPIO_PinAFConfig>
 8005378:	e010      	b.n	800539c <QEI6Init+0x2a4>
 800537a:	2203      	movs	r2, #3
 800537c:	210d      	movs	r1, #13
 800537e:	69b8      	ldr	r0, [r7, #24]
 8005380:	f7fc fa13 	bl	80017aa <GPIO_PinAFConfig>
 8005384:	e00a      	b.n	800539c <QEI6Init+0x2a4>
 8005386:	2203      	movs	r2, #3
 8005388:	210e      	movs	r1, #14
 800538a:	69b8      	ldr	r0, [r7, #24]
 800538c:	f7fc fa0d 	bl	80017aa <GPIO_PinAFConfig>
 8005390:	e004      	b.n	800539c <QEI6Init+0x2a4>
 8005392:	2203      	movs	r2, #3
 8005394:	210f      	movs	r1, #15
 8005396:	69b8      	ldr	r0, [r7, #24]
 8005398:	f7fc fa07 	bl	80017aa <GPIO_PinAFConfig>
 800539c:	bf00      	nop

	BIOS_QEI6_TIM_TimeBaseStructure.TIM_Period = 0xFFFF;
 800539e:	4b1e      	ldr	r3, [pc, #120]	; (8005418 <QEI6Init+0x320>)
 80053a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053a4:	605a      	str	r2, [r3, #4]
	BIOS_QEI6_TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80053a6:	4b1c      	ldr	r3, [pc, #112]	; (8005418 <QEI6Init+0x320>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	801a      	strh	r2, [r3, #0]
	BIOS_QEI6_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80053ac:	4b1a      	ldr	r3, [pc, #104]	; (8005418 <QEI6Init+0x320>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	811a      	strh	r2, [r3, #8]
	BIOS_QEI6_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80053b2:	4b19      	ldr	r3, [pc, #100]	; (8005418 <QEI6Init+0x320>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM8, &BIOS_QEI6_TIM_TimeBaseStructure);
 80053b8:	4917      	ldr	r1, [pc, #92]	; (8005418 <QEI6Init+0x320>)
 80053ba:	4818      	ldr	r0, [pc, #96]	; (800541c <QEI6Init+0x324>)
 80053bc:	f7fc fdfe 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_EncoderInterfaceConfig(TIM8, TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);
 80053c0:	2300      	movs	r3, #0
 80053c2:	2200      	movs	r2, #0
 80053c4:	2103      	movs	r1, #3
 80053c6:	4815      	ldr	r0, [pc, #84]	; (800541c <QEI6Init+0x324>)
 80053c8:	f7fd f98d 	bl	80026e6 <TIM_EncoderInterfaceConfig>
	TIM_ARRPreloadConfig(TIM8, ENABLE);
 80053cc:	2101      	movs	r1, #1
 80053ce:	4813      	ldr	r0, [pc, #76]	; (800541c <QEI6Init+0x324>)
 80053d0:	f7fc fe60 	bl	8002094 <TIM_ARRPreloadConfig>

	TIM_ClearITPendingBit(TIM8, TIM_IT_Update );
 80053d4:	2101      	movs	r1, #1
 80053d6:	4811      	ldr	r0, [pc, #68]	; (800541c <QEI6Init+0x324>)
 80053d8:	f7fd f974 	bl	80026c4 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIM8, TIM_IT_Update, ENABLE);
 80053dc:	2201      	movs	r2, #1
 80053de:	2101      	movs	r1, #1
 80053e0:	480e      	ldr	r0, [pc, #56]	; (800541c <QEI6Init+0x324>)
 80053e2:	f7fd f921 	bl	8002628 <TIM_ITConfig>

	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannel = TIM8_UP_TIM13_IRQn;
 80053e6:	4b0e      	ldr	r3, [pc, #56]	; (8005420 <QEI6Init+0x328>)
 80053e8:	222c      	movs	r2, #44	; 0x2c
 80053ea:	701a      	strb	r2, [r3, #0]
	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 80053ec:	89fb      	ldrh	r3, [r7, #14]
 80053ee:	b2da      	uxtb	r2, r3
 80053f0:	4b0b      	ldr	r3, [pc, #44]	; (8005420 <QEI6Init+0x328>)
 80053f2:	705a      	strb	r2, [r3, #1]
	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 80053f4:	89bb      	ldrh	r3, [r7, #12]
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	4b09      	ldr	r3, [pc, #36]	; (8005420 <QEI6Init+0x328>)
 80053fa:	709a      	strb	r2, [r3, #2]
	BIOS_QEI6_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80053fc:	4b08      	ldr	r3, [pc, #32]	; (8005420 <QEI6Init+0x328>)
 80053fe:	2201      	movs	r2, #1
 8005400:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_QEI6_NVIC_InitStructure);
 8005402:	4807      	ldr	r0, [pc, #28]	; (8005420 <QEI6Init+0x328>)
 8005404:	f7fb fb0e 	bl	8000a24 <NVIC_Init>
	TIM_Cmd(TIM8, ENABLE);
 8005408:	2101      	movs	r1, #1
 800540a:	4804      	ldr	r0, [pc, #16]	; (800541c <QEI6Init+0x324>)
 800540c:	f7fc fe62 	bl	80020d4 <TIM_Cmd>
}
 8005410:	bf00      	nop
 8005412:	3710      	adds	r7, #16
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	2000014c 	.word	0x2000014c
 800541c:	40010400 	.word	0x40010400
 8005420:	20000188 	.word	0x20000188

08005424 <SHIFTREGInit>:
 * Function Return		: None
 * Function Example		: SHIFTREGInit(&shiftreg, CASCADE_1, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1, GPIOD, GPIO_Pin_2);
 */

void SHIFTREGInit (shiftreg_t* shiftreg, fSR cascade, GPIO_TypeDef *GPIOx_sck, uint16_t GPIO_Pin_sck,
		           GPIO_TypeDef *GPIOx_rck , uint16_t GPIO_Pin_rck,GPIO_TypeDef *GPIOx_si, uint16_t GPIO_Pin_si){
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af02      	add	r7, sp, #8
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	607a      	str	r2, [r7, #4]
 800542e:	461a      	mov	r2, r3
 8005430:	460b      	mov	r3, r1
 8005432:	72fb      	strb	r3, [r7, #11]
 8005434:	4613      	mov	r3, r2
 8005436:	813b      	strh	r3, [r7, #8]

	shiftreg->flag = cascade;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	7afa      	ldrb	r2, [r7, #11]
 800543c:	759a      	strb	r2, [r3, #22]

	shiftreg->GPIOx_sck = GPIOx_sck;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	601a      	str	r2, [r3, #0]
	shiftreg->GPIO_Pin_sck = GPIO_Pin_sck;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	893a      	ldrh	r2, [r7, #8]
 8005448:	809a      	strh	r2, [r3, #4]

	shiftreg->GPIOx_rck = GPIOx_rck;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	609a      	str	r2, [r3, #8]
	shiftreg->GPIO_Pin_rck = GPIO_Pin_rck;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8bba      	ldrh	r2, [r7, #28]
 8005454:	819a      	strh	r2, [r3, #12]

	shiftreg->GPIOx_si = GPIOx_si;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a3a      	ldr	r2, [r7, #32]
 800545a:	611a      	str	r2, [r3, #16]
	shiftreg->GPIO_Pin_si = GPIO_Pin_si;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005460:	829a      	strh	r2, [r3, #20]

	GPIOPinsInit(shiftreg->GPIOx_sck, shiftreg->GPIO_Pin_sck, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6818      	ldr	r0, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	8899      	ldrh	r1, [r3, #4]
 800546a:	2301      	movs	r3, #1
 800546c:	9301      	str	r3, [sp, #4]
 800546e:	2302      	movs	r3, #2
 8005470:	9300      	str	r3, [sp, #0]
 8005472:	2300      	movs	r3, #0
 8005474:	2201      	movs	r2, #1
 8005476:	f7fd fb1d 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit(shiftreg->GPIOx_rck, shiftreg->GPIO_Pin_rck, GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6898      	ldr	r0, [r3, #8]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8999      	ldrh	r1, [r3, #12]
 8005482:	2301      	movs	r3, #1
 8005484:	9301      	str	r3, [sp, #4]
 8005486:	2302      	movs	r3, #2
 8005488:	9300      	str	r3, [sp, #0]
 800548a:	2300      	movs	r3, #0
 800548c:	2201      	movs	r2, #1
 800548e:	f7fd fb11 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit(shiftreg->GPIOx_si, shiftreg->GPIO_Pin_si , GPIO_Mode_OUT,GPIO_OType_PP,GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6918      	ldr	r0, [r3, #16]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	8a99      	ldrh	r1, [r3, #20]
 800549a:	2301      	movs	r3, #1
 800549c:	9301      	str	r3, [sp, #4]
 800549e:	2302      	movs	r3, #2
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	2300      	movs	r3, #0
 80054a4:	2201      	movs	r2, #1
 80054a6:	f7fd fb05 	bl	8002ab4 <GPIOPinsInit>

}
 80054aa:	bf00      	nop
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <SHIFTREGShift>:
 * Function Arguments	: shiftreg			pointer to structure
 * Function Return		: None
 * Function Example		: SHIFTREGShift (&shiftreg);
 */

void SHIFTREGShift(shiftreg_t* shiftreg){
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b084      	sub	sp, #16
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]

	uint8_t out, i, j;

	i = shiftreg->flag;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	7d9b      	ldrb	r3, [r3, #22]
 80054be:	73bb      	strb	r3, [r7, #14]

	GPIO_WriteBit(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, Bit_RESET);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6818      	ldr	r0, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	889b      	ldrh	r3, [r3, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	4619      	mov	r1, r3
 80054cc:	f7fc f955 	bl	800177a <GPIO_WriteBit>
	GPIO_WriteBit(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, Bit_RESET);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6898      	ldr	r0, [r3, #8]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	899b      	ldrh	r3, [r3, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	4619      	mov	r1, r3
 80054dc:	f7fc f94d 	bl	800177a <GPIO_WriteBit>

	do{
		out = shiftreg->cast[i].Byte;
 80054e0:	7bba      	ldrb	r2, [r7, #14]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	3206      	adds	r2, #6
 80054e6:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 80054ea:	73fb      	strb	r3, [r7, #15]
		for (j = 8; j; j--){
 80054ec:	2308      	movs	r3, #8
 80054ee:	737b      	strb	r3, [r7, #13]
 80054f0:	e02a      	b.n	8005548 <SHIFTREGShift+0x96>
			(out & 0x80) ? GPIO_WriteBit(shiftreg->GPIOx_si , shiftreg->GPIO_Pin_si, Bit_SET) : GPIO_WriteBit(shiftreg->GPIOx_si , shiftreg->GPIO_Pin_si, Bit_RESET);
 80054f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	da08      	bge.n	800550c <SHIFTREGShift+0x5a>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6918      	ldr	r0, [r3, #16]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	8a9b      	ldrh	r3, [r3, #20]
 8005502:	2201      	movs	r2, #1
 8005504:	4619      	mov	r1, r3
 8005506:	f7fc f938 	bl	800177a <GPIO_WriteBit>
 800550a:	e007      	b.n	800551c <SHIFTREGShift+0x6a>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6918      	ldr	r0, [r3, #16]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	8a9b      	ldrh	r3, [r3, #20]
 8005514:	2200      	movs	r2, #0
 8005516:	4619      	mov	r1, r3
 8005518:	f7fc f92f 	bl	800177a <GPIO_WriteBit>
			out <<= 1;
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	73fb      	strb	r3, [r7, #15]
			GPIO_WriteBit(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, Bit_SET);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6818      	ldr	r0, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	889b      	ldrh	r3, [r3, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	4619      	mov	r1, r3
 800552e:	f7fc f924 	bl	800177a <GPIO_WriteBit>
			GPIO_WriteBit(shiftreg->GPIOx_sck , shiftreg->GPIO_Pin_sck, Bit_RESET);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6818      	ldr	r0, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	889b      	ldrh	r3, [r3, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	4619      	mov	r1, r3
 800553e:	f7fc f91c 	bl	800177a <GPIO_WriteBit>
		for (j = 8; j; j--){
 8005542:	7b7b      	ldrb	r3, [r7, #13]
 8005544:	3b01      	subs	r3, #1
 8005546:	737b      	strb	r3, [r7, #13]
 8005548:	7b7b      	ldrb	r3, [r7, #13]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1d1      	bne.n	80054f2 <SHIFTREGShift+0x40>
		}
	}while(i--);
 800554e:	7bbb      	ldrb	r3, [r7, #14]
 8005550:	1e5a      	subs	r2, r3, #1
 8005552:	73ba      	strb	r2, [r7, #14]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1c3      	bne.n	80054e0 <SHIFTREGShift+0x2e>

	GPIO_WriteBit(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, Bit_SET);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6898      	ldr	r0, [r3, #8]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	899b      	ldrh	r3, [r3, #12]
 8005560:	2201      	movs	r2, #1
 8005562:	4619      	mov	r1, r3
 8005564:	f7fc f909 	bl	800177a <GPIO_WriteBit>
	GPIO_WriteBit(shiftreg->GPIOx_rck , shiftreg->GPIO_Pin_rck, Bit_RESET);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6898      	ldr	r0, [r3, #8]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	899b      	ldrh	r3, [r3, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	4619      	mov	r1, r3
 8005574:	f7fc f901 	bl	800177a <GPIO_WriteBit>

}
 8005578:	bf00      	nop
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	4603      	mov	r3, r0
 8005588:	6039      	str	r1, [r7, #0]
 800558a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800558c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005590:	2b00      	cmp	r3, #0
 8005592:	da0b      	bge.n	80055ac <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005594:	490d      	ldr	r1, [pc, #52]	; (80055cc <NVIC_SetPriority+0x4c>)
 8005596:	79fb      	ldrb	r3, [r7, #7]
 8005598:	f003 030f 	and.w	r3, r3, #15
 800559c:	3b04      	subs	r3, #4
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	b2d2      	uxtb	r2, r2
 80055a2:	0112      	lsls	r2, r2, #4
 80055a4:	b2d2      	uxtb	r2, r2
 80055a6:	440b      	add	r3, r1
 80055a8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80055aa:	e009      	b.n	80055c0 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80055ac:	4908      	ldr	r1, [pc, #32]	; (80055d0 <NVIC_SetPriority+0x50>)
 80055ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	b2d2      	uxtb	r2, r2
 80055b6:	0112      	lsls	r2, r2, #4
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	440b      	add	r3, r1
 80055bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr
 80055cc:	e000ed00 	.word	0xe000ed00
 80055d0:	e000e100 	.word	0xe000e100

080055d4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055e2:	d301      	bcc.n	80055e8 <SysTick_Config+0x14>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e011      	b.n	800560c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80055e8:	4a0a      	ldr	r2, [pc, #40]	; (8005614 <SysTick_Config+0x40>)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80055f0:	3b01      	subs	r3, #1
 80055f2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80055f4:	210f      	movs	r1, #15
 80055f6:	f04f 30ff 	mov.w	r0, #4294967295
 80055fa:	f7ff ffc1 	bl	8005580 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80055fe:	4b05      	ldr	r3, [pc, #20]	; (8005614 <SysTick_Config+0x40>)
 8005600:	2200      	movs	r2, #0
 8005602:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005604:	4b03      	ldr	r3, [pc, #12]	; (8005614 <SysTick_Config+0x40>)
 8005606:	2207      	movs	r2, #7
 8005608:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	e000e010 	.word	0xe000e010

08005618 <BIOSInit>:
 * Function Return		: None
 * Function Example		: BIOSInit();
 */

void BIOSInit(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
	SystemInit();
 800561c:	f004 f95a 	bl	80098d4 <SystemInit>
	SystemCoreClockUpdate();
 8005620:	f004 f98e 	bl	8009940 <SystemCoreClockUpdate>
	RCC_GetClocksFreq(&BIOS_RCC_Clocks);
 8005624:	4808      	ldr	r0, [pc, #32]	; (8005648 <BIOSInit+0x30>)
 8005626:	f7fc fba1 	bl	8001d6c <RCC_GetClocksFreq>
	SysTick_Config(BIOS_RCC_Clocks.HCLK_Frequency / 1000);
 800562a:	4b07      	ldr	r3, [pc, #28]	; (8005648 <BIOSInit+0x30>)
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	4a07      	ldr	r2, [pc, #28]	; (800564c <BIOSInit+0x34>)
 8005630:	fba2 2303 	umull	r2, r3, r2, r3
 8005634:	099b      	lsrs	r3, r3, #6
 8005636:	4618      	mov	r0, r3
 8005638:	f7ff ffcc 	bl	80055d4 <SysTick_Config>
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800563c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005640:	f7fb f9dc 	bl	80009fc <NVIC_PriorityGroupConfig>

}
 8005644:	bf00      	nop
 8005646:	bd80      	pop	{r7, pc}
 8005648:	20000044 	.word	0x20000044
 800564c:	10624dd3 	.word	0x10624dd3

08005650 <BIOSDelay>:
 * Function Return		: None
 * Function Example		: BIOSDelay (1000);   //Delay for 1s
 */

void BIOSDelay (__IO uint32_t nTime)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
	BIOSTimingDelay = nTime;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a06      	ldr	r2, [pc, #24]	; (8005674 <BIOSDelay+0x24>)
 800565c:	6013      	str	r3, [r2, #0]
	while(BIOSTimingDelay != 0);
 800565e:	bf00      	nop
 8005660:	4b04      	ldr	r3, [pc, #16]	; (8005674 <BIOSDelay+0x24>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1fb      	bne.n	8005660 <BIOSDelay+0x10>
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	200000b4 	.word	0x200000b4

08005678 <BIOSTimingDelay_Decrement>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: BIOSTimingDelay_Decrement();
 */
void BIOSTimingDelay_Decrement(void)
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
  if (BIOSTimingDelay != 0x00)
 800567c:	4b06      	ldr	r3, [pc, #24]	; (8005698 <BIOSTimingDelay_Decrement+0x20>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d004      	beq.n	800568e <BIOSTimingDelay_Decrement+0x16>
  {
    BIOSTimingDelay--;
 8005684:	4b04      	ldr	r3, [pc, #16]	; (8005698 <BIOSTimingDelay_Decrement+0x20>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	3b01      	subs	r3, #1
 800568a:	4a03      	ldr	r2, [pc, #12]	; (8005698 <BIOSTimingDelay_Decrement+0x20>)
 800568c:	6013      	str	r3, [r2, #0]
  }
}
 800568e:	bf00      	nop
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	200000b4 	.word	0x200000b4

0800569c <BIOSTIMx_Init>:
 * 						  BIOSTIMx_Init (TIM2, 1000, 84, 2, 0);  //1ms  interrupt
 * 						  BIOSTIMx_Init (TIM3, 20000, 84, 2, 1); //20ms interrupt
 */

void BIOSTIMx_Init(TIM_TypeDef* TIMx, uint16_t period, uint16_t prescaler,uint16_t preemptionpriority,uint16_t subpriority)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	4608      	mov	r0, r1
 80056a6:	4611      	mov	r1, r2
 80056a8:	461a      	mov	r2, r3
 80056aa:	4603      	mov	r3, r0
 80056ac:	817b      	strh	r3, [r7, #10]
 80056ae:	460b      	mov	r3, r1
 80056b0:	813b      	strh	r3, [r7, #8]
 80056b2:	4613      	mov	r3, r2
 80056b4:	80fb      	strh	r3, [r7, #6]
	switch((uint32_t)TIMx)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	4a6f      	ldr	r2, [pc, #444]	; (8005878 <BIOSTIMx_Init+0x1dc>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	f000 808f 	beq.w	80057de <BIOSTIMx_Init+0x142>
 80056c0:	4a6d      	ldr	r2, [pc, #436]	; (8005878 <BIOSTIMx_Init+0x1dc>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d816      	bhi.n	80056f4 <BIOSTIMx_Init+0x58>
 80056c6:	4a6d      	ldr	r2, [pc, #436]	; (800587c <BIOSTIMx_Init+0x1e0>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d068      	beq.n	800579e <BIOSTIMx_Init+0x102>
 80056cc:	4a6b      	ldr	r2, [pc, #428]	; (800587c <BIOSTIMx_Init+0x1e0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d806      	bhi.n	80056e0 <BIOSTIMx_Init+0x44>
 80056d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d6:	d052      	beq.n	800577e <BIOSTIMx_Init+0xe2>
 80056d8:	4a69      	ldr	r2, [pc, #420]	; (8005880 <BIOSTIMx_Init+0x1e4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d057      	beq.n	800578e <BIOSTIMx_Init+0xf2>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_TRG_COM_TIM14_IRQn ;

			break;
		}

		default: break;
 80056de:	e097      	b.n	8005810 <BIOSTIMx_Init+0x174>
	switch((uint32_t)TIMx)
 80056e0:	4a68      	ldr	r2, [pc, #416]	; (8005884 <BIOSTIMx_Init+0x1e8>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d06b      	beq.n	80057be <BIOSTIMx_Init+0x122>
 80056e6:	4a68      	ldr	r2, [pc, #416]	; (8005888 <BIOSTIMx_Init+0x1ec>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d070      	beq.n	80057ce <BIOSTIMx_Init+0x132>
 80056ec:	4a67      	ldr	r2, [pc, #412]	; (800588c <BIOSTIMx_Init+0x1f0>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d05d      	beq.n	80057ae <BIOSTIMx_Init+0x112>
		default: break;
 80056f2:	e08d      	b.n	8005810 <BIOSTIMx_Init+0x174>
	switch((uint32_t)TIMx)
 80056f4:	4a66      	ldr	r2, [pc, #408]	; (8005890 <BIOSTIMx_Init+0x1f4>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d01e      	beq.n	8005738 <BIOSTIMx_Init+0x9c>
 80056fa:	4a65      	ldr	r2, [pc, #404]	; (8005890 <BIOSTIMx_Init+0x1f4>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d809      	bhi.n	8005714 <BIOSTIMx_Init+0x78>
 8005700:	4a64      	ldr	r2, [pc, #400]	; (8005894 <BIOSTIMx_Init+0x1f8>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d07b      	beq.n	80057fe <BIOSTIMx_Init+0x162>
 8005706:	4a64      	ldr	r2, [pc, #400]	; (8005898 <BIOSTIMx_Init+0x1fc>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d00d      	beq.n	8005728 <BIOSTIMx_Init+0x8c>
 800570c:	4a63      	ldr	r2, [pc, #396]	; (800589c <BIOSTIMx_Init+0x200>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d06d      	beq.n	80057ee <BIOSTIMx_Init+0x152>
		default: break;
 8005712:	e07d      	b.n	8005810 <BIOSTIMx_Init+0x174>
	switch((uint32_t)TIMx)
 8005714:	4a62      	ldr	r2, [pc, #392]	; (80058a0 <BIOSTIMx_Init+0x204>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d01f      	beq.n	800575a <BIOSTIMx_Init+0xbe>
 800571a:	4a62      	ldr	r2, [pc, #392]	; (80058a4 <BIOSTIMx_Init+0x208>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d025      	beq.n	800576c <BIOSTIMx_Init+0xd0>
 8005720:	4a61      	ldr	r2, [pc, #388]	; (80058a8 <BIOSTIMx_Init+0x20c>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d010      	beq.n	8005748 <BIOSTIMx_Init+0xac>
		default: break;
 8005726:	e073      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005728:	2101      	movs	r1, #1
 800572a:	2001      	movs	r0, #1
 800572c:	f7fc fc06 	bl	8001f3c <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_UP_TIM10_IRQn ;
 8005730:	4b5e      	ldr	r3, [pc, #376]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005732:	2219      	movs	r2, #25
 8005734:	701a      	strb	r2, [r3, #0]
			break;
 8005736:	e06b      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005738:	2101      	movs	r1, #1
 800573a:	2002      	movs	r0, #2
 800573c:	f7fc fbfe 	bl	8001f3c <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_UP_TIM13_IRQn ;
 8005740:	4b5a      	ldr	r3, [pc, #360]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005742:	222c      	movs	r2, #44	; 0x2c
 8005744:	701a      	strb	r2, [r3, #0]
			break;
 8005746:	e063      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM9, ENABLE);
 8005748:	2101      	movs	r1, #1
 800574a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800574e:	f7fc fbf5 	bl	8001f3c <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_BRK_TIM9_IRQn ;
 8005752:	4b56      	ldr	r3, [pc, #344]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005754:	2218      	movs	r2, #24
 8005756:	701a      	strb	r2, [r3, #0]
			break;
 8005758:	e05a      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM10, ENABLE);
 800575a:	2101      	movs	r1, #1
 800575c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005760:	f7fc fbec 	bl	8001f3c <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_UP_TIM10_IRQn ;
 8005764:	4b51      	ldr	r3, [pc, #324]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005766:	2219      	movs	r2, #25
 8005768:	701a      	strb	r2, [r3, #0]
			break;
 800576a:	e051      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM11, ENABLE);
 800576c:	2101      	movs	r1, #1
 800576e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005772:	f7fc fbe3 	bl	8001f3c <RCC_APB2PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM1_TRG_COM_TIM11_IRQn ;
 8005776:	4b4d      	ldr	r3, [pc, #308]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005778:	221a      	movs	r2, #26
 800577a:	701a      	strb	r2, [r3, #0]
			break;
 800577c:	e048      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800577e:	2101      	movs	r1, #1
 8005780:	2001      	movs	r0, #1
 8005782:	f7fc fbbb 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn ;
 8005786:	4b49      	ldr	r3, [pc, #292]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005788:	221c      	movs	r2, #28
 800578a:	701a      	strb	r2, [r3, #0]
			break;
 800578c:	e040      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 800578e:	2101      	movs	r1, #1
 8005790:	2002      	movs	r0, #2
 8005792:	f7fc fbb3 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn ;
 8005796:	4b45      	ldr	r3, [pc, #276]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005798:	221d      	movs	r2, #29
 800579a:	701a      	strb	r2, [r3, #0]
			break;
 800579c:	e038      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800579e:	2101      	movs	r1, #1
 80057a0:	2004      	movs	r0, #4
 80057a2:	f7fc fbab 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn ;
 80057a6:	4b41      	ldr	r3, [pc, #260]	; (80058ac <BIOSTIMx_Init+0x210>)
 80057a8:	221e      	movs	r2, #30
 80057aa:	701a      	strb	r2, [r3, #0]
			break;
 80057ac:	e030      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80057ae:	2101      	movs	r1, #1
 80057b0:	2008      	movs	r0, #8
 80057b2:	f7fc fba3 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn ;
 80057b6:	4b3d      	ldr	r3, [pc, #244]	; (80058ac <BIOSTIMx_Init+0x210>)
 80057b8:	2232      	movs	r2, #50	; 0x32
 80057ba:	701a      	strb	r2, [r3, #0]
			break;
 80057bc:	e028      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE);
 80057be:	2101      	movs	r1, #1
 80057c0:	2010      	movs	r0, #16
 80057c2:	f7fc fb9b 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM6_DAC_IRQn ;
 80057c6:	4b39      	ldr	r3, [pc, #228]	; (80058ac <BIOSTIMx_Init+0x210>)
 80057c8:	2236      	movs	r2, #54	; 0x36
 80057ca:	701a      	strb	r2, [r3, #0]
			break;
 80057cc:	e020      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 80057ce:	2101      	movs	r1, #1
 80057d0:	2020      	movs	r0, #32
 80057d2:	f7fc fb93 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn ;
 80057d6:	4b35      	ldr	r3, [pc, #212]	; (80058ac <BIOSTIMx_Init+0x210>)
 80057d8:	2237      	movs	r2, #55	; 0x37
 80057da:	701a      	strb	r2, [r3, #0]
			break;
 80057dc:	e018      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 80057de:	2101      	movs	r1, #1
 80057e0:	2040      	movs	r0, #64	; 0x40
 80057e2:	f7fc fb8b 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_BRK_TIM12_IRQn ;
 80057e6:	4b31      	ldr	r3, [pc, #196]	; (80058ac <BIOSTIMx_Init+0x210>)
 80057e8:	222b      	movs	r2, #43	; 0x2b
 80057ea:	701a      	strb	r2, [r3, #0]
			break;
 80057ec:	e010      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM13, ENABLE);
 80057ee:	2101      	movs	r1, #1
 80057f0:	2080      	movs	r0, #128	; 0x80
 80057f2:	f7fc fb83 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_UP_TIM13_IRQn ;
 80057f6:	4b2d      	ldr	r3, [pc, #180]	; (80058ac <BIOSTIMx_Init+0x210>)
 80057f8:	222c      	movs	r2, #44	; 0x2c
 80057fa:	701a      	strb	r2, [r3, #0]
			break;
 80057fc:	e008      	b.n	8005810 <BIOSTIMx_Init+0x174>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM14, ENABLE);
 80057fe:	2101      	movs	r1, #1
 8005800:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005804:	f7fc fb7a 	bl	8001efc <RCC_APB1PeriphClockCmd>
			BIOS_NVIC_InitStructure.NVIC_IRQChannel = TIM8_TRG_COM_TIM14_IRQn ;
 8005808:	4b28      	ldr	r3, [pc, #160]	; (80058ac <BIOSTIMx_Init+0x210>)
 800580a:	222d      	movs	r2, #45	; 0x2d
 800580c:	701a      	strb	r2, [r3, #0]
			break;
 800580e:	bf00      	nop
	}

	//Initialize TIMx
	BIOS_TIM_TimeBaseStructure.TIM_Period = period - 1;
 8005810:	897b      	ldrh	r3, [r7, #10]
 8005812:	3b01      	subs	r3, #1
 8005814:	461a      	mov	r2, r3
 8005816:	4b26      	ldr	r3, [pc, #152]	; (80058b0 <BIOSTIMx_Init+0x214>)
 8005818:	605a      	str	r2, [r3, #4]
	BIOS_TIM_TimeBaseStructure.TIM_Prescaler = prescaler - 1;
 800581a:	893b      	ldrh	r3, [r7, #8]
 800581c:	3b01      	subs	r3, #1
 800581e:	b29a      	uxth	r2, r3
 8005820:	4b23      	ldr	r3, [pc, #140]	; (80058b0 <BIOSTIMx_Init+0x214>)
 8005822:	801a      	strh	r2, [r3, #0]
	BIOS_TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8005824:	4b22      	ldr	r3, [pc, #136]	; (80058b0 <BIOSTIMx_Init+0x214>)
 8005826:	2200      	movs	r2, #0
 8005828:	811a      	strh	r2, [r3, #8]
	BIOS_TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800582a:	4b21      	ldr	r3, [pc, #132]	; (80058b0 <BIOSTIMx_Init+0x214>)
 800582c:	2200      	movs	r2, #0
 800582e:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIMx, &BIOS_TIM_TimeBaseStructure);
 8005830:	491f      	ldr	r1, [pc, #124]	; (80058b0 <BIOSTIMx_Init+0x214>)
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f7fc fbc2 	bl	8001fbc <TIM_TimeBaseInit>
	TIM_ClearITPendingBit(TIMx, TIM_IT_Update);
 8005838:	2101      	movs	r1, #1
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f7fc ff42 	bl	80026c4 <TIM_ClearITPendingBit>
	TIM_ITConfig(TIMx,TIM_IT_Update,ENABLE);
 8005840:	2201      	movs	r2, #1
 8005842:	2101      	movs	r1, #1
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f7fc feef 	bl	8002628 <TIM_ITConfig>
	//NVIC Configuration
	BIOS_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 800584a:	88fb      	ldrh	r3, [r7, #6]
 800584c:	b2da      	uxtb	r2, r3
 800584e:	4b17      	ldr	r3, [pc, #92]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005850:	705a      	strb	r2, [r3, #1]
	BIOS_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8005852:	8b3b      	ldrh	r3, [r7, #24]
 8005854:	b2da      	uxtb	r2, r3
 8005856:	4b15      	ldr	r3, [pc, #84]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005858:	709a      	strb	r2, [r3, #2]
	BIOS_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800585a:	4b14      	ldr	r3, [pc, #80]	; (80058ac <BIOSTIMx_Init+0x210>)
 800585c:	2201      	movs	r2, #1
 800585e:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_NVIC_InitStructure);
 8005860:	4812      	ldr	r0, [pc, #72]	; (80058ac <BIOSTIMx_Init+0x210>)
 8005862:	f7fb f8df 	bl	8000a24 <NVIC_Init>
	//Enable TIMx
	TIM_Cmd(TIMx,ENABLE);
 8005866:	2101      	movs	r1, #1
 8005868:	68f8      	ldr	r0, [r7, #12]
 800586a:	f7fc fc33 	bl	80020d4 <TIM_Cmd>
}
 800586e:	bf00      	nop
 8005870:	3710      	adds	r7, #16
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	40001800 	.word	0x40001800
 800587c:	40000800 	.word	0x40000800
 8005880:	40000400 	.word	0x40000400
 8005884:	40001000 	.word	0x40001000
 8005888:	40001400 	.word	0x40001400
 800588c:	40000c00 	.word	0x40000c00
 8005890:	40010400 	.word	0x40010400
 8005894:	40002000 	.word	0x40002000
 8005898:	40010000 	.word	0x40010000
 800589c:	40001c00 	.word	0x40001c00
 80058a0:	40014400 	.word	0x40014400
 80058a4:	40014800 	.word	0x40014800
 80058a8:	40014000 	.word	0x40014000
 80058ac:	20000060 	.word	0x20000060
 80058b0:	20000054 	.word	0x20000054

080058b4 <UART2Init>:
 * Function Example		: UART2Init(115200, ENABLE, 0, 0, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1);
 */

void UART2Init(uint32_t baudrate, FunctionalState rxstate, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_Tx, uint16_t GPIO_Pin_Tx, GPIO_TypeDef* GPIOx_Rx, uint16_t GPIO_Pin_Rx)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af02      	add	r7, sp, #8
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	4608      	mov	r0, r1
 80058be:	4611      	mov	r1, r2
 80058c0:	461a      	mov	r2, r3
 80058c2:	4603      	mov	r3, r0
 80058c4:	72fb      	strb	r3, [r7, #11]
 80058c6:	460b      	mov	r3, r1
 80058c8:	813b      	strh	r3, [r7, #8]
 80058ca:	4613      	mov	r3, r2
 80058cc:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80058ce:	2101      	movs	r1, #1
 80058d0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80058d4:	f7fc fb12 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_Tx, GPIO_Pin_Tx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 80058d8:	8bb9      	ldrh	r1, [r7, #28]
 80058da:	2300      	movs	r3, #0
 80058dc:	9301      	str	r3, [sp, #4]
 80058de:	2302      	movs	r3, #2
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	2300      	movs	r3, #0
 80058e4:	2202      	movs	r2, #2
 80058e6:	69b8      	ldr	r0, [r7, #24]
 80058e8:	f7fd f8e4 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_Rx, GPIO_Pin_Rx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 80058ec:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80058ee:	2300      	movs	r3, #0
 80058f0:	9301      	str	r3, [sp, #4]
 80058f2:	2302      	movs	r3, #2
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	2300      	movs	r3, #0
 80058f8:	2202      	movs	r2, #2
 80058fa:	6a38      	ldr	r0, [r7, #32]
 80058fc:	f7fd f8da 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(USART2,GPIOx_Tx, GPIO_Pin_Tx);
 8005900:	8bbb      	ldrh	r3, [r7, #28]
 8005902:	2b80      	cmp	r3, #128	; 0x80
 8005904:	d05e      	beq.n	80059c4 <UART2Init+0x110>
 8005906:	2b80      	cmp	r3, #128	; 0x80
 8005908:	d811      	bhi.n	800592e <UART2Init+0x7a>
 800590a:	2b08      	cmp	r3, #8
 800590c:	d042      	beq.n	8005994 <UART2Init+0xe0>
 800590e:	2b08      	cmp	r3, #8
 8005910:	d806      	bhi.n	8005920 <UART2Init+0x6c>
 8005912:	2b02      	cmp	r3, #2
 8005914:	d032      	beq.n	800597c <UART2Init+0xc8>
 8005916:	2b04      	cmp	r3, #4
 8005918:	d036      	beq.n	8005988 <UART2Init+0xd4>
 800591a:	2b01      	cmp	r3, #1
 800591c:	d028      	beq.n	8005970 <UART2Init+0xbc>
 800591e:	e086      	b.n	8005a2e <UART2Init+0x17a>
 8005920:	2b20      	cmp	r3, #32
 8005922:	d043      	beq.n	80059ac <UART2Init+0xf8>
 8005924:	2b40      	cmp	r3, #64	; 0x40
 8005926:	d047      	beq.n	80059b8 <UART2Init+0x104>
 8005928:	2b10      	cmp	r3, #16
 800592a:	d039      	beq.n	80059a0 <UART2Init+0xec>
 800592c:	e07f      	b.n	8005a2e <UART2Init+0x17a>
 800592e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005932:	d05f      	beq.n	80059f4 <UART2Init+0x140>
 8005934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005938:	d809      	bhi.n	800594e <UART2Init+0x9a>
 800593a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800593e:	d04d      	beq.n	80059dc <UART2Init+0x128>
 8005940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005944:	d050      	beq.n	80059e8 <UART2Init+0x134>
 8005946:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800594a:	d041      	beq.n	80059d0 <UART2Init+0x11c>
 800594c:	e06f      	b.n	8005a2e <UART2Init+0x17a>
 800594e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005952:	d05b      	beq.n	8005a0c <UART2Init+0x158>
 8005954:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005958:	d803      	bhi.n	8005962 <UART2Init+0xae>
 800595a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800595e:	d04f      	beq.n	8005a00 <UART2Init+0x14c>
 8005960:	e065      	b.n	8005a2e <UART2Init+0x17a>
 8005962:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005966:	d057      	beq.n	8005a18 <UART2Init+0x164>
 8005968:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800596c:	d05a      	beq.n	8005a24 <UART2Init+0x170>
 800596e:	e05e      	b.n	8005a2e <UART2Init+0x17a>
 8005970:	2207      	movs	r2, #7
 8005972:	2100      	movs	r1, #0
 8005974:	69b8      	ldr	r0, [r7, #24]
 8005976:	f7fb ff18 	bl	80017aa <GPIO_PinAFConfig>
 800597a:	e058      	b.n	8005a2e <UART2Init+0x17a>
 800597c:	2207      	movs	r2, #7
 800597e:	2101      	movs	r1, #1
 8005980:	69b8      	ldr	r0, [r7, #24]
 8005982:	f7fb ff12 	bl	80017aa <GPIO_PinAFConfig>
 8005986:	e052      	b.n	8005a2e <UART2Init+0x17a>
 8005988:	2207      	movs	r2, #7
 800598a:	2102      	movs	r1, #2
 800598c:	69b8      	ldr	r0, [r7, #24]
 800598e:	f7fb ff0c 	bl	80017aa <GPIO_PinAFConfig>
 8005992:	e04c      	b.n	8005a2e <UART2Init+0x17a>
 8005994:	2207      	movs	r2, #7
 8005996:	2103      	movs	r1, #3
 8005998:	69b8      	ldr	r0, [r7, #24]
 800599a:	f7fb ff06 	bl	80017aa <GPIO_PinAFConfig>
 800599e:	e046      	b.n	8005a2e <UART2Init+0x17a>
 80059a0:	2207      	movs	r2, #7
 80059a2:	2104      	movs	r1, #4
 80059a4:	69b8      	ldr	r0, [r7, #24]
 80059a6:	f7fb ff00 	bl	80017aa <GPIO_PinAFConfig>
 80059aa:	e040      	b.n	8005a2e <UART2Init+0x17a>
 80059ac:	2207      	movs	r2, #7
 80059ae:	2105      	movs	r1, #5
 80059b0:	69b8      	ldr	r0, [r7, #24]
 80059b2:	f7fb fefa 	bl	80017aa <GPIO_PinAFConfig>
 80059b6:	e03a      	b.n	8005a2e <UART2Init+0x17a>
 80059b8:	2207      	movs	r2, #7
 80059ba:	2106      	movs	r1, #6
 80059bc:	69b8      	ldr	r0, [r7, #24]
 80059be:	f7fb fef4 	bl	80017aa <GPIO_PinAFConfig>
 80059c2:	e034      	b.n	8005a2e <UART2Init+0x17a>
 80059c4:	2207      	movs	r2, #7
 80059c6:	2107      	movs	r1, #7
 80059c8:	69b8      	ldr	r0, [r7, #24]
 80059ca:	f7fb feee 	bl	80017aa <GPIO_PinAFConfig>
 80059ce:	e02e      	b.n	8005a2e <UART2Init+0x17a>
 80059d0:	2207      	movs	r2, #7
 80059d2:	2108      	movs	r1, #8
 80059d4:	69b8      	ldr	r0, [r7, #24]
 80059d6:	f7fb fee8 	bl	80017aa <GPIO_PinAFConfig>
 80059da:	e028      	b.n	8005a2e <UART2Init+0x17a>
 80059dc:	2207      	movs	r2, #7
 80059de:	2109      	movs	r1, #9
 80059e0:	69b8      	ldr	r0, [r7, #24]
 80059e2:	f7fb fee2 	bl	80017aa <GPIO_PinAFConfig>
 80059e6:	e022      	b.n	8005a2e <UART2Init+0x17a>
 80059e8:	2207      	movs	r2, #7
 80059ea:	210a      	movs	r1, #10
 80059ec:	69b8      	ldr	r0, [r7, #24]
 80059ee:	f7fb fedc 	bl	80017aa <GPIO_PinAFConfig>
 80059f2:	e01c      	b.n	8005a2e <UART2Init+0x17a>
 80059f4:	2207      	movs	r2, #7
 80059f6:	210b      	movs	r1, #11
 80059f8:	69b8      	ldr	r0, [r7, #24]
 80059fa:	f7fb fed6 	bl	80017aa <GPIO_PinAFConfig>
 80059fe:	e016      	b.n	8005a2e <UART2Init+0x17a>
 8005a00:	2207      	movs	r2, #7
 8005a02:	210c      	movs	r1, #12
 8005a04:	69b8      	ldr	r0, [r7, #24]
 8005a06:	f7fb fed0 	bl	80017aa <GPIO_PinAFConfig>
 8005a0a:	e010      	b.n	8005a2e <UART2Init+0x17a>
 8005a0c:	2207      	movs	r2, #7
 8005a0e:	210d      	movs	r1, #13
 8005a10:	69b8      	ldr	r0, [r7, #24]
 8005a12:	f7fb feca 	bl	80017aa <GPIO_PinAFConfig>
 8005a16:	e00a      	b.n	8005a2e <UART2Init+0x17a>
 8005a18:	2207      	movs	r2, #7
 8005a1a:	210e      	movs	r1, #14
 8005a1c:	69b8      	ldr	r0, [r7, #24]
 8005a1e:	f7fb fec4 	bl	80017aa <GPIO_PinAFConfig>
 8005a22:	e004      	b.n	8005a2e <UART2Init+0x17a>
 8005a24:	2207      	movs	r2, #7
 8005a26:	210f      	movs	r1, #15
 8005a28:	69b8      	ldr	r0, [r7, #24]
 8005a2a:	f7fb febe 	bl	80017aa <GPIO_PinAFConfig>
 8005a2e:	bf00      	nop
	AFConfig(USART2,GPIOx_Rx, GPIO_Pin_Rx);
 8005a30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005a32:	2b80      	cmp	r3, #128	; 0x80
 8005a34:	d05e      	beq.n	8005af4 <UART2Init+0x240>
 8005a36:	2b80      	cmp	r3, #128	; 0x80
 8005a38:	d811      	bhi.n	8005a5e <UART2Init+0x1aa>
 8005a3a:	2b08      	cmp	r3, #8
 8005a3c:	d042      	beq.n	8005ac4 <UART2Init+0x210>
 8005a3e:	2b08      	cmp	r3, #8
 8005a40:	d806      	bhi.n	8005a50 <UART2Init+0x19c>
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d032      	beq.n	8005aac <UART2Init+0x1f8>
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d036      	beq.n	8005ab8 <UART2Init+0x204>
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d028      	beq.n	8005aa0 <UART2Init+0x1ec>
 8005a4e:	e086      	b.n	8005b5e <UART2Init+0x2aa>
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	d043      	beq.n	8005adc <UART2Init+0x228>
 8005a54:	2b40      	cmp	r3, #64	; 0x40
 8005a56:	d047      	beq.n	8005ae8 <UART2Init+0x234>
 8005a58:	2b10      	cmp	r3, #16
 8005a5a:	d039      	beq.n	8005ad0 <UART2Init+0x21c>
 8005a5c:	e07f      	b.n	8005b5e <UART2Init+0x2aa>
 8005a5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a62:	d05f      	beq.n	8005b24 <UART2Init+0x270>
 8005a64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a68:	d809      	bhi.n	8005a7e <UART2Init+0x1ca>
 8005a6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a6e:	d04d      	beq.n	8005b0c <UART2Init+0x258>
 8005a70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a74:	d050      	beq.n	8005b18 <UART2Init+0x264>
 8005a76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a7a:	d041      	beq.n	8005b00 <UART2Init+0x24c>
 8005a7c:	e06f      	b.n	8005b5e <UART2Init+0x2aa>
 8005a7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a82:	d05b      	beq.n	8005b3c <UART2Init+0x288>
 8005a84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a88:	d803      	bhi.n	8005a92 <UART2Init+0x1de>
 8005a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a8e:	d04f      	beq.n	8005b30 <UART2Init+0x27c>
 8005a90:	e065      	b.n	8005b5e <UART2Init+0x2aa>
 8005a92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a96:	d057      	beq.n	8005b48 <UART2Init+0x294>
 8005a98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a9c:	d05a      	beq.n	8005b54 <UART2Init+0x2a0>
 8005a9e:	e05e      	b.n	8005b5e <UART2Init+0x2aa>
 8005aa0:	2207      	movs	r2, #7
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	6a38      	ldr	r0, [r7, #32]
 8005aa6:	f7fb fe80 	bl	80017aa <GPIO_PinAFConfig>
 8005aaa:	e058      	b.n	8005b5e <UART2Init+0x2aa>
 8005aac:	2207      	movs	r2, #7
 8005aae:	2101      	movs	r1, #1
 8005ab0:	6a38      	ldr	r0, [r7, #32]
 8005ab2:	f7fb fe7a 	bl	80017aa <GPIO_PinAFConfig>
 8005ab6:	e052      	b.n	8005b5e <UART2Init+0x2aa>
 8005ab8:	2207      	movs	r2, #7
 8005aba:	2102      	movs	r1, #2
 8005abc:	6a38      	ldr	r0, [r7, #32]
 8005abe:	f7fb fe74 	bl	80017aa <GPIO_PinAFConfig>
 8005ac2:	e04c      	b.n	8005b5e <UART2Init+0x2aa>
 8005ac4:	2207      	movs	r2, #7
 8005ac6:	2103      	movs	r1, #3
 8005ac8:	6a38      	ldr	r0, [r7, #32]
 8005aca:	f7fb fe6e 	bl	80017aa <GPIO_PinAFConfig>
 8005ace:	e046      	b.n	8005b5e <UART2Init+0x2aa>
 8005ad0:	2207      	movs	r2, #7
 8005ad2:	2104      	movs	r1, #4
 8005ad4:	6a38      	ldr	r0, [r7, #32]
 8005ad6:	f7fb fe68 	bl	80017aa <GPIO_PinAFConfig>
 8005ada:	e040      	b.n	8005b5e <UART2Init+0x2aa>
 8005adc:	2207      	movs	r2, #7
 8005ade:	2105      	movs	r1, #5
 8005ae0:	6a38      	ldr	r0, [r7, #32]
 8005ae2:	f7fb fe62 	bl	80017aa <GPIO_PinAFConfig>
 8005ae6:	e03a      	b.n	8005b5e <UART2Init+0x2aa>
 8005ae8:	2207      	movs	r2, #7
 8005aea:	2106      	movs	r1, #6
 8005aec:	6a38      	ldr	r0, [r7, #32]
 8005aee:	f7fb fe5c 	bl	80017aa <GPIO_PinAFConfig>
 8005af2:	e034      	b.n	8005b5e <UART2Init+0x2aa>
 8005af4:	2207      	movs	r2, #7
 8005af6:	2107      	movs	r1, #7
 8005af8:	6a38      	ldr	r0, [r7, #32]
 8005afa:	f7fb fe56 	bl	80017aa <GPIO_PinAFConfig>
 8005afe:	e02e      	b.n	8005b5e <UART2Init+0x2aa>
 8005b00:	2207      	movs	r2, #7
 8005b02:	2108      	movs	r1, #8
 8005b04:	6a38      	ldr	r0, [r7, #32]
 8005b06:	f7fb fe50 	bl	80017aa <GPIO_PinAFConfig>
 8005b0a:	e028      	b.n	8005b5e <UART2Init+0x2aa>
 8005b0c:	2207      	movs	r2, #7
 8005b0e:	2109      	movs	r1, #9
 8005b10:	6a38      	ldr	r0, [r7, #32]
 8005b12:	f7fb fe4a 	bl	80017aa <GPIO_PinAFConfig>
 8005b16:	e022      	b.n	8005b5e <UART2Init+0x2aa>
 8005b18:	2207      	movs	r2, #7
 8005b1a:	210a      	movs	r1, #10
 8005b1c:	6a38      	ldr	r0, [r7, #32]
 8005b1e:	f7fb fe44 	bl	80017aa <GPIO_PinAFConfig>
 8005b22:	e01c      	b.n	8005b5e <UART2Init+0x2aa>
 8005b24:	2207      	movs	r2, #7
 8005b26:	210b      	movs	r1, #11
 8005b28:	6a38      	ldr	r0, [r7, #32]
 8005b2a:	f7fb fe3e 	bl	80017aa <GPIO_PinAFConfig>
 8005b2e:	e016      	b.n	8005b5e <UART2Init+0x2aa>
 8005b30:	2207      	movs	r2, #7
 8005b32:	210c      	movs	r1, #12
 8005b34:	6a38      	ldr	r0, [r7, #32]
 8005b36:	f7fb fe38 	bl	80017aa <GPIO_PinAFConfig>
 8005b3a:	e010      	b.n	8005b5e <UART2Init+0x2aa>
 8005b3c:	2207      	movs	r2, #7
 8005b3e:	210d      	movs	r1, #13
 8005b40:	6a38      	ldr	r0, [r7, #32]
 8005b42:	f7fb fe32 	bl	80017aa <GPIO_PinAFConfig>
 8005b46:	e00a      	b.n	8005b5e <UART2Init+0x2aa>
 8005b48:	2207      	movs	r2, #7
 8005b4a:	210e      	movs	r1, #14
 8005b4c:	6a38      	ldr	r0, [r7, #32]
 8005b4e:	f7fb fe2c 	bl	80017aa <GPIO_PinAFConfig>
 8005b52:	e004      	b.n	8005b5e <UART2Init+0x2aa>
 8005b54:	2207      	movs	r2, #7
 8005b56:	210f      	movs	r1, #15
 8005b58:	6a38      	ldr	r0, [r7, #32]
 8005b5a:	f7fb fe26 	bl	80017aa <GPIO_PinAFConfig>
 8005b5e:	bf00      	nop

	BIOS_USART_InitStructure.USART_BaudRate            = baudrate;
 8005b60:	4a1a      	ldr	r2, [pc, #104]	; (8005bcc <UART2Init+0x318>)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6013      	str	r3, [r2, #0]
	BIOS_USART_InitStructure.USART_WordLength          = USART_WordLength_8b;
 8005b66:	4b19      	ldr	r3, [pc, #100]	; (8005bcc <UART2Init+0x318>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	809a      	strh	r2, [r3, #4]
	BIOS_USART_InitStructure.USART_StopBits            = USART_StopBits_1;
 8005b6c:	4b17      	ldr	r3, [pc, #92]	; (8005bcc <UART2Init+0x318>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	80da      	strh	r2, [r3, #6]
	BIOS_USART_InitStructure.USART_Parity              = USART_Parity_No;
 8005b72:	4b16      	ldr	r3, [pc, #88]	; (8005bcc <UART2Init+0x318>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	811a      	strh	r2, [r3, #8]
	BIOS_USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8005b78:	4b14      	ldr	r3, [pc, #80]	; (8005bcc <UART2Init+0x318>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	819a      	strh	r2, [r3, #12]
	BIOS_USART_InitStructure.USART_Mode                = USART_Mode_Tx | USART_Mode_Rx;
 8005b7e:	4b13      	ldr	r3, [pc, #76]	; (8005bcc <UART2Init+0x318>)
 8005b80:	220c      	movs	r2, #12
 8005b82:	815a      	strh	r2, [r3, #10]
	USART_Init(USART2, &BIOS_USART_InitStructure);
 8005b84:	4911      	ldr	r1, [pc, #68]	; (8005bcc <UART2Init+0x318>)
 8005b86:	4812      	ldr	r0, [pc, #72]	; (8005bd0 <UART2Init+0x31c>)
 8005b88:	f7fc fdfa 	bl	8002780 <USART_Init>

	USART_ITConfig(USART2, USART_IT_RXNE, rxstate);
 8005b8c:	7afb      	ldrb	r3, [r7, #11]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	f240 5125 	movw	r1, #1317	; 0x525
 8005b94:	480e      	ldr	r0, [pc, #56]	; (8005bd0 <UART2Init+0x31c>)
 8005b96:	f7fc fedf 	bl	8002958 <USART_ITConfig>

	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8005b9a:	4b0e      	ldr	r3, [pc, #56]	; (8005bd4 <UART2Init+0x320>)
 8005b9c:	2226      	movs	r2, #38	; 0x26
 8005b9e:	701a      	strb	r2, [r3, #0]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8005ba0:	893b      	ldrh	r3, [r7, #8]
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	4b0b      	ldr	r3, [pc, #44]	; (8005bd4 <UART2Init+0x320>)
 8005ba6:	705a      	strb	r2, [r3, #1]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8005ba8:	88fb      	ldrh	r3, [r7, #6]
 8005baa:	b2da      	uxtb	r2, r3
 8005bac:	4b09      	ldr	r3, [pc, #36]	; (8005bd4 <UART2Init+0x320>)
 8005bae:	709a      	strb	r2, [r3, #2]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005bb0:	4b08      	ldr	r3, [pc, #32]	; (8005bd4 <UART2Init+0x320>)
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_UART_NVIC_InitStructure);
 8005bb6:	4807      	ldr	r0, [pc, #28]	; (8005bd4 <UART2Init+0x320>)
 8005bb8:	f7fa ff34 	bl	8000a24 <NVIC_Init>

	USART_Cmd(USART2, ENABLE);
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	4804      	ldr	r0, [pc, #16]	; (8005bd0 <UART2Init+0x31c>)
 8005bc0:	f7fc fe98 	bl	80028f4 <USART_Cmd>
}
 8005bc4:	bf00      	nop
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	200000ec 	.word	0x200000ec
 8005bd0:	40004400 	.word	0x40004400
 8005bd4:	20000158 	.word	0x20000158

08005bd8 <UART3Init>:
 * Function Example		: UART3Init(115200, ENABLE, 0, 0, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1);
 */

void UART3Init(uint32_t baudrate, FunctionalState rxstate, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_Tx, uint16_t GPIO_Pin_Tx, GPIO_TypeDef* GPIOx_Rx, uint16_t GPIO_Pin_Rx)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b086      	sub	sp, #24
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	4608      	mov	r0, r1
 8005be2:	4611      	mov	r1, r2
 8005be4:	461a      	mov	r2, r3
 8005be6:	4603      	mov	r3, r0
 8005be8:	72fb      	strb	r3, [r7, #11]
 8005bea:	460b      	mov	r3, r1
 8005bec:	813b      	strh	r3, [r7, #8]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005bf8:	f7fc f980 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_Tx, GPIO_Pin_Tx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8005bfc:	8bb9      	ldrh	r1, [r7, #28]
 8005bfe:	2300      	movs	r3, #0
 8005c00:	9301      	str	r3, [sp, #4]
 8005c02:	2302      	movs	r3, #2
 8005c04:	9300      	str	r3, [sp, #0]
 8005c06:	2300      	movs	r3, #0
 8005c08:	2202      	movs	r2, #2
 8005c0a:	69b8      	ldr	r0, [r7, #24]
 8005c0c:	f7fc ff52 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_Rx, GPIO_Pin_Rx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8005c10:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8005c12:	2300      	movs	r3, #0
 8005c14:	9301      	str	r3, [sp, #4]
 8005c16:	2302      	movs	r3, #2
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	6a38      	ldr	r0, [r7, #32]
 8005c20:	f7fc ff48 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(USART3,GPIOx_Tx, GPIO_Pin_Tx);
 8005c24:	8bbb      	ldrh	r3, [r7, #28]
 8005c26:	2b80      	cmp	r3, #128	; 0x80
 8005c28:	d05e      	beq.n	8005ce8 <UART3Init+0x110>
 8005c2a:	2b80      	cmp	r3, #128	; 0x80
 8005c2c:	d811      	bhi.n	8005c52 <UART3Init+0x7a>
 8005c2e:	2b08      	cmp	r3, #8
 8005c30:	d042      	beq.n	8005cb8 <UART3Init+0xe0>
 8005c32:	2b08      	cmp	r3, #8
 8005c34:	d806      	bhi.n	8005c44 <UART3Init+0x6c>
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d032      	beq.n	8005ca0 <UART3Init+0xc8>
 8005c3a:	2b04      	cmp	r3, #4
 8005c3c:	d036      	beq.n	8005cac <UART3Init+0xd4>
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d028      	beq.n	8005c94 <UART3Init+0xbc>
 8005c42:	e086      	b.n	8005d52 <UART3Init+0x17a>
 8005c44:	2b20      	cmp	r3, #32
 8005c46:	d043      	beq.n	8005cd0 <UART3Init+0xf8>
 8005c48:	2b40      	cmp	r3, #64	; 0x40
 8005c4a:	d047      	beq.n	8005cdc <UART3Init+0x104>
 8005c4c:	2b10      	cmp	r3, #16
 8005c4e:	d039      	beq.n	8005cc4 <UART3Init+0xec>
 8005c50:	e07f      	b.n	8005d52 <UART3Init+0x17a>
 8005c52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c56:	d05f      	beq.n	8005d18 <UART3Init+0x140>
 8005c58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c5c:	d809      	bhi.n	8005c72 <UART3Init+0x9a>
 8005c5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c62:	d04d      	beq.n	8005d00 <UART3Init+0x128>
 8005c64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c68:	d050      	beq.n	8005d0c <UART3Init+0x134>
 8005c6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c6e:	d041      	beq.n	8005cf4 <UART3Init+0x11c>
 8005c70:	e06f      	b.n	8005d52 <UART3Init+0x17a>
 8005c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c76:	d05b      	beq.n	8005d30 <UART3Init+0x158>
 8005c78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c7c:	d803      	bhi.n	8005c86 <UART3Init+0xae>
 8005c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c82:	d04f      	beq.n	8005d24 <UART3Init+0x14c>
 8005c84:	e065      	b.n	8005d52 <UART3Init+0x17a>
 8005c86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c8a:	d057      	beq.n	8005d3c <UART3Init+0x164>
 8005c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c90:	d05a      	beq.n	8005d48 <UART3Init+0x170>
 8005c92:	e05e      	b.n	8005d52 <UART3Init+0x17a>
 8005c94:	2207      	movs	r2, #7
 8005c96:	2100      	movs	r1, #0
 8005c98:	69b8      	ldr	r0, [r7, #24]
 8005c9a:	f7fb fd86 	bl	80017aa <GPIO_PinAFConfig>
 8005c9e:	e058      	b.n	8005d52 <UART3Init+0x17a>
 8005ca0:	2207      	movs	r2, #7
 8005ca2:	2101      	movs	r1, #1
 8005ca4:	69b8      	ldr	r0, [r7, #24]
 8005ca6:	f7fb fd80 	bl	80017aa <GPIO_PinAFConfig>
 8005caa:	e052      	b.n	8005d52 <UART3Init+0x17a>
 8005cac:	2207      	movs	r2, #7
 8005cae:	2102      	movs	r1, #2
 8005cb0:	69b8      	ldr	r0, [r7, #24]
 8005cb2:	f7fb fd7a 	bl	80017aa <GPIO_PinAFConfig>
 8005cb6:	e04c      	b.n	8005d52 <UART3Init+0x17a>
 8005cb8:	2207      	movs	r2, #7
 8005cba:	2103      	movs	r1, #3
 8005cbc:	69b8      	ldr	r0, [r7, #24]
 8005cbe:	f7fb fd74 	bl	80017aa <GPIO_PinAFConfig>
 8005cc2:	e046      	b.n	8005d52 <UART3Init+0x17a>
 8005cc4:	2207      	movs	r2, #7
 8005cc6:	2104      	movs	r1, #4
 8005cc8:	69b8      	ldr	r0, [r7, #24]
 8005cca:	f7fb fd6e 	bl	80017aa <GPIO_PinAFConfig>
 8005cce:	e040      	b.n	8005d52 <UART3Init+0x17a>
 8005cd0:	2207      	movs	r2, #7
 8005cd2:	2105      	movs	r1, #5
 8005cd4:	69b8      	ldr	r0, [r7, #24]
 8005cd6:	f7fb fd68 	bl	80017aa <GPIO_PinAFConfig>
 8005cda:	e03a      	b.n	8005d52 <UART3Init+0x17a>
 8005cdc:	2207      	movs	r2, #7
 8005cde:	2106      	movs	r1, #6
 8005ce0:	69b8      	ldr	r0, [r7, #24]
 8005ce2:	f7fb fd62 	bl	80017aa <GPIO_PinAFConfig>
 8005ce6:	e034      	b.n	8005d52 <UART3Init+0x17a>
 8005ce8:	2207      	movs	r2, #7
 8005cea:	2107      	movs	r1, #7
 8005cec:	69b8      	ldr	r0, [r7, #24]
 8005cee:	f7fb fd5c 	bl	80017aa <GPIO_PinAFConfig>
 8005cf2:	e02e      	b.n	8005d52 <UART3Init+0x17a>
 8005cf4:	2207      	movs	r2, #7
 8005cf6:	2108      	movs	r1, #8
 8005cf8:	69b8      	ldr	r0, [r7, #24]
 8005cfa:	f7fb fd56 	bl	80017aa <GPIO_PinAFConfig>
 8005cfe:	e028      	b.n	8005d52 <UART3Init+0x17a>
 8005d00:	2207      	movs	r2, #7
 8005d02:	2109      	movs	r1, #9
 8005d04:	69b8      	ldr	r0, [r7, #24]
 8005d06:	f7fb fd50 	bl	80017aa <GPIO_PinAFConfig>
 8005d0a:	e022      	b.n	8005d52 <UART3Init+0x17a>
 8005d0c:	2207      	movs	r2, #7
 8005d0e:	210a      	movs	r1, #10
 8005d10:	69b8      	ldr	r0, [r7, #24]
 8005d12:	f7fb fd4a 	bl	80017aa <GPIO_PinAFConfig>
 8005d16:	e01c      	b.n	8005d52 <UART3Init+0x17a>
 8005d18:	2207      	movs	r2, #7
 8005d1a:	210b      	movs	r1, #11
 8005d1c:	69b8      	ldr	r0, [r7, #24]
 8005d1e:	f7fb fd44 	bl	80017aa <GPIO_PinAFConfig>
 8005d22:	e016      	b.n	8005d52 <UART3Init+0x17a>
 8005d24:	2207      	movs	r2, #7
 8005d26:	210c      	movs	r1, #12
 8005d28:	69b8      	ldr	r0, [r7, #24]
 8005d2a:	f7fb fd3e 	bl	80017aa <GPIO_PinAFConfig>
 8005d2e:	e010      	b.n	8005d52 <UART3Init+0x17a>
 8005d30:	2207      	movs	r2, #7
 8005d32:	210d      	movs	r1, #13
 8005d34:	69b8      	ldr	r0, [r7, #24]
 8005d36:	f7fb fd38 	bl	80017aa <GPIO_PinAFConfig>
 8005d3a:	e00a      	b.n	8005d52 <UART3Init+0x17a>
 8005d3c:	2207      	movs	r2, #7
 8005d3e:	210e      	movs	r1, #14
 8005d40:	69b8      	ldr	r0, [r7, #24]
 8005d42:	f7fb fd32 	bl	80017aa <GPIO_PinAFConfig>
 8005d46:	e004      	b.n	8005d52 <UART3Init+0x17a>
 8005d48:	2207      	movs	r2, #7
 8005d4a:	210f      	movs	r1, #15
 8005d4c:	69b8      	ldr	r0, [r7, #24]
 8005d4e:	f7fb fd2c 	bl	80017aa <GPIO_PinAFConfig>
 8005d52:	bf00      	nop
	AFConfig(USART3,GPIOx_Rx, GPIO_Pin_Rx);
 8005d54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005d56:	2b80      	cmp	r3, #128	; 0x80
 8005d58:	d05e      	beq.n	8005e18 <UART3Init+0x240>
 8005d5a:	2b80      	cmp	r3, #128	; 0x80
 8005d5c:	d811      	bhi.n	8005d82 <UART3Init+0x1aa>
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d042      	beq.n	8005de8 <UART3Init+0x210>
 8005d62:	2b08      	cmp	r3, #8
 8005d64:	d806      	bhi.n	8005d74 <UART3Init+0x19c>
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d032      	beq.n	8005dd0 <UART3Init+0x1f8>
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	d036      	beq.n	8005ddc <UART3Init+0x204>
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d028      	beq.n	8005dc4 <UART3Init+0x1ec>
 8005d72:	e086      	b.n	8005e82 <UART3Init+0x2aa>
 8005d74:	2b20      	cmp	r3, #32
 8005d76:	d043      	beq.n	8005e00 <UART3Init+0x228>
 8005d78:	2b40      	cmp	r3, #64	; 0x40
 8005d7a:	d047      	beq.n	8005e0c <UART3Init+0x234>
 8005d7c:	2b10      	cmp	r3, #16
 8005d7e:	d039      	beq.n	8005df4 <UART3Init+0x21c>
 8005d80:	e07f      	b.n	8005e82 <UART3Init+0x2aa>
 8005d82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d86:	d05f      	beq.n	8005e48 <UART3Init+0x270>
 8005d88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d8c:	d809      	bhi.n	8005da2 <UART3Init+0x1ca>
 8005d8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d92:	d04d      	beq.n	8005e30 <UART3Init+0x258>
 8005d94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d98:	d050      	beq.n	8005e3c <UART3Init+0x264>
 8005d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d9e:	d041      	beq.n	8005e24 <UART3Init+0x24c>
 8005da0:	e06f      	b.n	8005e82 <UART3Init+0x2aa>
 8005da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005da6:	d05b      	beq.n	8005e60 <UART3Init+0x288>
 8005da8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dac:	d803      	bhi.n	8005db6 <UART3Init+0x1de>
 8005dae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005db2:	d04f      	beq.n	8005e54 <UART3Init+0x27c>
 8005db4:	e065      	b.n	8005e82 <UART3Init+0x2aa>
 8005db6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005dba:	d057      	beq.n	8005e6c <UART3Init+0x294>
 8005dbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dc0:	d05a      	beq.n	8005e78 <UART3Init+0x2a0>
 8005dc2:	e05e      	b.n	8005e82 <UART3Init+0x2aa>
 8005dc4:	2207      	movs	r2, #7
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	6a38      	ldr	r0, [r7, #32]
 8005dca:	f7fb fcee 	bl	80017aa <GPIO_PinAFConfig>
 8005dce:	e058      	b.n	8005e82 <UART3Init+0x2aa>
 8005dd0:	2207      	movs	r2, #7
 8005dd2:	2101      	movs	r1, #1
 8005dd4:	6a38      	ldr	r0, [r7, #32]
 8005dd6:	f7fb fce8 	bl	80017aa <GPIO_PinAFConfig>
 8005dda:	e052      	b.n	8005e82 <UART3Init+0x2aa>
 8005ddc:	2207      	movs	r2, #7
 8005dde:	2102      	movs	r1, #2
 8005de0:	6a38      	ldr	r0, [r7, #32]
 8005de2:	f7fb fce2 	bl	80017aa <GPIO_PinAFConfig>
 8005de6:	e04c      	b.n	8005e82 <UART3Init+0x2aa>
 8005de8:	2207      	movs	r2, #7
 8005dea:	2103      	movs	r1, #3
 8005dec:	6a38      	ldr	r0, [r7, #32]
 8005dee:	f7fb fcdc 	bl	80017aa <GPIO_PinAFConfig>
 8005df2:	e046      	b.n	8005e82 <UART3Init+0x2aa>
 8005df4:	2207      	movs	r2, #7
 8005df6:	2104      	movs	r1, #4
 8005df8:	6a38      	ldr	r0, [r7, #32]
 8005dfa:	f7fb fcd6 	bl	80017aa <GPIO_PinAFConfig>
 8005dfe:	e040      	b.n	8005e82 <UART3Init+0x2aa>
 8005e00:	2207      	movs	r2, #7
 8005e02:	2105      	movs	r1, #5
 8005e04:	6a38      	ldr	r0, [r7, #32]
 8005e06:	f7fb fcd0 	bl	80017aa <GPIO_PinAFConfig>
 8005e0a:	e03a      	b.n	8005e82 <UART3Init+0x2aa>
 8005e0c:	2207      	movs	r2, #7
 8005e0e:	2106      	movs	r1, #6
 8005e10:	6a38      	ldr	r0, [r7, #32]
 8005e12:	f7fb fcca 	bl	80017aa <GPIO_PinAFConfig>
 8005e16:	e034      	b.n	8005e82 <UART3Init+0x2aa>
 8005e18:	2207      	movs	r2, #7
 8005e1a:	2107      	movs	r1, #7
 8005e1c:	6a38      	ldr	r0, [r7, #32]
 8005e1e:	f7fb fcc4 	bl	80017aa <GPIO_PinAFConfig>
 8005e22:	e02e      	b.n	8005e82 <UART3Init+0x2aa>
 8005e24:	2207      	movs	r2, #7
 8005e26:	2108      	movs	r1, #8
 8005e28:	6a38      	ldr	r0, [r7, #32]
 8005e2a:	f7fb fcbe 	bl	80017aa <GPIO_PinAFConfig>
 8005e2e:	e028      	b.n	8005e82 <UART3Init+0x2aa>
 8005e30:	2207      	movs	r2, #7
 8005e32:	2109      	movs	r1, #9
 8005e34:	6a38      	ldr	r0, [r7, #32]
 8005e36:	f7fb fcb8 	bl	80017aa <GPIO_PinAFConfig>
 8005e3a:	e022      	b.n	8005e82 <UART3Init+0x2aa>
 8005e3c:	2207      	movs	r2, #7
 8005e3e:	210a      	movs	r1, #10
 8005e40:	6a38      	ldr	r0, [r7, #32]
 8005e42:	f7fb fcb2 	bl	80017aa <GPIO_PinAFConfig>
 8005e46:	e01c      	b.n	8005e82 <UART3Init+0x2aa>
 8005e48:	2207      	movs	r2, #7
 8005e4a:	210b      	movs	r1, #11
 8005e4c:	6a38      	ldr	r0, [r7, #32]
 8005e4e:	f7fb fcac 	bl	80017aa <GPIO_PinAFConfig>
 8005e52:	e016      	b.n	8005e82 <UART3Init+0x2aa>
 8005e54:	2207      	movs	r2, #7
 8005e56:	210c      	movs	r1, #12
 8005e58:	6a38      	ldr	r0, [r7, #32]
 8005e5a:	f7fb fca6 	bl	80017aa <GPIO_PinAFConfig>
 8005e5e:	e010      	b.n	8005e82 <UART3Init+0x2aa>
 8005e60:	2207      	movs	r2, #7
 8005e62:	210d      	movs	r1, #13
 8005e64:	6a38      	ldr	r0, [r7, #32]
 8005e66:	f7fb fca0 	bl	80017aa <GPIO_PinAFConfig>
 8005e6a:	e00a      	b.n	8005e82 <UART3Init+0x2aa>
 8005e6c:	2207      	movs	r2, #7
 8005e6e:	210e      	movs	r1, #14
 8005e70:	6a38      	ldr	r0, [r7, #32]
 8005e72:	f7fb fc9a 	bl	80017aa <GPIO_PinAFConfig>
 8005e76:	e004      	b.n	8005e82 <UART3Init+0x2aa>
 8005e78:	2207      	movs	r2, #7
 8005e7a:	210f      	movs	r1, #15
 8005e7c:	6a38      	ldr	r0, [r7, #32]
 8005e7e:	f7fb fc94 	bl	80017aa <GPIO_PinAFConfig>
 8005e82:	bf00      	nop

	BIOS_USART_InitStructure.USART_BaudRate            = baudrate;
 8005e84:	4a1a      	ldr	r2, [pc, #104]	; (8005ef0 <UART3Init+0x318>)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6013      	str	r3, [r2, #0]
	BIOS_USART_InitStructure.USART_WordLength          = USART_WordLength_8b;
 8005e8a:	4b19      	ldr	r3, [pc, #100]	; (8005ef0 <UART3Init+0x318>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	809a      	strh	r2, [r3, #4]
	BIOS_USART_InitStructure.USART_StopBits            = USART_StopBits_1;
 8005e90:	4b17      	ldr	r3, [pc, #92]	; (8005ef0 <UART3Init+0x318>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	80da      	strh	r2, [r3, #6]
	BIOS_USART_InitStructure.USART_Parity              = USART_Parity_No;
 8005e96:	4b16      	ldr	r3, [pc, #88]	; (8005ef0 <UART3Init+0x318>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	811a      	strh	r2, [r3, #8]
	BIOS_USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8005e9c:	4b14      	ldr	r3, [pc, #80]	; (8005ef0 <UART3Init+0x318>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	819a      	strh	r2, [r3, #12]
	BIOS_USART_InitStructure.USART_Mode                = USART_Mode_Tx | USART_Mode_Rx;
 8005ea2:	4b13      	ldr	r3, [pc, #76]	; (8005ef0 <UART3Init+0x318>)
 8005ea4:	220c      	movs	r2, #12
 8005ea6:	815a      	strh	r2, [r3, #10]
	USART_Init(USART3, &BIOS_USART_InitStructure);
 8005ea8:	4911      	ldr	r1, [pc, #68]	; (8005ef0 <UART3Init+0x318>)
 8005eaa:	4812      	ldr	r0, [pc, #72]	; (8005ef4 <UART3Init+0x31c>)
 8005eac:	f7fc fc68 	bl	8002780 <USART_Init>

	USART_ITConfig(USART3, USART_IT_RXNE, rxstate);
 8005eb0:	7afb      	ldrb	r3, [r7, #11]
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	f240 5125 	movw	r1, #1317	; 0x525
 8005eb8:	480e      	ldr	r0, [pc, #56]	; (8005ef4 <UART3Init+0x31c>)
 8005eba:	f7fc fd4d 	bl	8002958 <USART_ITConfig>

	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8005ebe:	4b0e      	ldr	r3, [pc, #56]	; (8005ef8 <UART3Init+0x320>)
 8005ec0:	2227      	movs	r2, #39	; 0x27
 8005ec2:	701a      	strb	r2, [r3, #0]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 8005ec4:	893b      	ldrh	r3, [r7, #8]
 8005ec6:	b2da      	uxtb	r2, r3
 8005ec8:	4b0b      	ldr	r3, [pc, #44]	; (8005ef8 <UART3Init+0x320>)
 8005eca:	705a      	strb	r2, [r3, #1]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8005ecc:	88fb      	ldrh	r3, [r7, #6]
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	4b09      	ldr	r3, [pc, #36]	; (8005ef8 <UART3Init+0x320>)
 8005ed2:	709a      	strb	r2, [r3, #2]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005ed4:	4b08      	ldr	r3, [pc, #32]	; (8005ef8 <UART3Init+0x320>)
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_UART_NVIC_InitStructure);
 8005eda:	4807      	ldr	r0, [pc, #28]	; (8005ef8 <UART3Init+0x320>)
 8005edc:	f7fa fda2 	bl	8000a24 <NVIC_Init>

	USART_Cmd(USART3, ENABLE);
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	4804      	ldr	r0, [pc, #16]	; (8005ef4 <UART3Init+0x31c>)
 8005ee4:	f7fc fd06 	bl	80028f4 <USART_Cmd>
}
 8005ee8:	bf00      	nop
 8005eea:	3710      	adds	r7, #16
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	200000ec 	.word	0x200000ec
 8005ef4:	40004800 	.word	0x40004800
 8005ef8:	20000158 	.word	0x20000158

08005efc <UART4Init>:
 * Function Example		: UART4Init(115200, ENABLE, 0, 0, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1);
 */

void UART4Init(uint32_t baudrate, FunctionalState rxstate, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_Tx, uint16_t GPIO_Pin_Tx, GPIO_TypeDef* GPIOx_Rx, uint16_t GPIO_Pin_Rx)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b086      	sub	sp, #24
 8005f00:	af02      	add	r7, sp, #8
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	4608      	mov	r0, r1
 8005f06:	4611      	mov	r1, r2
 8005f08:	461a      	mov	r2, r3
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	72fb      	strb	r3, [r7, #11]
 8005f0e:	460b      	mov	r3, r1
 8005f10:	813b      	strh	r3, [r7, #8]
 8005f12:	4613      	mov	r3, r2
 8005f14:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
 8005f16:	2101      	movs	r1, #1
 8005f18:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005f1c:	f7fb ffee 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_Tx, GPIO_Pin_Tx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8005f20:	8bb9      	ldrh	r1, [r7, #28]
 8005f22:	2300      	movs	r3, #0
 8005f24:	9301      	str	r3, [sp, #4]
 8005f26:	2302      	movs	r3, #2
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	69b8      	ldr	r0, [r7, #24]
 8005f30:	f7fc fdc0 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_Rx, GPIO_Pin_Rx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8005f34:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8005f36:	2300      	movs	r3, #0
 8005f38:	9301      	str	r3, [sp, #4]
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	2300      	movs	r3, #0
 8005f40:	2202      	movs	r2, #2
 8005f42:	6a38      	ldr	r0, [r7, #32]
 8005f44:	f7fc fdb6 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(UART4,GPIOx_Tx, GPIO_Pin_Tx);
 8005f48:	8bbb      	ldrh	r3, [r7, #28]
 8005f4a:	2b80      	cmp	r3, #128	; 0x80
 8005f4c:	d05e      	beq.n	800600c <UART4Init+0x110>
 8005f4e:	2b80      	cmp	r3, #128	; 0x80
 8005f50:	d811      	bhi.n	8005f76 <UART4Init+0x7a>
 8005f52:	2b08      	cmp	r3, #8
 8005f54:	d042      	beq.n	8005fdc <UART4Init+0xe0>
 8005f56:	2b08      	cmp	r3, #8
 8005f58:	d806      	bhi.n	8005f68 <UART4Init+0x6c>
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d032      	beq.n	8005fc4 <UART4Init+0xc8>
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d036      	beq.n	8005fd0 <UART4Init+0xd4>
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d028      	beq.n	8005fb8 <UART4Init+0xbc>
 8005f66:	e086      	b.n	8006076 <UART4Init+0x17a>
 8005f68:	2b20      	cmp	r3, #32
 8005f6a:	d043      	beq.n	8005ff4 <UART4Init+0xf8>
 8005f6c:	2b40      	cmp	r3, #64	; 0x40
 8005f6e:	d047      	beq.n	8006000 <UART4Init+0x104>
 8005f70:	2b10      	cmp	r3, #16
 8005f72:	d039      	beq.n	8005fe8 <UART4Init+0xec>
 8005f74:	e07f      	b.n	8006076 <UART4Init+0x17a>
 8005f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f7a:	d05f      	beq.n	800603c <UART4Init+0x140>
 8005f7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f80:	d809      	bhi.n	8005f96 <UART4Init+0x9a>
 8005f82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f86:	d04d      	beq.n	8006024 <UART4Init+0x128>
 8005f88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f8c:	d050      	beq.n	8006030 <UART4Init+0x134>
 8005f8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f92:	d041      	beq.n	8006018 <UART4Init+0x11c>
 8005f94:	e06f      	b.n	8006076 <UART4Init+0x17a>
 8005f96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f9a:	d05b      	beq.n	8006054 <UART4Init+0x158>
 8005f9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005fa0:	d803      	bhi.n	8005faa <UART4Init+0xae>
 8005fa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fa6:	d04f      	beq.n	8006048 <UART4Init+0x14c>
 8005fa8:	e065      	b.n	8006076 <UART4Init+0x17a>
 8005faa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fae:	d057      	beq.n	8006060 <UART4Init+0x164>
 8005fb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fb4:	d05a      	beq.n	800606c <UART4Init+0x170>
 8005fb6:	e05e      	b.n	8006076 <UART4Init+0x17a>
 8005fb8:	2208      	movs	r2, #8
 8005fba:	2100      	movs	r1, #0
 8005fbc:	69b8      	ldr	r0, [r7, #24]
 8005fbe:	f7fb fbf4 	bl	80017aa <GPIO_PinAFConfig>
 8005fc2:	e058      	b.n	8006076 <UART4Init+0x17a>
 8005fc4:	2208      	movs	r2, #8
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	69b8      	ldr	r0, [r7, #24]
 8005fca:	f7fb fbee 	bl	80017aa <GPIO_PinAFConfig>
 8005fce:	e052      	b.n	8006076 <UART4Init+0x17a>
 8005fd0:	2208      	movs	r2, #8
 8005fd2:	2102      	movs	r1, #2
 8005fd4:	69b8      	ldr	r0, [r7, #24]
 8005fd6:	f7fb fbe8 	bl	80017aa <GPIO_PinAFConfig>
 8005fda:	e04c      	b.n	8006076 <UART4Init+0x17a>
 8005fdc:	2208      	movs	r2, #8
 8005fde:	2103      	movs	r1, #3
 8005fe0:	69b8      	ldr	r0, [r7, #24]
 8005fe2:	f7fb fbe2 	bl	80017aa <GPIO_PinAFConfig>
 8005fe6:	e046      	b.n	8006076 <UART4Init+0x17a>
 8005fe8:	2208      	movs	r2, #8
 8005fea:	2104      	movs	r1, #4
 8005fec:	69b8      	ldr	r0, [r7, #24]
 8005fee:	f7fb fbdc 	bl	80017aa <GPIO_PinAFConfig>
 8005ff2:	e040      	b.n	8006076 <UART4Init+0x17a>
 8005ff4:	2208      	movs	r2, #8
 8005ff6:	2105      	movs	r1, #5
 8005ff8:	69b8      	ldr	r0, [r7, #24]
 8005ffa:	f7fb fbd6 	bl	80017aa <GPIO_PinAFConfig>
 8005ffe:	e03a      	b.n	8006076 <UART4Init+0x17a>
 8006000:	2208      	movs	r2, #8
 8006002:	2106      	movs	r1, #6
 8006004:	69b8      	ldr	r0, [r7, #24]
 8006006:	f7fb fbd0 	bl	80017aa <GPIO_PinAFConfig>
 800600a:	e034      	b.n	8006076 <UART4Init+0x17a>
 800600c:	2208      	movs	r2, #8
 800600e:	2107      	movs	r1, #7
 8006010:	69b8      	ldr	r0, [r7, #24]
 8006012:	f7fb fbca 	bl	80017aa <GPIO_PinAFConfig>
 8006016:	e02e      	b.n	8006076 <UART4Init+0x17a>
 8006018:	2208      	movs	r2, #8
 800601a:	2108      	movs	r1, #8
 800601c:	69b8      	ldr	r0, [r7, #24]
 800601e:	f7fb fbc4 	bl	80017aa <GPIO_PinAFConfig>
 8006022:	e028      	b.n	8006076 <UART4Init+0x17a>
 8006024:	2208      	movs	r2, #8
 8006026:	2109      	movs	r1, #9
 8006028:	69b8      	ldr	r0, [r7, #24]
 800602a:	f7fb fbbe 	bl	80017aa <GPIO_PinAFConfig>
 800602e:	e022      	b.n	8006076 <UART4Init+0x17a>
 8006030:	2208      	movs	r2, #8
 8006032:	210a      	movs	r1, #10
 8006034:	69b8      	ldr	r0, [r7, #24]
 8006036:	f7fb fbb8 	bl	80017aa <GPIO_PinAFConfig>
 800603a:	e01c      	b.n	8006076 <UART4Init+0x17a>
 800603c:	2208      	movs	r2, #8
 800603e:	210b      	movs	r1, #11
 8006040:	69b8      	ldr	r0, [r7, #24]
 8006042:	f7fb fbb2 	bl	80017aa <GPIO_PinAFConfig>
 8006046:	e016      	b.n	8006076 <UART4Init+0x17a>
 8006048:	2208      	movs	r2, #8
 800604a:	210c      	movs	r1, #12
 800604c:	69b8      	ldr	r0, [r7, #24]
 800604e:	f7fb fbac 	bl	80017aa <GPIO_PinAFConfig>
 8006052:	e010      	b.n	8006076 <UART4Init+0x17a>
 8006054:	2208      	movs	r2, #8
 8006056:	210d      	movs	r1, #13
 8006058:	69b8      	ldr	r0, [r7, #24]
 800605a:	f7fb fba6 	bl	80017aa <GPIO_PinAFConfig>
 800605e:	e00a      	b.n	8006076 <UART4Init+0x17a>
 8006060:	2208      	movs	r2, #8
 8006062:	210e      	movs	r1, #14
 8006064:	69b8      	ldr	r0, [r7, #24]
 8006066:	f7fb fba0 	bl	80017aa <GPIO_PinAFConfig>
 800606a:	e004      	b.n	8006076 <UART4Init+0x17a>
 800606c:	2208      	movs	r2, #8
 800606e:	210f      	movs	r1, #15
 8006070:	69b8      	ldr	r0, [r7, #24]
 8006072:	f7fb fb9a 	bl	80017aa <GPIO_PinAFConfig>
 8006076:	bf00      	nop
	AFConfig(UART4,GPIOx_Rx, GPIO_Pin_Rx);
 8006078:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800607a:	2b80      	cmp	r3, #128	; 0x80
 800607c:	d05e      	beq.n	800613c <UART4Init+0x240>
 800607e:	2b80      	cmp	r3, #128	; 0x80
 8006080:	d811      	bhi.n	80060a6 <UART4Init+0x1aa>
 8006082:	2b08      	cmp	r3, #8
 8006084:	d042      	beq.n	800610c <UART4Init+0x210>
 8006086:	2b08      	cmp	r3, #8
 8006088:	d806      	bhi.n	8006098 <UART4Init+0x19c>
 800608a:	2b02      	cmp	r3, #2
 800608c:	d032      	beq.n	80060f4 <UART4Init+0x1f8>
 800608e:	2b04      	cmp	r3, #4
 8006090:	d036      	beq.n	8006100 <UART4Init+0x204>
 8006092:	2b01      	cmp	r3, #1
 8006094:	d028      	beq.n	80060e8 <UART4Init+0x1ec>
 8006096:	e086      	b.n	80061a6 <UART4Init+0x2aa>
 8006098:	2b20      	cmp	r3, #32
 800609a:	d043      	beq.n	8006124 <UART4Init+0x228>
 800609c:	2b40      	cmp	r3, #64	; 0x40
 800609e:	d047      	beq.n	8006130 <UART4Init+0x234>
 80060a0:	2b10      	cmp	r3, #16
 80060a2:	d039      	beq.n	8006118 <UART4Init+0x21c>
 80060a4:	e07f      	b.n	80061a6 <UART4Init+0x2aa>
 80060a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060aa:	d05f      	beq.n	800616c <UART4Init+0x270>
 80060ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060b0:	d809      	bhi.n	80060c6 <UART4Init+0x1ca>
 80060b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060b6:	d04d      	beq.n	8006154 <UART4Init+0x258>
 80060b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060bc:	d050      	beq.n	8006160 <UART4Init+0x264>
 80060be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060c2:	d041      	beq.n	8006148 <UART4Init+0x24c>
 80060c4:	e06f      	b.n	80061a6 <UART4Init+0x2aa>
 80060c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060ca:	d05b      	beq.n	8006184 <UART4Init+0x288>
 80060cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060d0:	d803      	bhi.n	80060da <UART4Init+0x1de>
 80060d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060d6:	d04f      	beq.n	8006178 <UART4Init+0x27c>
 80060d8:	e065      	b.n	80061a6 <UART4Init+0x2aa>
 80060da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060de:	d057      	beq.n	8006190 <UART4Init+0x294>
 80060e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060e4:	d05a      	beq.n	800619c <UART4Init+0x2a0>
 80060e6:	e05e      	b.n	80061a6 <UART4Init+0x2aa>
 80060e8:	2208      	movs	r2, #8
 80060ea:	2100      	movs	r1, #0
 80060ec:	6a38      	ldr	r0, [r7, #32]
 80060ee:	f7fb fb5c 	bl	80017aa <GPIO_PinAFConfig>
 80060f2:	e058      	b.n	80061a6 <UART4Init+0x2aa>
 80060f4:	2208      	movs	r2, #8
 80060f6:	2101      	movs	r1, #1
 80060f8:	6a38      	ldr	r0, [r7, #32]
 80060fa:	f7fb fb56 	bl	80017aa <GPIO_PinAFConfig>
 80060fe:	e052      	b.n	80061a6 <UART4Init+0x2aa>
 8006100:	2208      	movs	r2, #8
 8006102:	2102      	movs	r1, #2
 8006104:	6a38      	ldr	r0, [r7, #32]
 8006106:	f7fb fb50 	bl	80017aa <GPIO_PinAFConfig>
 800610a:	e04c      	b.n	80061a6 <UART4Init+0x2aa>
 800610c:	2208      	movs	r2, #8
 800610e:	2103      	movs	r1, #3
 8006110:	6a38      	ldr	r0, [r7, #32]
 8006112:	f7fb fb4a 	bl	80017aa <GPIO_PinAFConfig>
 8006116:	e046      	b.n	80061a6 <UART4Init+0x2aa>
 8006118:	2208      	movs	r2, #8
 800611a:	2104      	movs	r1, #4
 800611c:	6a38      	ldr	r0, [r7, #32]
 800611e:	f7fb fb44 	bl	80017aa <GPIO_PinAFConfig>
 8006122:	e040      	b.n	80061a6 <UART4Init+0x2aa>
 8006124:	2208      	movs	r2, #8
 8006126:	2105      	movs	r1, #5
 8006128:	6a38      	ldr	r0, [r7, #32]
 800612a:	f7fb fb3e 	bl	80017aa <GPIO_PinAFConfig>
 800612e:	e03a      	b.n	80061a6 <UART4Init+0x2aa>
 8006130:	2208      	movs	r2, #8
 8006132:	2106      	movs	r1, #6
 8006134:	6a38      	ldr	r0, [r7, #32]
 8006136:	f7fb fb38 	bl	80017aa <GPIO_PinAFConfig>
 800613a:	e034      	b.n	80061a6 <UART4Init+0x2aa>
 800613c:	2208      	movs	r2, #8
 800613e:	2107      	movs	r1, #7
 8006140:	6a38      	ldr	r0, [r7, #32]
 8006142:	f7fb fb32 	bl	80017aa <GPIO_PinAFConfig>
 8006146:	e02e      	b.n	80061a6 <UART4Init+0x2aa>
 8006148:	2208      	movs	r2, #8
 800614a:	2108      	movs	r1, #8
 800614c:	6a38      	ldr	r0, [r7, #32]
 800614e:	f7fb fb2c 	bl	80017aa <GPIO_PinAFConfig>
 8006152:	e028      	b.n	80061a6 <UART4Init+0x2aa>
 8006154:	2208      	movs	r2, #8
 8006156:	2109      	movs	r1, #9
 8006158:	6a38      	ldr	r0, [r7, #32]
 800615a:	f7fb fb26 	bl	80017aa <GPIO_PinAFConfig>
 800615e:	e022      	b.n	80061a6 <UART4Init+0x2aa>
 8006160:	2208      	movs	r2, #8
 8006162:	210a      	movs	r1, #10
 8006164:	6a38      	ldr	r0, [r7, #32]
 8006166:	f7fb fb20 	bl	80017aa <GPIO_PinAFConfig>
 800616a:	e01c      	b.n	80061a6 <UART4Init+0x2aa>
 800616c:	2208      	movs	r2, #8
 800616e:	210b      	movs	r1, #11
 8006170:	6a38      	ldr	r0, [r7, #32]
 8006172:	f7fb fb1a 	bl	80017aa <GPIO_PinAFConfig>
 8006176:	e016      	b.n	80061a6 <UART4Init+0x2aa>
 8006178:	2208      	movs	r2, #8
 800617a:	210c      	movs	r1, #12
 800617c:	6a38      	ldr	r0, [r7, #32]
 800617e:	f7fb fb14 	bl	80017aa <GPIO_PinAFConfig>
 8006182:	e010      	b.n	80061a6 <UART4Init+0x2aa>
 8006184:	2208      	movs	r2, #8
 8006186:	210d      	movs	r1, #13
 8006188:	6a38      	ldr	r0, [r7, #32]
 800618a:	f7fb fb0e 	bl	80017aa <GPIO_PinAFConfig>
 800618e:	e00a      	b.n	80061a6 <UART4Init+0x2aa>
 8006190:	2208      	movs	r2, #8
 8006192:	210e      	movs	r1, #14
 8006194:	6a38      	ldr	r0, [r7, #32]
 8006196:	f7fb fb08 	bl	80017aa <GPIO_PinAFConfig>
 800619a:	e004      	b.n	80061a6 <UART4Init+0x2aa>
 800619c:	2208      	movs	r2, #8
 800619e:	210f      	movs	r1, #15
 80061a0:	6a38      	ldr	r0, [r7, #32]
 80061a2:	f7fb fb02 	bl	80017aa <GPIO_PinAFConfig>
 80061a6:	bf00      	nop

	BIOS_USART_InitStructure.USART_BaudRate            = baudrate;
 80061a8:	4a1a      	ldr	r2, [pc, #104]	; (8006214 <UART4Init+0x318>)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6013      	str	r3, [r2, #0]
	BIOS_USART_InitStructure.USART_WordLength          = USART_WordLength_8b;
 80061ae:	4b19      	ldr	r3, [pc, #100]	; (8006214 <UART4Init+0x318>)
 80061b0:	2200      	movs	r2, #0
 80061b2:	809a      	strh	r2, [r3, #4]
	BIOS_USART_InitStructure.USART_StopBits            = USART_StopBits_1;
 80061b4:	4b17      	ldr	r3, [pc, #92]	; (8006214 <UART4Init+0x318>)
 80061b6:	2200      	movs	r2, #0
 80061b8:	80da      	strh	r2, [r3, #6]
	BIOS_USART_InitStructure.USART_Parity              = USART_Parity_No;
 80061ba:	4b16      	ldr	r3, [pc, #88]	; (8006214 <UART4Init+0x318>)
 80061bc:	2200      	movs	r2, #0
 80061be:	811a      	strh	r2, [r3, #8]
	BIOS_USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80061c0:	4b14      	ldr	r3, [pc, #80]	; (8006214 <UART4Init+0x318>)
 80061c2:	2200      	movs	r2, #0
 80061c4:	819a      	strh	r2, [r3, #12]
	BIOS_USART_InitStructure.USART_Mode                = USART_Mode_Tx | USART_Mode_Rx;
 80061c6:	4b13      	ldr	r3, [pc, #76]	; (8006214 <UART4Init+0x318>)
 80061c8:	220c      	movs	r2, #12
 80061ca:	815a      	strh	r2, [r3, #10]
	USART_Init(UART4, &BIOS_USART_InitStructure);
 80061cc:	4911      	ldr	r1, [pc, #68]	; (8006214 <UART4Init+0x318>)
 80061ce:	4812      	ldr	r0, [pc, #72]	; (8006218 <UART4Init+0x31c>)
 80061d0:	f7fc fad6 	bl	8002780 <USART_Init>

	USART_ITConfig(UART4, USART_IT_RXNE, rxstate);
 80061d4:	7afb      	ldrb	r3, [r7, #11]
 80061d6:	461a      	mov	r2, r3
 80061d8:	f240 5125 	movw	r1, #1317	; 0x525
 80061dc:	480e      	ldr	r0, [pc, #56]	; (8006218 <UART4Init+0x31c>)
 80061de:	f7fc fbbb 	bl	8002958 <USART_ITConfig>

	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannel = UART4_IRQn;
 80061e2:	4b0e      	ldr	r3, [pc, #56]	; (800621c <UART4Init+0x320>)
 80061e4:	2234      	movs	r2, #52	; 0x34
 80061e6:	701a      	strb	r2, [r3, #0]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 80061e8:	893b      	ldrh	r3, [r7, #8]
 80061ea:	b2da      	uxtb	r2, r3
 80061ec:	4b0b      	ldr	r3, [pc, #44]	; (800621c <UART4Init+0x320>)
 80061ee:	705a      	strb	r2, [r3, #1]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 80061f0:	88fb      	ldrh	r3, [r7, #6]
 80061f2:	b2da      	uxtb	r2, r3
 80061f4:	4b09      	ldr	r3, [pc, #36]	; (800621c <UART4Init+0x320>)
 80061f6:	709a      	strb	r2, [r3, #2]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80061f8:	4b08      	ldr	r3, [pc, #32]	; (800621c <UART4Init+0x320>)
 80061fa:	2201      	movs	r2, #1
 80061fc:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_UART_NVIC_InitStructure);
 80061fe:	4807      	ldr	r0, [pc, #28]	; (800621c <UART4Init+0x320>)
 8006200:	f7fa fc10 	bl	8000a24 <NVIC_Init>

	USART_Cmd(UART4, ENABLE);
 8006204:	2101      	movs	r1, #1
 8006206:	4804      	ldr	r0, [pc, #16]	; (8006218 <UART4Init+0x31c>)
 8006208:	f7fc fb74 	bl	80028f4 <USART_Cmd>
}
 800620c:	bf00      	nop
 800620e:	3710      	adds	r7, #16
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	200000ec 	.word	0x200000ec
 8006218:	40004c00 	.word	0x40004c00
 800621c:	20000158 	.word	0x20000158

08006220 <UART5Init>:
 * Function Example		: UART5Init(115200, ENABLE, 0, 0, GPIOD, GPIO_Pin_0, GPIOD, GPIO_Pin_1);
 */

void UART5Init(uint32_t baudrate, FunctionalState rxstate, uint16_t preemptionpriority,uint16_t subpriority,
		  GPIO_TypeDef* GPIOx_Tx, uint16_t GPIO_Pin_Tx, GPIO_TypeDef* GPIOx_Rx, uint16_t GPIO_Pin_Rx)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b086      	sub	sp, #24
 8006224:	af02      	add	r7, sp, #8
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	4608      	mov	r0, r1
 800622a:	4611      	mov	r1, r2
 800622c:	461a      	mov	r2, r3
 800622e:	4603      	mov	r3, r0
 8006230:	72fb      	strb	r3, [r7, #11]
 8006232:	460b      	mov	r3, r1
 8006234:	813b      	strh	r3, [r7, #8]
 8006236:	4613      	mov	r3, r2
 8006238:	80fb      	strh	r3, [r7, #6]
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
 800623a:	2101      	movs	r1, #1
 800623c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006240:	f7fb fe5c 	bl	8001efc <RCC_APB1PeriphClockCmd>

	GPIOPinsInit (GPIOx_Tx, GPIO_Pin_Tx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8006244:	8bb9      	ldrh	r1, [r7, #28]
 8006246:	2300      	movs	r3, #0
 8006248:	9301      	str	r3, [sp, #4]
 800624a:	2302      	movs	r3, #2
 800624c:	9300      	str	r3, [sp, #0]
 800624e:	2300      	movs	r3, #0
 8006250:	2202      	movs	r2, #2
 8006252:	69b8      	ldr	r0, [r7, #24]
 8006254:	f7fc fc2e 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (GPIOx_Rx, GPIO_Pin_Rx, GPIO_Mode_AF, GPIO_OType_PP,GPIO_Speed_50MHz,GPIO_PuPd_NOPULL);
 8006258:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800625a:	2300      	movs	r3, #0
 800625c:	9301      	str	r3, [sp, #4]
 800625e:	2302      	movs	r3, #2
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	2300      	movs	r3, #0
 8006264:	2202      	movs	r2, #2
 8006266:	6a38      	ldr	r0, [r7, #32]
 8006268:	f7fc fc24 	bl	8002ab4 <GPIOPinsInit>
	AFConfig(UART5,GPIOx_Tx, GPIO_Pin_Tx);
 800626c:	8bbb      	ldrh	r3, [r7, #28]
 800626e:	2b80      	cmp	r3, #128	; 0x80
 8006270:	d05e      	beq.n	8006330 <UART5Init+0x110>
 8006272:	2b80      	cmp	r3, #128	; 0x80
 8006274:	d811      	bhi.n	800629a <UART5Init+0x7a>
 8006276:	2b08      	cmp	r3, #8
 8006278:	d042      	beq.n	8006300 <UART5Init+0xe0>
 800627a:	2b08      	cmp	r3, #8
 800627c:	d806      	bhi.n	800628c <UART5Init+0x6c>
 800627e:	2b02      	cmp	r3, #2
 8006280:	d032      	beq.n	80062e8 <UART5Init+0xc8>
 8006282:	2b04      	cmp	r3, #4
 8006284:	d036      	beq.n	80062f4 <UART5Init+0xd4>
 8006286:	2b01      	cmp	r3, #1
 8006288:	d028      	beq.n	80062dc <UART5Init+0xbc>
 800628a:	e086      	b.n	800639a <UART5Init+0x17a>
 800628c:	2b20      	cmp	r3, #32
 800628e:	d043      	beq.n	8006318 <UART5Init+0xf8>
 8006290:	2b40      	cmp	r3, #64	; 0x40
 8006292:	d047      	beq.n	8006324 <UART5Init+0x104>
 8006294:	2b10      	cmp	r3, #16
 8006296:	d039      	beq.n	800630c <UART5Init+0xec>
 8006298:	e07f      	b.n	800639a <UART5Init+0x17a>
 800629a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800629e:	d05f      	beq.n	8006360 <UART5Init+0x140>
 80062a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062a4:	d809      	bhi.n	80062ba <UART5Init+0x9a>
 80062a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062aa:	d04d      	beq.n	8006348 <UART5Init+0x128>
 80062ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062b0:	d050      	beq.n	8006354 <UART5Init+0x134>
 80062b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062b6:	d041      	beq.n	800633c <UART5Init+0x11c>
 80062b8:	e06f      	b.n	800639a <UART5Init+0x17a>
 80062ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062be:	d05b      	beq.n	8006378 <UART5Init+0x158>
 80062c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062c4:	d803      	bhi.n	80062ce <UART5Init+0xae>
 80062c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062ca:	d04f      	beq.n	800636c <UART5Init+0x14c>
 80062cc:	e065      	b.n	800639a <UART5Init+0x17a>
 80062ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062d2:	d057      	beq.n	8006384 <UART5Init+0x164>
 80062d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062d8:	d05a      	beq.n	8006390 <UART5Init+0x170>
 80062da:	e05e      	b.n	800639a <UART5Init+0x17a>
 80062dc:	2208      	movs	r2, #8
 80062de:	2100      	movs	r1, #0
 80062e0:	69b8      	ldr	r0, [r7, #24]
 80062e2:	f7fb fa62 	bl	80017aa <GPIO_PinAFConfig>
 80062e6:	e058      	b.n	800639a <UART5Init+0x17a>
 80062e8:	2208      	movs	r2, #8
 80062ea:	2101      	movs	r1, #1
 80062ec:	69b8      	ldr	r0, [r7, #24]
 80062ee:	f7fb fa5c 	bl	80017aa <GPIO_PinAFConfig>
 80062f2:	e052      	b.n	800639a <UART5Init+0x17a>
 80062f4:	2208      	movs	r2, #8
 80062f6:	2102      	movs	r1, #2
 80062f8:	69b8      	ldr	r0, [r7, #24]
 80062fa:	f7fb fa56 	bl	80017aa <GPIO_PinAFConfig>
 80062fe:	e04c      	b.n	800639a <UART5Init+0x17a>
 8006300:	2208      	movs	r2, #8
 8006302:	2103      	movs	r1, #3
 8006304:	69b8      	ldr	r0, [r7, #24]
 8006306:	f7fb fa50 	bl	80017aa <GPIO_PinAFConfig>
 800630a:	e046      	b.n	800639a <UART5Init+0x17a>
 800630c:	2208      	movs	r2, #8
 800630e:	2104      	movs	r1, #4
 8006310:	69b8      	ldr	r0, [r7, #24]
 8006312:	f7fb fa4a 	bl	80017aa <GPIO_PinAFConfig>
 8006316:	e040      	b.n	800639a <UART5Init+0x17a>
 8006318:	2208      	movs	r2, #8
 800631a:	2105      	movs	r1, #5
 800631c:	69b8      	ldr	r0, [r7, #24]
 800631e:	f7fb fa44 	bl	80017aa <GPIO_PinAFConfig>
 8006322:	e03a      	b.n	800639a <UART5Init+0x17a>
 8006324:	2208      	movs	r2, #8
 8006326:	2106      	movs	r1, #6
 8006328:	69b8      	ldr	r0, [r7, #24]
 800632a:	f7fb fa3e 	bl	80017aa <GPIO_PinAFConfig>
 800632e:	e034      	b.n	800639a <UART5Init+0x17a>
 8006330:	2208      	movs	r2, #8
 8006332:	2107      	movs	r1, #7
 8006334:	69b8      	ldr	r0, [r7, #24]
 8006336:	f7fb fa38 	bl	80017aa <GPIO_PinAFConfig>
 800633a:	e02e      	b.n	800639a <UART5Init+0x17a>
 800633c:	2208      	movs	r2, #8
 800633e:	2108      	movs	r1, #8
 8006340:	69b8      	ldr	r0, [r7, #24]
 8006342:	f7fb fa32 	bl	80017aa <GPIO_PinAFConfig>
 8006346:	e028      	b.n	800639a <UART5Init+0x17a>
 8006348:	2208      	movs	r2, #8
 800634a:	2109      	movs	r1, #9
 800634c:	69b8      	ldr	r0, [r7, #24]
 800634e:	f7fb fa2c 	bl	80017aa <GPIO_PinAFConfig>
 8006352:	e022      	b.n	800639a <UART5Init+0x17a>
 8006354:	2208      	movs	r2, #8
 8006356:	210a      	movs	r1, #10
 8006358:	69b8      	ldr	r0, [r7, #24]
 800635a:	f7fb fa26 	bl	80017aa <GPIO_PinAFConfig>
 800635e:	e01c      	b.n	800639a <UART5Init+0x17a>
 8006360:	2208      	movs	r2, #8
 8006362:	210b      	movs	r1, #11
 8006364:	69b8      	ldr	r0, [r7, #24]
 8006366:	f7fb fa20 	bl	80017aa <GPIO_PinAFConfig>
 800636a:	e016      	b.n	800639a <UART5Init+0x17a>
 800636c:	2208      	movs	r2, #8
 800636e:	210c      	movs	r1, #12
 8006370:	69b8      	ldr	r0, [r7, #24]
 8006372:	f7fb fa1a 	bl	80017aa <GPIO_PinAFConfig>
 8006376:	e010      	b.n	800639a <UART5Init+0x17a>
 8006378:	2208      	movs	r2, #8
 800637a:	210d      	movs	r1, #13
 800637c:	69b8      	ldr	r0, [r7, #24]
 800637e:	f7fb fa14 	bl	80017aa <GPIO_PinAFConfig>
 8006382:	e00a      	b.n	800639a <UART5Init+0x17a>
 8006384:	2208      	movs	r2, #8
 8006386:	210e      	movs	r1, #14
 8006388:	69b8      	ldr	r0, [r7, #24]
 800638a:	f7fb fa0e 	bl	80017aa <GPIO_PinAFConfig>
 800638e:	e004      	b.n	800639a <UART5Init+0x17a>
 8006390:	2208      	movs	r2, #8
 8006392:	210f      	movs	r1, #15
 8006394:	69b8      	ldr	r0, [r7, #24]
 8006396:	f7fb fa08 	bl	80017aa <GPIO_PinAFConfig>
 800639a:	bf00      	nop
	AFConfig(UART5,GPIOx_Rx, GPIO_Pin_Rx);
 800639c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800639e:	2b80      	cmp	r3, #128	; 0x80
 80063a0:	d05e      	beq.n	8006460 <UART5Init+0x240>
 80063a2:	2b80      	cmp	r3, #128	; 0x80
 80063a4:	d811      	bhi.n	80063ca <UART5Init+0x1aa>
 80063a6:	2b08      	cmp	r3, #8
 80063a8:	d042      	beq.n	8006430 <UART5Init+0x210>
 80063aa:	2b08      	cmp	r3, #8
 80063ac:	d806      	bhi.n	80063bc <UART5Init+0x19c>
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d032      	beq.n	8006418 <UART5Init+0x1f8>
 80063b2:	2b04      	cmp	r3, #4
 80063b4:	d036      	beq.n	8006424 <UART5Init+0x204>
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d028      	beq.n	800640c <UART5Init+0x1ec>
 80063ba:	e086      	b.n	80064ca <UART5Init+0x2aa>
 80063bc:	2b20      	cmp	r3, #32
 80063be:	d043      	beq.n	8006448 <UART5Init+0x228>
 80063c0:	2b40      	cmp	r3, #64	; 0x40
 80063c2:	d047      	beq.n	8006454 <UART5Init+0x234>
 80063c4:	2b10      	cmp	r3, #16
 80063c6:	d039      	beq.n	800643c <UART5Init+0x21c>
 80063c8:	e07f      	b.n	80064ca <UART5Init+0x2aa>
 80063ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063ce:	d05f      	beq.n	8006490 <UART5Init+0x270>
 80063d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063d4:	d809      	bhi.n	80063ea <UART5Init+0x1ca>
 80063d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063da:	d04d      	beq.n	8006478 <UART5Init+0x258>
 80063dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063e0:	d050      	beq.n	8006484 <UART5Init+0x264>
 80063e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063e6:	d041      	beq.n	800646c <UART5Init+0x24c>
 80063e8:	e06f      	b.n	80064ca <UART5Init+0x2aa>
 80063ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ee:	d05b      	beq.n	80064a8 <UART5Init+0x288>
 80063f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063f4:	d803      	bhi.n	80063fe <UART5Init+0x1de>
 80063f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063fa:	d04f      	beq.n	800649c <UART5Init+0x27c>
 80063fc:	e065      	b.n	80064ca <UART5Init+0x2aa>
 80063fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006402:	d057      	beq.n	80064b4 <UART5Init+0x294>
 8006404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006408:	d05a      	beq.n	80064c0 <UART5Init+0x2a0>
 800640a:	e05e      	b.n	80064ca <UART5Init+0x2aa>
 800640c:	2208      	movs	r2, #8
 800640e:	2100      	movs	r1, #0
 8006410:	6a38      	ldr	r0, [r7, #32]
 8006412:	f7fb f9ca 	bl	80017aa <GPIO_PinAFConfig>
 8006416:	e058      	b.n	80064ca <UART5Init+0x2aa>
 8006418:	2208      	movs	r2, #8
 800641a:	2101      	movs	r1, #1
 800641c:	6a38      	ldr	r0, [r7, #32]
 800641e:	f7fb f9c4 	bl	80017aa <GPIO_PinAFConfig>
 8006422:	e052      	b.n	80064ca <UART5Init+0x2aa>
 8006424:	2208      	movs	r2, #8
 8006426:	2102      	movs	r1, #2
 8006428:	6a38      	ldr	r0, [r7, #32]
 800642a:	f7fb f9be 	bl	80017aa <GPIO_PinAFConfig>
 800642e:	e04c      	b.n	80064ca <UART5Init+0x2aa>
 8006430:	2208      	movs	r2, #8
 8006432:	2103      	movs	r1, #3
 8006434:	6a38      	ldr	r0, [r7, #32]
 8006436:	f7fb f9b8 	bl	80017aa <GPIO_PinAFConfig>
 800643a:	e046      	b.n	80064ca <UART5Init+0x2aa>
 800643c:	2208      	movs	r2, #8
 800643e:	2104      	movs	r1, #4
 8006440:	6a38      	ldr	r0, [r7, #32]
 8006442:	f7fb f9b2 	bl	80017aa <GPIO_PinAFConfig>
 8006446:	e040      	b.n	80064ca <UART5Init+0x2aa>
 8006448:	2208      	movs	r2, #8
 800644a:	2105      	movs	r1, #5
 800644c:	6a38      	ldr	r0, [r7, #32]
 800644e:	f7fb f9ac 	bl	80017aa <GPIO_PinAFConfig>
 8006452:	e03a      	b.n	80064ca <UART5Init+0x2aa>
 8006454:	2208      	movs	r2, #8
 8006456:	2106      	movs	r1, #6
 8006458:	6a38      	ldr	r0, [r7, #32]
 800645a:	f7fb f9a6 	bl	80017aa <GPIO_PinAFConfig>
 800645e:	e034      	b.n	80064ca <UART5Init+0x2aa>
 8006460:	2208      	movs	r2, #8
 8006462:	2107      	movs	r1, #7
 8006464:	6a38      	ldr	r0, [r7, #32]
 8006466:	f7fb f9a0 	bl	80017aa <GPIO_PinAFConfig>
 800646a:	e02e      	b.n	80064ca <UART5Init+0x2aa>
 800646c:	2208      	movs	r2, #8
 800646e:	2108      	movs	r1, #8
 8006470:	6a38      	ldr	r0, [r7, #32]
 8006472:	f7fb f99a 	bl	80017aa <GPIO_PinAFConfig>
 8006476:	e028      	b.n	80064ca <UART5Init+0x2aa>
 8006478:	2208      	movs	r2, #8
 800647a:	2109      	movs	r1, #9
 800647c:	6a38      	ldr	r0, [r7, #32]
 800647e:	f7fb f994 	bl	80017aa <GPIO_PinAFConfig>
 8006482:	e022      	b.n	80064ca <UART5Init+0x2aa>
 8006484:	2208      	movs	r2, #8
 8006486:	210a      	movs	r1, #10
 8006488:	6a38      	ldr	r0, [r7, #32]
 800648a:	f7fb f98e 	bl	80017aa <GPIO_PinAFConfig>
 800648e:	e01c      	b.n	80064ca <UART5Init+0x2aa>
 8006490:	2208      	movs	r2, #8
 8006492:	210b      	movs	r1, #11
 8006494:	6a38      	ldr	r0, [r7, #32]
 8006496:	f7fb f988 	bl	80017aa <GPIO_PinAFConfig>
 800649a:	e016      	b.n	80064ca <UART5Init+0x2aa>
 800649c:	2208      	movs	r2, #8
 800649e:	210c      	movs	r1, #12
 80064a0:	6a38      	ldr	r0, [r7, #32]
 80064a2:	f7fb f982 	bl	80017aa <GPIO_PinAFConfig>
 80064a6:	e010      	b.n	80064ca <UART5Init+0x2aa>
 80064a8:	2208      	movs	r2, #8
 80064aa:	210d      	movs	r1, #13
 80064ac:	6a38      	ldr	r0, [r7, #32]
 80064ae:	f7fb f97c 	bl	80017aa <GPIO_PinAFConfig>
 80064b2:	e00a      	b.n	80064ca <UART5Init+0x2aa>
 80064b4:	2208      	movs	r2, #8
 80064b6:	210e      	movs	r1, #14
 80064b8:	6a38      	ldr	r0, [r7, #32]
 80064ba:	f7fb f976 	bl	80017aa <GPIO_PinAFConfig>
 80064be:	e004      	b.n	80064ca <UART5Init+0x2aa>
 80064c0:	2208      	movs	r2, #8
 80064c2:	210f      	movs	r1, #15
 80064c4:	6a38      	ldr	r0, [r7, #32]
 80064c6:	f7fb f970 	bl	80017aa <GPIO_PinAFConfig>
 80064ca:	bf00      	nop

	BIOS_USART_InitStructure.USART_BaudRate            = baudrate;
 80064cc:	4a1a      	ldr	r2, [pc, #104]	; (8006538 <UART5Init+0x318>)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6013      	str	r3, [r2, #0]
	BIOS_USART_InitStructure.USART_WordLength          = USART_WordLength_8b;
 80064d2:	4b19      	ldr	r3, [pc, #100]	; (8006538 <UART5Init+0x318>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	809a      	strh	r2, [r3, #4]
	BIOS_USART_InitStructure.USART_StopBits            = USART_StopBits_1;
 80064d8:	4b17      	ldr	r3, [pc, #92]	; (8006538 <UART5Init+0x318>)
 80064da:	2200      	movs	r2, #0
 80064dc:	80da      	strh	r2, [r3, #6]
	BIOS_USART_InitStructure.USART_Parity              = USART_Parity_No;
 80064de:	4b16      	ldr	r3, [pc, #88]	; (8006538 <UART5Init+0x318>)
 80064e0:	2200      	movs	r2, #0
 80064e2:	811a      	strh	r2, [r3, #8]
	BIOS_USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80064e4:	4b14      	ldr	r3, [pc, #80]	; (8006538 <UART5Init+0x318>)
 80064e6:	2200      	movs	r2, #0
 80064e8:	819a      	strh	r2, [r3, #12]
	BIOS_USART_InitStructure.USART_Mode                = USART_Mode_Tx | USART_Mode_Rx;
 80064ea:	4b13      	ldr	r3, [pc, #76]	; (8006538 <UART5Init+0x318>)
 80064ec:	220c      	movs	r2, #12
 80064ee:	815a      	strh	r2, [r3, #10]
	USART_Init(UART5, & BIOS_USART_InitStructure);
 80064f0:	4911      	ldr	r1, [pc, #68]	; (8006538 <UART5Init+0x318>)
 80064f2:	4812      	ldr	r0, [pc, #72]	; (800653c <UART5Init+0x31c>)
 80064f4:	f7fc f944 	bl	8002780 <USART_Init>

	USART_ITConfig(UART5, USART_IT_RXNE, rxstate);
 80064f8:	7afb      	ldrb	r3, [r7, #11]
 80064fa:	461a      	mov	r2, r3
 80064fc:	f240 5125 	movw	r1, #1317	; 0x525
 8006500:	480e      	ldr	r0, [pc, #56]	; (800653c <UART5Init+0x31c>)
 8006502:	f7fc fa29 	bl	8002958 <USART_ITConfig>

	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQn;
 8006506:	4b0e      	ldr	r3, [pc, #56]	; (8006540 <UART5Init+0x320>)
 8006508:	2235      	movs	r2, #53	; 0x35
 800650a:	701a      	strb	r2, [r3, #0]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = preemptionpriority;
 800650c:	893b      	ldrh	r3, [r7, #8]
 800650e:	b2da      	uxtb	r2, r3
 8006510:	4b0b      	ldr	r3, [pc, #44]	; (8006540 <UART5Init+0x320>)
 8006512:	705a      	strb	r2, [r3, #1]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelSubPriority = subpriority;
 8006514:	88fb      	ldrh	r3, [r7, #6]
 8006516:	b2da      	uxtb	r2, r3
 8006518:	4b09      	ldr	r3, [pc, #36]	; (8006540 <UART5Init+0x320>)
 800651a:	709a      	strb	r2, [r3, #2]
	BIOS_UART_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800651c:	4b08      	ldr	r3, [pc, #32]	; (8006540 <UART5Init+0x320>)
 800651e:	2201      	movs	r2, #1
 8006520:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&BIOS_UART_NVIC_InitStructure);
 8006522:	4807      	ldr	r0, [pc, #28]	; (8006540 <UART5Init+0x320>)
 8006524:	f7fa fa7e 	bl	8000a24 <NVIC_Init>

	USART_Cmd(UART5, ENABLE);
 8006528:	2101      	movs	r1, #1
 800652a:	4804      	ldr	r0, [pc, #16]	; (800653c <UART5Init+0x31c>)
 800652c:	f7fc f9e2 	bl	80028f4 <USART_Cmd>
}
 8006530:	bf00      	nop
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	200000ec 	.word	0x200000ec
 800653c:	40005000 	.word	0x40005000
 8006540:	20000158 	.word	0x20000158

08006544 <UARTPrintString>:
 * Function Return		: None
 * Function Example		: UARTPrintString(UART4, buffer);
 */

void UARTPrintString(USART_TypeDef* USARTx, volatile char *s)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b082      	sub	sp, #8
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
	while(*s)
 800654e:	e012      	b.n	8006576 <UARTPrintString+0x32>
	{
		while( !(USARTx->SR & 0x00000040) );
 8006550:	bf00      	nop
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	881b      	ldrh	r3, [r3, #0]
 8006556:	b29b      	uxth	r3, r3
 8006558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800655c:	2b00      	cmp	r3, #0
 800655e:	d0f8      	beq.n	8006552 <UARTPrintString+0xe>
		USART_SendData(USARTx, *s);
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	b2db      	uxtb	r3, r3
 8006566:	b29b      	uxth	r3, r3
 8006568:	4619      	mov	r1, r3
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f7fc f9e2 	bl	8002934 <USART_SendData>
		s++;
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	3301      	adds	r3, #1
 8006574:	603b      	str	r3, [r7, #0]
	while(*s)
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	781b      	ldrb	r3, [r3, #0]
 800657a:	b2db      	uxtb	r3, r3
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1e7      	bne.n	8006550 <UARTPrintString+0xc>
	}
}
 8006580:	bf00      	nop
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <CANx_Init>:
 */
uint8_t CANx_Init(CAN_TypeDef* CANx, GPIO_TypeDef * CANx_Tx_GPIOx, uint16_t CANx_Tx_pin,
		GPIO_TypeDef * CANx_Rx_GPIOx, uint16_t CANx_Rx_pin,uint16_t CAN_FilterFIFOAssignment,
		uint16_t CAN_FilterId_11bits,uint16_t CAN_FilterMaskId_11bits,uint8_t CAN_FilterNumber,
		uint16_t CAN_Prescaler,uint8_t N_PPriority,uint8_t N_SPriority)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b088      	sub	sp, #32
 800658c:	af02      	add	r7, sp, #8
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	603b      	str	r3, [r7, #0]
 8006594:	4613      	mov	r3, r2
 8006596:	80fb      	strh	r3, [r7, #6]
	uint8_t CAN_InitStatus;

	GPIOPinsInit (CANx_Tx_GPIOx, CANx_Tx_pin, GPIO_Mode_AF, GPIO_OType_PP, GPIO_Speed_50MHz,  GPIO_PuPd_UP);
 8006598:	88f9      	ldrh	r1, [r7, #6]
 800659a:	2301      	movs	r3, #1
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	2302      	movs	r3, #2
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	2300      	movs	r3, #0
 80065a4:	2202      	movs	r2, #2
 80065a6:	68b8      	ldr	r0, [r7, #8]
 80065a8:	f7fc fa84 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (CANx_Rx_GPIOx, CANx_Rx_pin, GPIO_Mode_AF, GPIO_OType_PP, GPIO_Speed_50MHz,  GPIO_PuPd_UP);
 80065ac:	8c39      	ldrh	r1, [r7, #32]
 80065ae:	2301      	movs	r3, #1
 80065b0:	9301      	str	r3, [sp, #4]
 80065b2:	2302      	movs	r3, #2
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	2300      	movs	r3, #0
 80065b8:	2202      	movs	r2, #2
 80065ba:	6838      	ldr	r0, [r7, #0]
 80065bc:	f7fc fa7a 	bl	8002ab4 <GPIOPinsInit>

	if(CANx == CAN1){
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4ab5      	ldr	r2, [pc, #724]	; (8006898 <CANx_Init+0x310>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	f040 8135 	bne.w	8006834 <CANx_Init+0x2ac>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);
 80065ca:	2101      	movs	r1, #1
 80065cc:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80065d0:	f7fb fc94 	bl	8001efc <RCC_APB1PeriphClockCmd>
		AFConfig(CAN1,CANx_Tx_GPIOx,CANx_Tx_pin);
 80065d4:	88fb      	ldrh	r3, [r7, #6]
 80065d6:	2b80      	cmp	r3, #128	; 0x80
 80065d8:	d05e      	beq.n	8006698 <CANx_Init+0x110>
 80065da:	2b80      	cmp	r3, #128	; 0x80
 80065dc:	d811      	bhi.n	8006602 <CANx_Init+0x7a>
 80065de:	2b08      	cmp	r3, #8
 80065e0:	d042      	beq.n	8006668 <CANx_Init+0xe0>
 80065e2:	2b08      	cmp	r3, #8
 80065e4:	d806      	bhi.n	80065f4 <CANx_Init+0x6c>
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d032      	beq.n	8006650 <CANx_Init+0xc8>
 80065ea:	2b04      	cmp	r3, #4
 80065ec:	d036      	beq.n	800665c <CANx_Init+0xd4>
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d028      	beq.n	8006644 <CANx_Init+0xbc>
 80065f2:	e086      	b.n	8006702 <CANx_Init+0x17a>
 80065f4:	2b20      	cmp	r3, #32
 80065f6:	d043      	beq.n	8006680 <CANx_Init+0xf8>
 80065f8:	2b40      	cmp	r3, #64	; 0x40
 80065fa:	d047      	beq.n	800668c <CANx_Init+0x104>
 80065fc:	2b10      	cmp	r3, #16
 80065fe:	d039      	beq.n	8006674 <CANx_Init+0xec>
 8006600:	e07f      	b.n	8006702 <CANx_Init+0x17a>
 8006602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006606:	d05f      	beq.n	80066c8 <CANx_Init+0x140>
 8006608:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800660c:	d809      	bhi.n	8006622 <CANx_Init+0x9a>
 800660e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006612:	d04d      	beq.n	80066b0 <CANx_Init+0x128>
 8006614:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006618:	d050      	beq.n	80066bc <CANx_Init+0x134>
 800661a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800661e:	d041      	beq.n	80066a4 <CANx_Init+0x11c>
 8006620:	e06f      	b.n	8006702 <CANx_Init+0x17a>
 8006622:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006626:	d05b      	beq.n	80066e0 <CANx_Init+0x158>
 8006628:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800662c:	d803      	bhi.n	8006636 <CANx_Init+0xae>
 800662e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006632:	d04f      	beq.n	80066d4 <CANx_Init+0x14c>
 8006634:	e065      	b.n	8006702 <CANx_Init+0x17a>
 8006636:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800663a:	d057      	beq.n	80066ec <CANx_Init+0x164>
 800663c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006640:	d05a      	beq.n	80066f8 <CANx_Init+0x170>
 8006642:	e05e      	b.n	8006702 <CANx_Init+0x17a>
 8006644:	2209      	movs	r2, #9
 8006646:	2100      	movs	r1, #0
 8006648:	68b8      	ldr	r0, [r7, #8]
 800664a:	f7fb f8ae 	bl	80017aa <GPIO_PinAFConfig>
 800664e:	e058      	b.n	8006702 <CANx_Init+0x17a>
 8006650:	2209      	movs	r2, #9
 8006652:	2101      	movs	r1, #1
 8006654:	68b8      	ldr	r0, [r7, #8]
 8006656:	f7fb f8a8 	bl	80017aa <GPIO_PinAFConfig>
 800665a:	e052      	b.n	8006702 <CANx_Init+0x17a>
 800665c:	2209      	movs	r2, #9
 800665e:	2102      	movs	r1, #2
 8006660:	68b8      	ldr	r0, [r7, #8]
 8006662:	f7fb f8a2 	bl	80017aa <GPIO_PinAFConfig>
 8006666:	e04c      	b.n	8006702 <CANx_Init+0x17a>
 8006668:	2209      	movs	r2, #9
 800666a:	2103      	movs	r1, #3
 800666c:	68b8      	ldr	r0, [r7, #8]
 800666e:	f7fb f89c 	bl	80017aa <GPIO_PinAFConfig>
 8006672:	e046      	b.n	8006702 <CANx_Init+0x17a>
 8006674:	2209      	movs	r2, #9
 8006676:	2104      	movs	r1, #4
 8006678:	68b8      	ldr	r0, [r7, #8]
 800667a:	f7fb f896 	bl	80017aa <GPIO_PinAFConfig>
 800667e:	e040      	b.n	8006702 <CANx_Init+0x17a>
 8006680:	2209      	movs	r2, #9
 8006682:	2105      	movs	r1, #5
 8006684:	68b8      	ldr	r0, [r7, #8]
 8006686:	f7fb f890 	bl	80017aa <GPIO_PinAFConfig>
 800668a:	e03a      	b.n	8006702 <CANx_Init+0x17a>
 800668c:	2209      	movs	r2, #9
 800668e:	2106      	movs	r1, #6
 8006690:	68b8      	ldr	r0, [r7, #8]
 8006692:	f7fb f88a 	bl	80017aa <GPIO_PinAFConfig>
 8006696:	e034      	b.n	8006702 <CANx_Init+0x17a>
 8006698:	2209      	movs	r2, #9
 800669a:	2107      	movs	r1, #7
 800669c:	68b8      	ldr	r0, [r7, #8]
 800669e:	f7fb f884 	bl	80017aa <GPIO_PinAFConfig>
 80066a2:	e02e      	b.n	8006702 <CANx_Init+0x17a>
 80066a4:	2209      	movs	r2, #9
 80066a6:	2108      	movs	r1, #8
 80066a8:	68b8      	ldr	r0, [r7, #8]
 80066aa:	f7fb f87e 	bl	80017aa <GPIO_PinAFConfig>
 80066ae:	e028      	b.n	8006702 <CANx_Init+0x17a>
 80066b0:	2209      	movs	r2, #9
 80066b2:	2109      	movs	r1, #9
 80066b4:	68b8      	ldr	r0, [r7, #8]
 80066b6:	f7fb f878 	bl	80017aa <GPIO_PinAFConfig>
 80066ba:	e022      	b.n	8006702 <CANx_Init+0x17a>
 80066bc:	2209      	movs	r2, #9
 80066be:	210a      	movs	r1, #10
 80066c0:	68b8      	ldr	r0, [r7, #8]
 80066c2:	f7fb f872 	bl	80017aa <GPIO_PinAFConfig>
 80066c6:	e01c      	b.n	8006702 <CANx_Init+0x17a>
 80066c8:	2209      	movs	r2, #9
 80066ca:	210b      	movs	r1, #11
 80066cc:	68b8      	ldr	r0, [r7, #8]
 80066ce:	f7fb f86c 	bl	80017aa <GPIO_PinAFConfig>
 80066d2:	e016      	b.n	8006702 <CANx_Init+0x17a>
 80066d4:	2209      	movs	r2, #9
 80066d6:	210c      	movs	r1, #12
 80066d8:	68b8      	ldr	r0, [r7, #8]
 80066da:	f7fb f866 	bl	80017aa <GPIO_PinAFConfig>
 80066de:	e010      	b.n	8006702 <CANx_Init+0x17a>
 80066e0:	2209      	movs	r2, #9
 80066e2:	210d      	movs	r1, #13
 80066e4:	68b8      	ldr	r0, [r7, #8]
 80066e6:	f7fb f860 	bl	80017aa <GPIO_PinAFConfig>
 80066ea:	e00a      	b.n	8006702 <CANx_Init+0x17a>
 80066ec:	2209      	movs	r2, #9
 80066ee:	210e      	movs	r1, #14
 80066f0:	68b8      	ldr	r0, [r7, #8]
 80066f2:	f7fb f85a 	bl	80017aa <GPIO_PinAFConfig>
 80066f6:	e004      	b.n	8006702 <CANx_Init+0x17a>
 80066f8:	2209      	movs	r2, #9
 80066fa:	210f      	movs	r1, #15
 80066fc:	68b8      	ldr	r0, [r7, #8]
 80066fe:	f7fb f854 	bl	80017aa <GPIO_PinAFConfig>
 8006702:	bf00      	nop
		AFConfig(CAN1,CANx_Rx_GPIOx,CANx_Rx_pin);
 8006704:	8c3b      	ldrh	r3, [r7, #32]
 8006706:	2b80      	cmp	r3, #128	; 0x80
 8006708:	d05e      	beq.n	80067c8 <CANx_Init+0x240>
 800670a:	2b80      	cmp	r3, #128	; 0x80
 800670c:	d811      	bhi.n	8006732 <CANx_Init+0x1aa>
 800670e:	2b08      	cmp	r3, #8
 8006710:	d042      	beq.n	8006798 <CANx_Init+0x210>
 8006712:	2b08      	cmp	r3, #8
 8006714:	d806      	bhi.n	8006724 <CANx_Init+0x19c>
 8006716:	2b02      	cmp	r3, #2
 8006718:	d032      	beq.n	8006780 <CANx_Init+0x1f8>
 800671a:	2b04      	cmp	r3, #4
 800671c:	d036      	beq.n	800678c <CANx_Init+0x204>
 800671e:	2b01      	cmp	r3, #1
 8006720:	d028      	beq.n	8006774 <CANx_Init+0x1ec>
 8006722:	e1c6      	b.n	8006ab2 <CANx_Init+0x52a>
 8006724:	2b20      	cmp	r3, #32
 8006726:	d043      	beq.n	80067b0 <CANx_Init+0x228>
 8006728:	2b40      	cmp	r3, #64	; 0x40
 800672a:	d047      	beq.n	80067bc <CANx_Init+0x234>
 800672c:	2b10      	cmp	r3, #16
 800672e:	d039      	beq.n	80067a4 <CANx_Init+0x21c>
 8006730:	e1bf      	b.n	8006ab2 <CANx_Init+0x52a>
 8006732:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006736:	d05f      	beq.n	80067f8 <CANx_Init+0x270>
 8006738:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800673c:	d809      	bhi.n	8006752 <CANx_Init+0x1ca>
 800673e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006742:	d04d      	beq.n	80067e0 <CANx_Init+0x258>
 8006744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006748:	d050      	beq.n	80067ec <CANx_Init+0x264>
 800674a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800674e:	d041      	beq.n	80067d4 <CANx_Init+0x24c>
 8006750:	e1af      	b.n	8006ab2 <CANx_Init+0x52a>
 8006752:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006756:	d05b      	beq.n	8006810 <CANx_Init+0x288>
 8006758:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800675c:	d803      	bhi.n	8006766 <CANx_Init+0x1de>
 800675e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006762:	d04f      	beq.n	8006804 <CANx_Init+0x27c>
 8006764:	e1a5      	b.n	8006ab2 <CANx_Init+0x52a>
 8006766:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800676a:	d057      	beq.n	800681c <CANx_Init+0x294>
 800676c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006770:	d05a      	beq.n	8006828 <CANx_Init+0x2a0>
 8006772:	e19e      	b.n	8006ab2 <CANx_Init+0x52a>
 8006774:	2209      	movs	r2, #9
 8006776:	2100      	movs	r1, #0
 8006778:	6838      	ldr	r0, [r7, #0]
 800677a:	f7fb f816 	bl	80017aa <GPIO_PinAFConfig>
 800677e:	e198      	b.n	8006ab2 <CANx_Init+0x52a>
 8006780:	2209      	movs	r2, #9
 8006782:	2101      	movs	r1, #1
 8006784:	6838      	ldr	r0, [r7, #0]
 8006786:	f7fb f810 	bl	80017aa <GPIO_PinAFConfig>
 800678a:	e192      	b.n	8006ab2 <CANx_Init+0x52a>
 800678c:	2209      	movs	r2, #9
 800678e:	2102      	movs	r1, #2
 8006790:	6838      	ldr	r0, [r7, #0]
 8006792:	f7fb f80a 	bl	80017aa <GPIO_PinAFConfig>
 8006796:	e18c      	b.n	8006ab2 <CANx_Init+0x52a>
 8006798:	2209      	movs	r2, #9
 800679a:	2103      	movs	r1, #3
 800679c:	6838      	ldr	r0, [r7, #0]
 800679e:	f7fb f804 	bl	80017aa <GPIO_PinAFConfig>
 80067a2:	e186      	b.n	8006ab2 <CANx_Init+0x52a>
 80067a4:	2209      	movs	r2, #9
 80067a6:	2104      	movs	r1, #4
 80067a8:	6838      	ldr	r0, [r7, #0]
 80067aa:	f7fa fffe 	bl	80017aa <GPIO_PinAFConfig>
 80067ae:	e180      	b.n	8006ab2 <CANx_Init+0x52a>
 80067b0:	2209      	movs	r2, #9
 80067b2:	2105      	movs	r1, #5
 80067b4:	6838      	ldr	r0, [r7, #0]
 80067b6:	f7fa fff8 	bl	80017aa <GPIO_PinAFConfig>
 80067ba:	e17a      	b.n	8006ab2 <CANx_Init+0x52a>
 80067bc:	2209      	movs	r2, #9
 80067be:	2106      	movs	r1, #6
 80067c0:	6838      	ldr	r0, [r7, #0]
 80067c2:	f7fa fff2 	bl	80017aa <GPIO_PinAFConfig>
 80067c6:	e174      	b.n	8006ab2 <CANx_Init+0x52a>
 80067c8:	2209      	movs	r2, #9
 80067ca:	2107      	movs	r1, #7
 80067cc:	6838      	ldr	r0, [r7, #0]
 80067ce:	f7fa ffec 	bl	80017aa <GPIO_PinAFConfig>
 80067d2:	e16e      	b.n	8006ab2 <CANx_Init+0x52a>
 80067d4:	2209      	movs	r2, #9
 80067d6:	2108      	movs	r1, #8
 80067d8:	6838      	ldr	r0, [r7, #0]
 80067da:	f7fa ffe6 	bl	80017aa <GPIO_PinAFConfig>
 80067de:	e168      	b.n	8006ab2 <CANx_Init+0x52a>
 80067e0:	2209      	movs	r2, #9
 80067e2:	2109      	movs	r1, #9
 80067e4:	6838      	ldr	r0, [r7, #0]
 80067e6:	f7fa ffe0 	bl	80017aa <GPIO_PinAFConfig>
 80067ea:	e162      	b.n	8006ab2 <CANx_Init+0x52a>
 80067ec:	2209      	movs	r2, #9
 80067ee:	210a      	movs	r1, #10
 80067f0:	6838      	ldr	r0, [r7, #0]
 80067f2:	f7fa ffda 	bl	80017aa <GPIO_PinAFConfig>
 80067f6:	e15c      	b.n	8006ab2 <CANx_Init+0x52a>
 80067f8:	2209      	movs	r2, #9
 80067fa:	210b      	movs	r1, #11
 80067fc:	6838      	ldr	r0, [r7, #0]
 80067fe:	f7fa ffd4 	bl	80017aa <GPIO_PinAFConfig>
 8006802:	e156      	b.n	8006ab2 <CANx_Init+0x52a>
 8006804:	2209      	movs	r2, #9
 8006806:	210c      	movs	r1, #12
 8006808:	6838      	ldr	r0, [r7, #0]
 800680a:	f7fa ffce 	bl	80017aa <GPIO_PinAFConfig>
 800680e:	e150      	b.n	8006ab2 <CANx_Init+0x52a>
 8006810:	2209      	movs	r2, #9
 8006812:	210d      	movs	r1, #13
 8006814:	6838      	ldr	r0, [r7, #0]
 8006816:	f7fa ffc8 	bl	80017aa <GPIO_PinAFConfig>
 800681a:	e14a      	b.n	8006ab2 <CANx_Init+0x52a>
 800681c:	2209      	movs	r2, #9
 800681e:	210e      	movs	r1, #14
 8006820:	6838      	ldr	r0, [r7, #0]
 8006822:	f7fa ffc2 	bl	80017aa <GPIO_PinAFConfig>
 8006826:	e144      	b.n	8006ab2 <CANx_Init+0x52a>
 8006828:	2209      	movs	r2, #9
 800682a:	210f      	movs	r1, #15
 800682c:	6838      	ldr	r0, [r7, #0]
 800682e:	f7fa ffbc 	bl	80017aa <GPIO_PinAFConfig>
 8006832:	e13e      	b.n	8006ab2 <CANx_Init+0x52a>

	}else if(CANx == CAN2){
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	4a19      	ldr	r2, [pc, #100]	; (800689c <CANx_Init+0x314>)
 8006838:	4293      	cmp	r3, r2
 800683a:	f040 813a 	bne.w	8006ab2 <CANx_Init+0x52a>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN2, ENABLE);
 800683e:	2101      	movs	r1, #1
 8006840:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8006844:	f7fb fb5a 	bl	8001efc <RCC_APB1PeriphClockCmd>
		AFConfig(CAN2,CANx_Tx_GPIOx,CANx_Tx_pin);
 8006848:	88fb      	ldrh	r3, [r7, #6]
 800684a:	2b80      	cmp	r3, #128	; 0x80
 800684c:	d063      	beq.n	8006916 <CANx_Init+0x38e>
 800684e:	2b80      	cmp	r3, #128	; 0x80
 8006850:	d811      	bhi.n	8006876 <CANx_Init+0x2ee>
 8006852:	2b08      	cmp	r3, #8
 8006854:	d047      	beq.n	80068e6 <CANx_Init+0x35e>
 8006856:	2b08      	cmp	r3, #8
 8006858:	d806      	bhi.n	8006868 <CANx_Init+0x2e0>
 800685a:	2b02      	cmp	r3, #2
 800685c:	d037      	beq.n	80068ce <CANx_Init+0x346>
 800685e:	2b04      	cmp	r3, #4
 8006860:	d03b      	beq.n	80068da <CANx_Init+0x352>
 8006862:	2b01      	cmp	r3, #1
 8006864:	d02d      	beq.n	80068c2 <CANx_Init+0x33a>
 8006866:	e08b      	b.n	8006980 <CANx_Init+0x3f8>
 8006868:	2b20      	cmp	r3, #32
 800686a:	d048      	beq.n	80068fe <CANx_Init+0x376>
 800686c:	2b40      	cmp	r3, #64	; 0x40
 800686e:	d04c      	beq.n	800690a <CANx_Init+0x382>
 8006870:	2b10      	cmp	r3, #16
 8006872:	d03e      	beq.n	80068f2 <CANx_Init+0x36a>
 8006874:	e084      	b.n	8006980 <CANx_Init+0x3f8>
 8006876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800687a:	d064      	beq.n	8006946 <CANx_Init+0x3be>
 800687c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006880:	d80e      	bhi.n	80068a0 <CANx_Init+0x318>
 8006882:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006886:	d052      	beq.n	800692e <CANx_Init+0x3a6>
 8006888:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800688c:	d055      	beq.n	800693a <CANx_Init+0x3b2>
 800688e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006892:	d046      	beq.n	8006922 <CANx_Init+0x39a>
 8006894:	e074      	b.n	8006980 <CANx_Init+0x3f8>
 8006896:	bf00      	nop
 8006898:	40006400 	.word	0x40006400
 800689c:	40006800 	.word	0x40006800
 80068a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068a4:	d05b      	beq.n	800695e <CANx_Init+0x3d6>
 80068a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068aa:	d803      	bhi.n	80068b4 <CANx_Init+0x32c>
 80068ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068b0:	d04f      	beq.n	8006952 <CANx_Init+0x3ca>
 80068b2:	e065      	b.n	8006980 <CANx_Init+0x3f8>
 80068b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068b8:	d057      	beq.n	800696a <CANx_Init+0x3e2>
 80068ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068be:	d05a      	beq.n	8006976 <CANx_Init+0x3ee>
 80068c0:	e05e      	b.n	8006980 <CANx_Init+0x3f8>
 80068c2:	2209      	movs	r2, #9
 80068c4:	2100      	movs	r1, #0
 80068c6:	68b8      	ldr	r0, [r7, #8]
 80068c8:	f7fa ff6f 	bl	80017aa <GPIO_PinAFConfig>
 80068cc:	e058      	b.n	8006980 <CANx_Init+0x3f8>
 80068ce:	2209      	movs	r2, #9
 80068d0:	2101      	movs	r1, #1
 80068d2:	68b8      	ldr	r0, [r7, #8]
 80068d4:	f7fa ff69 	bl	80017aa <GPIO_PinAFConfig>
 80068d8:	e052      	b.n	8006980 <CANx_Init+0x3f8>
 80068da:	2209      	movs	r2, #9
 80068dc:	2102      	movs	r1, #2
 80068de:	68b8      	ldr	r0, [r7, #8]
 80068e0:	f7fa ff63 	bl	80017aa <GPIO_PinAFConfig>
 80068e4:	e04c      	b.n	8006980 <CANx_Init+0x3f8>
 80068e6:	2209      	movs	r2, #9
 80068e8:	2103      	movs	r1, #3
 80068ea:	68b8      	ldr	r0, [r7, #8]
 80068ec:	f7fa ff5d 	bl	80017aa <GPIO_PinAFConfig>
 80068f0:	e046      	b.n	8006980 <CANx_Init+0x3f8>
 80068f2:	2209      	movs	r2, #9
 80068f4:	2104      	movs	r1, #4
 80068f6:	68b8      	ldr	r0, [r7, #8]
 80068f8:	f7fa ff57 	bl	80017aa <GPIO_PinAFConfig>
 80068fc:	e040      	b.n	8006980 <CANx_Init+0x3f8>
 80068fe:	2209      	movs	r2, #9
 8006900:	2105      	movs	r1, #5
 8006902:	68b8      	ldr	r0, [r7, #8]
 8006904:	f7fa ff51 	bl	80017aa <GPIO_PinAFConfig>
 8006908:	e03a      	b.n	8006980 <CANx_Init+0x3f8>
 800690a:	2209      	movs	r2, #9
 800690c:	2106      	movs	r1, #6
 800690e:	68b8      	ldr	r0, [r7, #8]
 8006910:	f7fa ff4b 	bl	80017aa <GPIO_PinAFConfig>
 8006914:	e034      	b.n	8006980 <CANx_Init+0x3f8>
 8006916:	2209      	movs	r2, #9
 8006918:	2107      	movs	r1, #7
 800691a:	68b8      	ldr	r0, [r7, #8]
 800691c:	f7fa ff45 	bl	80017aa <GPIO_PinAFConfig>
 8006920:	e02e      	b.n	8006980 <CANx_Init+0x3f8>
 8006922:	2209      	movs	r2, #9
 8006924:	2108      	movs	r1, #8
 8006926:	68b8      	ldr	r0, [r7, #8]
 8006928:	f7fa ff3f 	bl	80017aa <GPIO_PinAFConfig>
 800692c:	e028      	b.n	8006980 <CANx_Init+0x3f8>
 800692e:	2209      	movs	r2, #9
 8006930:	2109      	movs	r1, #9
 8006932:	68b8      	ldr	r0, [r7, #8]
 8006934:	f7fa ff39 	bl	80017aa <GPIO_PinAFConfig>
 8006938:	e022      	b.n	8006980 <CANx_Init+0x3f8>
 800693a:	2209      	movs	r2, #9
 800693c:	210a      	movs	r1, #10
 800693e:	68b8      	ldr	r0, [r7, #8]
 8006940:	f7fa ff33 	bl	80017aa <GPIO_PinAFConfig>
 8006944:	e01c      	b.n	8006980 <CANx_Init+0x3f8>
 8006946:	2209      	movs	r2, #9
 8006948:	210b      	movs	r1, #11
 800694a:	68b8      	ldr	r0, [r7, #8]
 800694c:	f7fa ff2d 	bl	80017aa <GPIO_PinAFConfig>
 8006950:	e016      	b.n	8006980 <CANx_Init+0x3f8>
 8006952:	2209      	movs	r2, #9
 8006954:	210c      	movs	r1, #12
 8006956:	68b8      	ldr	r0, [r7, #8]
 8006958:	f7fa ff27 	bl	80017aa <GPIO_PinAFConfig>
 800695c:	e010      	b.n	8006980 <CANx_Init+0x3f8>
 800695e:	2209      	movs	r2, #9
 8006960:	210d      	movs	r1, #13
 8006962:	68b8      	ldr	r0, [r7, #8]
 8006964:	f7fa ff21 	bl	80017aa <GPIO_PinAFConfig>
 8006968:	e00a      	b.n	8006980 <CANx_Init+0x3f8>
 800696a:	2209      	movs	r2, #9
 800696c:	210e      	movs	r1, #14
 800696e:	68b8      	ldr	r0, [r7, #8]
 8006970:	f7fa ff1b 	bl	80017aa <GPIO_PinAFConfig>
 8006974:	e004      	b.n	8006980 <CANx_Init+0x3f8>
 8006976:	2209      	movs	r2, #9
 8006978:	210f      	movs	r1, #15
 800697a:	68b8      	ldr	r0, [r7, #8]
 800697c:	f7fa ff15 	bl	80017aa <GPIO_PinAFConfig>
 8006980:	bf00      	nop
		AFConfig(CAN2,CANx_Rx_GPIOx,CANx_Rx_pin);
 8006982:	8c3b      	ldrh	r3, [r7, #32]
 8006984:	2b80      	cmp	r3, #128	; 0x80
 8006986:	d05e      	beq.n	8006a46 <CANx_Init+0x4be>
 8006988:	2b80      	cmp	r3, #128	; 0x80
 800698a:	d811      	bhi.n	80069b0 <CANx_Init+0x428>
 800698c:	2b08      	cmp	r3, #8
 800698e:	d042      	beq.n	8006a16 <CANx_Init+0x48e>
 8006990:	2b08      	cmp	r3, #8
 8006992:	d806      	bhi.n	80069a2 <CANx_Init+0x41a>
 8006994:	2b02      	cmp	r3, #2
 8006996:	d032      	beq.n	80069fe <CANx_Init+0x476>
 8006998:	2b04      	cmp	r3, #4
 800699a:	d036      	beq.n	8006a0a <CANx_Init+0x482>
 800699c:	2b01      	cmp	r3, #1
 800699e:	d028      	beq.n	80069f2 <CANx_Init+0x46a>
 80069a0:	e086      	b.n	8006ab0 <CANx_Init+0x528>
 80069a2:	2b20      	cmp	r3, #32
 80069a4:	d043      	beq.n	8006a2e <CANx_Init+0x4a6>
 80069a6:	2b40      	cmp	r3, #64	; 0x40
 80069a8:	d047      	beq.n	8006a3a <CANx_Init+0x4b2>
 80069aa:	2b10      	cmp	r3, #16
 80069ac:	d039      	beq.n	8006a22 <CANx_Init+0x49a>
 80069ae:	e07f      	b.n	8006ab0 <CANx_Init+0x528>
 80069b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069b4:	d05f      	beq.n	8006a76 <CANx_Init+0x4ee>
 80069b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069ba:	d809      	bhi.n	80069d0 <CANx_Init+0x448>
 80069bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069c0:	d04d      	beq.n	8006a5e <CANx_Init+0x4d6>
 80069c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069c6:	d050      	beq.n	8006a6a <CANx_Init+0x4e2>
 80069c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069cc:	d041      	beq.n	8006a52 <CANx_Init+0x4ca>
 80069ce:	e06f      	b.n	8006ab0 <CANx_Init+0x528>
 80069d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069d4:	d05b      	beq.n	8006a8e <CANx_Init+0x506>
 80069d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069da:	d803      	bhi.n	80069e4 <CANx_Init+0x45c>
 80069dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e0:	d04f      	beq.n	8006a82 <CANx_Init+0x4fa>
 80069e2:	e065      	b.n	8006ab0 <CANx_Init+0x528>
 80069e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069e8:	d057      	beq.n	8006a9a <CANx_Init+0x512>
 80069ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069ee:	d05a      	beq.n	8006aa6 <CANx_Init+0x51e>
 80069f0:	e05e      	b.n	8006ab0 <CANx_Init+0x528>
 80069f2:	2209      	movs	r2, #9
 80069f4:	2100      	movs	r1, #0
 80069f6:	6838      	ldr	r0, [r7, #0]
 80069f8:	f7fa fed7 	bl	80017aa <GPIO_PinAFConfig>
 80069fc:	e058      	b.n	8006ab0 <CANx_Init+0x528>
 80069fe:	2209      	movs	r2, #9
 8006a00:	2101      	movs	r1, #1
 8006a02:	6838      	ldr	r0, [r7, #0]
 8006a04:	f7fa fed1 	bl	80017aa <GPIO_PinAFConfig>
 8006a08:	e052      	b.n	8006ab0 <CANx_Init+0x528>
 8006a0a:	2209      	movs	r2, #9
 8006a0c:	2102      	movs	r1, #2
 8006a0e:	6838      	ldr	r0, [r7, #0]
 8006a10:	f7fa fecb 	bl	80017aa <GPIO_PinAFConfig>
 8006a14:	e04c      	b.n	8006ab0 <CANx_Init+0x528>
 8006a16:	2209      	movs	r2, #9
 8006a18:	2103      	movs	r1, #3
 8006a1a:	6838      	ldr	r0, [r7, #0]
 8006a1c:	f7fa fec5 	bl	80017aa <GPIO_PinAFConfig>
 8006a20:	e046      	b.n	8006ab0 <CANx_Init+0x528>
 8006a22:	2209      	movs	r2, #9
 8006a24:	2104      	movs	r1, #4
 8006a26:	6838      	ldr	r0, [r7, #0]
 8006a28:	f7fa febf 	bl	80017aa <GPIO_PinAFConfig>
 8006a2c:	e040      	b.n	8006ab0 <CANx_Init+0x528>
 8006a2e:	2209      	movs	r2, #9
 8006a30:	2105      	movs	r1, #5
 8006a32:	6838      	ldr	r0, [r7, #0]
 8006a34:	f7fa feb9 	bl	80017aa <GPIO_PinAFConfig>
 8006a38:	e03a      	b.n	8006ab0 <CANx_Init+0x528>
 8006a3a:	2209      	movs	r2, #9
 8006a3c:	2106      	movs	r1, #6
 8006a3e:	6838      	ldr	r0, [r7, #0]
 8006a40:	f7fa feb3 	bl	80017aa <GPIO_PinAFConfig>
 8006a44:	e034      	b.n	8006ab0 <CANx_Init+0x528>
 8006a46:	2209      	movs	r2, #9
 8006a48:	2107      	movs	r1, #7
 8006a4a:	6838      	ldr	r0, [r7, #0]
 8006a4c:	f7fa fead 	bl	80017aa <GPIO_PinAFConfig>
 8006a50:	e02e      	b.n	8006ab0 <CANx_Init+0x528>
 8006a52:	2209      	movs	r2, #9
 8006a54:	2108      	movs	r1, #8
 8006a56:	6838      	ldr	r0, [r7, #0]
 8006a58:	f7fa fea7 	bl	80017aa <GPIO_PinAFConfig>
 8006a5c:	e028      	b.n	8006ab0 <CANx_Init+0x528>
 8006a5e:	2209      	movs	r2, #9
 8006a60:	2109      	movs	r1, #9
 8006a62:	6838      	ldr	r0, [r7, #0]
 8006a64:	f7fa fea1 	bl	80017aa <GPIO_PinAFConfig>
 8006a68:	e022      	b.n	8006ab0 <CANx_Init+0x528>
 8006a6a:	2209      	movs	r2, #9
 8006a6c:	210a      	movs	r1, #10
 8006a6e:	6838      	ldr	r0, [r7, #0]
 8006a70:	f7fa fe9b 	bl	80017aa <GPIO_PinAFConfig>
 8006a74:	e01c      	b.n	8006ab0 <CANx_Init+0x528>
 8006a76:	2209      	movs	r2, #9
 8006a78:	210b      	movs	r1, #11
 8006a7a:	6838      	ldr	r0, [r7, #0]
 8006a7c:	f7fa fe95 	bl	80017aa <GPIO_PinAFConfig>
 8006a80:	e016      	b.n	8006ab0 <CANx_Init+0x528>
 8006a82:	2209      	movs	r2, #9
 8006a84:	210c      	movs	r1, #12
 8006a86:	6838      	ldr	r0, [r7, #0]
 8006a88:	f7fa fe8f 	bl	80017aa <GPIO_PinAFConfig>
 8006a8c:	e010      	b.n	8006ab0 <CANx_Init+0x528>
 8006a8e:	2209      	movs	r2, #9
 8006a90:	210d      	movs	r1, #13
 8006a92:	6838      	ldr	r0, [r7, #0]
 8006a94:	f7fa fe89 	bl	80017aa <GPIO_PinAFConfig>
 8006a98:	e00a      	b.n	8006ab0 <CANx_Init+0x528>
 8006a9a:	2209      	movs	r2, #9
 8006a9c:	210e      	movs	r1, #14
 8006a9e:	6838      	ldr	r0, [r7, #0]
 8006aa0:	f7fa fe83 	bl	80017aa <GPIO_PinAFConfig>
 8006aa4:	e004      	b.n	8006ab0 <CANx_Init+0x528>
 8006aa6:	2209      	movs	r2, #9
 8006aa8:	210f      	movs	r1, #15
 8006aaa:	6838      	ldr	r0, [r7, #0]
 8006aac:	f7fa fe7d 	bl	80017aa <GPIO_PinAFConfig>
 8006ab0:	bf00      	nop
	}


	CAN_InitStruct.CAN_TTCM = DISABLE;
 8006ab2:	4b55      	ldr	r3, [pc, #340]	; (8006c08 <CANx_Init+0x680>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	719a      	strb	r2, [r3, #6]
	CAN_InitStruct.CAN_ABOM = DISABLE;
 8006ab8:	4b53      	ldr	r3, [pc, #332]	; (8006c08 <CANx_Init+0x680>)
 8006aba:	2200      	movs	r2, #0
 8006abc:	71da      	strb	r2, [r3, #7]
	CAN_InitStruct.CAN_AWUM = DISABLE;
 8006abe:	4b52      	ldr	r3, [pc, #328]	; (8006c08 <CANx_Init+0x680>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	721a      	strb	r2, [r3, #8]
	CAN_InitStruct.CAN_NART = DISABLE;
 8006ac4:	4b50      	ldr	r3, [pc, #320]	; (8006c08 <CANx_Init+0x680>)
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	725a      	strb	r2, [r3, #9]
	CAN_InitStruct.CAN_RFLM = DISABLE;
 8006aca:	4b4f      	ldr	r3, [pc, #316]	; (8006c08 <CANx_Init+0x680>)
 8006acc:	2200      	movs	r2, #0
 8006ace:	729a      	strb	r2, [r3, #10]
	CAN_InitStruct.CAN_TXFP = DISABLE;
 8006ad0:	4b4d      	ldr	r3, [pc, #308]	; (8006c08 <CANx_Init+0x680>)
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	72da      	strb	r2, [r3, #11]

	CAN_InitStruct.CAN_Mode = CAN_Mode_Normal;
 8006ad6:	4b4c      	ldr	r3, [pc, #304]	; (8006c08 <CANx_Init+0x680>)
 8006ad8:	2200      	movs	r2, #0
 8006ada:	709a      	strb	r2, [r3, #2]
	CAN_InitStruct.CAN_SJW = CAN_SJW_1tq;
 8006adc:	4b4a      	ldr	r3, [pc, #296]	; (8006c08 <CANx_Init+0x680>)
 8006ade:	2200      	movs	r2, #0
 8006ae0:	70da      	strb	r2, [r3, #3]
	CAN_InitStruct.CAN_BS1 = CAN_BS1_9tq;
 8006ae2:	4b49      	ldr	r3, [pc, #292]	; (8006c08 <CANx_Init+0x680>)
 8006ae4:	2208      	movs	r2, #8
 8006ae6:	711a      	strb	r2, [r3, #4]
	CAN_InitStruct.CAN_BS2 = CAN_BS2_4tq;
 8006ae8:	4b47      	ldr	r3, [pc, #284]	; (8006c08 <CANx_Init+0x680>)
 8006aea:	2203      	movs	r2, #3
 8006aec:	715a      	strb	r2, [r3, #5]
	CAN_InitStruct.CAN_Prescaler = CAN_Prescaler;
 8006aee:	4a46      	ldr	r2, [pc, #280]	; (8006c08 <CANx_Init+0x680>)
 8006af0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006af2:	8013      	strh	r3, [r2, #0]
	CAN_InitStatus = CAN_Init(CANx, &CAN_InitStruct);
 8006af4:	4944      	ldr	r1, [pc, #272]	; (8006c08 <CANx_Init+0x680>)
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f7f9 fff6 	bl	8000ae8 <CAN_Init>
 8006afc:	4603      	mov	r3, r0
 8006afe:	75fb      	strb	r3, [r7, #23]

	CAN_FilterInitStruct.CAN_FilterNumber = CAN_FilterNumber;
 8006b00:	4a42      	ldr	r2, [pc, #264]	; (8006c0c <CANx_Init+0x684>)
 8006b02:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006b06:	7293      	strb	r3, [r2, #10]
	CAN_FilterInitStruct.CAN_FilterMode = CAN_FilterMode_IdMask;
 8006b08:	4b40      	ldr	r3, [pc, #256]	; (8006c0c <CANx_Init+0x684>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	72da      	strb	r2, [r3, #11]
	CAN_FilterInitStruct.CAN_FilterScale = CAN_FilterScale_32bit;
 8006b0e:	4b3f      	ldr	r3, [pc, #252]	; (8006c0c <CANx_Init+0x684>)
 8006b10:	2201      	movs	r2, #1
 8006b12:	731a      	strb	r2, [r3, #12]
	CAN_FilterInitStruct.CAN_FilterFIFOAssignment = CAN_FilterFIFOAssignment;
 8006b14:	4a3d      	ldr	r2, [pc, #244]	; (8006c0c <CANx_Init+0x684>)
 8006b16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b18:	8113      	strh	r3, [r2, #8]
	CAN_FilterInitStruct.CAN_FilterIdHigh = CAN_FilterId_11bits << 5;
 8006b1a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006b1c:	015b      	lsls	r3, r3, #5
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	4b3a      	ldr	r3, [pc, #232]	; (8006c0c <CANx_Init+0x684>)
 8006b22:	801a      	strh	r2, [r3, #0]
	CAN_FilterInitStruct.CAN_FilterIdLow = 0x0000;
 8006b24:	4b39      	ldr	r3, [pc, #228]	; (8006c0c <CANx_Init+0x684>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	805a      	strh	r2, [r3, #2]
	CAN_FilterInitStruct.CAN_FilterMaskIdHigh = CAN_FilterMaskId_11bits << 5;
 8006b2a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006b2c:	015b      	lsls	r3, r3, #5
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	4b36      	ldr	r3, [pc, #216]	; (8006c0c <CANx_Init+0x684>)
 8006b32:	809a      	strh	r2, [r3, #4]
	CAN_FilterInitStruct.CAN_FilterMaskIdLow = 0x0000;
 8006b34:	4b35      	ldr	r3, [pc, #212]	; (8006c0c <CANx_Init+0x684>)
 8006b36:	2200      	movs	r2, #0
 8006b38:	80da      	strh	r2, [r3, #6]
	CAN_FilterInitStruct.CAN_FilterActivation = ENABLE;
 8006b3a:	4b34      	ldr	r3, [pc, #208]	; (8006c0c <CANx_Init+0x684>)
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	735a      	strb	r2, [r3, #13]

	CAN_FilterInit(&CAN_FilterInitStruct);
 8006b40:	4832      	ldr	r0, [pc, #200]	; (8006c0c <CANx_Init+0x684>)
 8006b42:	f7fa f8a3 	bl	8000c8c <CAN_FilterInit>

	if(CANx == CAN2){
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	4a31      	ldr	r2, [pc, #196]	; (8006c10 <CANx_Init+0x688>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d104      	bne.n	8006b58 <CANx_Init+0x5d0>
		CAN_SlaveStartBank(CAN_FilterNumber);
 8006b4e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006b52:	4618      	mov	r0, r3
 8006b54:	f7fa f956 	bl	8000e04 <CAN_SlaveStartBank>
	}
	CAN_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = N_PPriority;
 8006b58:	4a2e      	ldr	r2, [pc, #184]	; (8006c14 <CANx_Init+0x68c>)
 8006b5a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8006b5e:	7053      	strb	r3, [r2, #1]
	CAN_NVIC_InitStructure.NVIC_IRQChannelSubPriority = N_SPriority;
 8006b60:	4a2c      	ldr	r2, [pc, #176]	; (8006c14 <CANx_Init+0x68c>)
 8006b62:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8006b66:	7093      	strb	r3, [r2, #2]
	CAN_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8006b68:	4b2a      	ldr	r3, [pc, #168]	; (8006c14 <CANx_Init+0x68c>)
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	70da      	strb	r2, [r3, #3]

	if ((CANx == CAN1)&&(CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)){
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	4a29      	ldr	r2, [pc, #164]	; (8006c18 <CANx_Init+0x690>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d10d      	bne.n	8006b92 <CANx_Init+0x60a>
 8006b76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10a      	bne.n	8006b92 <CANx_Init+0x60a>
		CAN_NVIC_InitStructure.NVIC_IRQChannel = CAN1_RX0_IRQn;
 8006b7c:	4b25      	ldr	r3, [pc, #148]	; (8006c14 <CANx_Init+0x68c>)
 8006b7e:	2214      	movs	r2, #20
 8006b80:	701a      	strb	r2, [r3, #0]
		NVIC_Init(&CAN_NVIC_InitStructure);
 8006b82:	4824      	ldr	r0, [pc, #144]	; (8006c14 <CANx_Init+0x68c>)
 8006b84:	f7f9 ff4e 	bl	8000a24 <NVIC_Init>
		CAN_ITConfig(CANx, CAN_IT_FMP0, ENABLE);
 8006b88:	2201      	movs	r2, #1
 8006b8a:	2102      	movs	r1, #2
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f7fa fb5f 	bl	8001250 <CAN_ITConfig>
	}
	if ((CANx == CAN1)&&(CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)){
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	4a20      	ldr	r2, [pc, #128]	; (8006c18 <CANx_Init+0x690>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d10d      	bne.n	8006bb6 <CANx_Init+0x62e>
 8006b9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d10a      	bne.n	8006bb6 <CANx_Init+0x62e>
		CAN_NVIC_InitStructure.NVIC_IRQChannel = CAN1_RX1_IRQn;
 8006ba0:	4b1c      	ldr	r3, [pc, #112]	; (8006c14 <CANx_Init+0x68c>)
 8006ba2:	2215      	movs	r2, #21
 8006ba4:	701a      	strb	r2, [r3, #0]
		NVIC_Init(&CAN_NVIC_InitStructure);
 8006ba6:	481b      	ldr	r0, [pc, #108]	; (8006c14 <CANx_Init+0x68c>)
 8006ba8:	f7f9 ff3c 	bl	8000a24 <NVIC_Init>
		CAN_ITConfig(CANx, CAN_IT_FMP1, ENABLE);
 8006bac:	2201      	movs	r2, #1
 8006bae:	2110      	movs	r1, #16
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f7fa fb4d 	bl	8001250 <CAN_ITConfig>
	}
	if ((CANx == CAN2)&&(CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)){
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	4a15      	ldr	r2, [pc, #84]	; (8006c10 <CANx_Init+0x688>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d10d      	bne.n	8006bda <CANx_Init+0x652>
 8006bbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d10a      	bne.n	8006bda <CANx_Init+0x652>
		CAN_NVIC_InitStructure.NVIC_IRQChannel = CAN2_RX0_IRQn;
 8006bc4:	4b13      	ldr	r3, [pc, #76]	; (8006c14 <CANx_Init+0x68c>)
 8006bc6:	2240      	movs	r2, #64	; 0x40
 8006bc8:	701a      	strb	r2, [r3, #0]
		NVIC_Init(&CAN_NVIC_InitStructure);
 8006bca:	4812      	ldr	r0, [pc, #72]	; (8006c14 <CANx_Init+0x68c>)
 8006bcc:	f7f9 ff2a 	bl	8000a24 <NVIC_Init>
		CAN_ITConfig(CANx, CAN_IT_FMP0, ENABLE);
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	2102      	movs	r1, #2
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f7fa fb3b 	bl	8001250 <CAN_ITConfig>
	}
	if ((CANx == CAN2)&&(CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)){
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	4a0c      	ldr	r2, [pc, #48]	; (8006c10 <CANx_Init+0x688>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d10d      	bne.n	8006bfe <CANx_Init+0x676>
 8006be2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d10a      	bne.n	8006bfe <CANx_Init+0x676>
		CAN_NVIC_InitStructure.NVIC_IRQChannel = CAN2_RX1_IRQn;
 8006be8:	4b0a      	ldr	r3, [pc, #40]	; (8006c14 <CANx_Init+0x68c>)
 8006bea:	2241      	movs	r2, #65	; 0x41
 8006bec:	701a      	strb	r2, [r3, #0]
		NVIC_Init(&CAN_NVIC_InitStructure);
 8006bee:	4809      	ldr	r0, [pc, #36]	; (8006c14 <CANx_Init+0x68c>)
 8006bf0:	f7f9 ff18 	bl	8000a24 <NVIC_Init>
		CAN_ITConfig(CANx, CAN_IT_FMP1, ENABLE);
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	2110      	movs	r1, #16
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f7fa fb29 	bl	8001250 <CAN_ITConfig>
	}
	return CAN_InitStatus;
 8006bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3718      	adds	r7, #24
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	200001e4 	.word	0x200001e4
 8006c0c:	200001f0 	.word	0x200001f0
 8006c10:	40006800 	.word	0x40006800
 8006c14:	200001b8 	.word	0x200001b8
 8006c18:	40006400 	.word	0x40006400

08006c1c <CAN_TxMsg>:
 * Function Return		: mbox				The number of the mailbox that is used for transmission or
 *         								CAN_TxStatus_NoMailBox if there is no empty mailbox.
 * Function Example		: CAN_TxMsg(CAN1,1,&data,1);
 */
uint8_t CAN_TxMsg(CAN_TypeDef* CANx,uint32_t StdId_11bits,uint8_t * Msg,uint8_t datalen)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b08c      	sub	sp, #48	; 0x30
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
 8006c28:	70fb      	strb	r3, [r7, #3]
	uint8_t mbox;
	uint8_t* buf = Msg;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint16_t i=0;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	857b      	strh	r3, [r7, #42]	; 0x2a
	CanTxMsg TxMessage;

	TxMessage.StdId = StdId_11bits;
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	617b      	str	r3, [r7, #20]
	TxMessage.IDE = CAN_Id_Standard  ;
 8006c36:	2300      	movs	r3, #0
 8006c38:	773b      	strb	r3, [r7, #28]
	TxMessage.RTR = CAN_RTR_Data  ;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	777b      	strb	r3, [r7, #29]
	TxMessage.DLC = datalen;
 8006c3e:	78fb      	ldrb	r3, [r7, #3]
 8006c40:	77bb      	strb	r3, [r7, #30]

	while(datalen--)
 8006c42:	e00c      	b.n	8006c5e <CAN_TxMsg+0x42>
		TxMessage.Data[i++]= *(uint8_t*)buf++;
 8006c44:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006c46:	1c5a      	adds	r2, r3, #1
 8006c48:	857a      	strh	r2, [r7, #42]	; 0x2a
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c4e:	1c5a      	adds	r2, r3, #1
 8006c50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c52:	781a      	ldrb	r2, [r3, #0]
 8006c54:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c58:	440b      	add	r3, r1
 8006c5a:	f803 2c11 	strb.w	r2, [r3, #-17]
	while(datalen--)
 8006c5e:	78fb      	ldrb	r3, [r7, #3]
 8006c60:	1e5a      	subs	r2, r3, #1
 8006c62:	70fa      	strb	r2, [r7, #3]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1ed      	bne.n	8006c44 <CAN_TxMsg+0x28>

	mbox = CAN_Transmit(CANx, &TxMessage);
 8006c68:	f107 0314 	add.w	r3, r7, #20
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f7fa f8f8 	bl	8000e64 <CAN_Transmit>
 8006c74:	4603      	mov	r3, r0
 8006c76:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

	while((CAN_TransmitStatus(CANx, mbox)!= CAN_TxStatus_Ok));
 8006c7a:	bf00      	nop
 8006c7c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8006c80:	4619      	mov	r1, r3
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f7fa f9bc 	bl	8001000 <CAN_TransmitStatus>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d1f6      	bne.n	8006c7c <CAN_TxMsg+0x60>
	if((CAN_TransmitStatus(CANx, mbox)== CAN_TxStatus_Ok))
 8006c8e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8006c92:	4619      	mov	r1, r3
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	f7fa f9b3 	bl	8001000 <CAN_TransmitStatus>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d104      	bne.n	8006caa <CAN_TxMsg+0x8e>
		GPIO_SetBits(GPIOC, GPIO_Pin_15);
 8006ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006ca4:	4804      	ldr	r0, [pc, #16]	; (8006cb8 <CAN_TxMsg+0x9c>)
 8006ca6:	f7fa fd59 	bl	800175c <GPIO_SetBits>

	return mbox;
 8006caa:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3730      	adds	r7, #48	; 0x30
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	40020800 	.word	0x40020800

08006cbc <I2CMasterReadII>:
 *						  slave_addr	senders or targets address
 * 						  len			length of data to be received.
 * Function Return		: BOOLEAN
 * Function Example		: I2CMasterReadII(I2C3, 9, 5);
 */
bool I2CMasterReadII(I2C_TypeDef *I2Cx,uint8_t slave_addr, uint8_t len){
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	70fb      	strb	r3, [r7, #3]
 8006cc8:	4613      	mov	r3, r2
 8006cca:	70bb      	strb	r3, [r7, #2]


	uint32_t i2cTimeout = 0;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	60fb      	str	r3, [r7, #12]

	i2cTimeout = I2C_LONG_TIMEOUT;
 8006cd0:	4b31      	ldr	r3, [pc, #196]	; (8006d98 <I2CMasterReadII+0xdc>)
 8006cd2:	60fb      	str	r3, [r7, #12]
	while (I2C_GetFlagStatus(I2Cx, I2C_FLAG_BUSY)) {
 8006cd4:	e00e      	b.n	8006cf4 <I2CMasterReadII+0x38>
		if ((i2cTimeout--) == 0)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	1e5a      	subs	r2, r3, #1
 8006cda:	60fa      	str	r2, [r7, #12]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d109      	bne.n	8006cf4 <I2CMasterReadII+0x38>
			return I2CTimeoutCallback(I2Cx);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 f879 	bl	8006dd8 <I2CTimeoutCallback>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	bf14      	ite	ne
 8006cec:	2301      	movne	r3, #1
 8006cee:	2300      	moveq	r3, #0
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	e04c      	b.n	8006d8e <I2CMasterReadII+0xd2>
	while (I2C_GetFlagStatus(I2Cx, I2C_FLAG_BUSY)) {
 8006cf4:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f7fa ffed 	bl	8001cd8 <I2C_GetFlagStatus>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e8      	bne.n	8006cd6 <I2CMasterReadII+0x1a>
	}

	if(I2Cx == I2C1)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a25      	ldr	r2, [pc, #148]	; (8006d9c <I2CMasterReadII+0xe0>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d103      	bne.n	8006d14 <I2CMasterReadII+0x58>
		I2C1_Master_Flag = 1;
 8006d0c:	4b24      	ldr	r3, [pc, #144]	; (8006da0 <I2CMasterReadII+0xe4>)
 8006d0e:	2201      	movs	r2, #1
 8006d10:	701a      	strb	r2, [r3, #0]
 8006d12:	e00e      	b.n	8006d32 <I2CMasterReadII+0x76>
	else if(I2Cx == I2C2)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a23      	ldr	r2, [pc, #140]	; (8006da4 <I2CMasterReadII+0xe8>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d103      	bne.n	8006d24 <I2CMasterReadII+0x68>
		I2C2_Master_Flag = 1;
 8006d1c:	4b22      	ldr	r3, [pc, #136]	; (8006da8 <I2CMasterReadII+0xec>)
 8006d1e:	2201      	movs	r2, #1
 8006d20:	701a      	strb	r2, [r3, #0]
 8006d22:	e006      	b.n	8006d32 <I2CMasterReadII+0x76>
	else if(I2Cx == I2C3)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a21      	ldr	r2, [pc, #132]	; (8006dac <I2CMasterReadII+0xf0>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d102      	bne.n	8006d32 <I2CMasterReadII+0x76>
		I2C3_Master_Flag = 1;
 8006d2c:	4b20      	ldr	r3, [pc, #128]	; (8006db0 <I2CMasterReadII+0xf4>)
 8006d2e:	2201      	movs	r2, #1
 8006d30:	701a      	strb	r2, [r3, #0]

	if(I2Cx == I2C1){
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a19      	ldr	r2, [pc, #100]	; (8006d9c <I2CMasterReadII+0xe0>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d109      	bne.n	8006d4e <I2CMasterReadII+0x92>
		I2C1rxlen = len;
 8006d3a:	4a1e      	ldr	r2, [pc, #120]	; (8006db4 <I2CMasterReadII+0xf8>)
 8006d3c:	78bb      	ldrb	r3, [r7, #2]
 8006d3e:	7013      	strb	r3, [r2, #0]
		I2C1slaveadress = slave_addr;
 8006d40:	4a1d      	ldr	r2, [pc, #116]	; (8006db8 <I2CMasterReadII+0xfc>)
 8006d42:	78fb      	ldrb	r3, [r7, #3]
 8006d44:	7013      	strb	r3, [r2, #0]
		I2C1_direction = I2C_Direction_Receiver;
 8006d46:	4b1d      	ldr	r3, [pc, #116]	; (8006dbc <I2CMasterReadII+0x100>)
 8006d48:	2201      	movs	r2, #1
 8006d4a:	701a      	strb	r2, [r3, #0]
 8006d4c:	e01a      	b.n	8006d84 <I2CMasterReadII+0xc8>
	}else if(I2Cx == I2C2){
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a14      	ldr	r2, [pc, #80]	; (8006da4 <I2CMasterReadII+0xe8>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d109      	bne.n	8006d6a <I2CMasterReadII+0xae>
		I2C2rxlen = len;
 8006d56:	4a1a      	ldr	r2, [pc, #104]	; (8006dc0 <I2CMasterReadII+0x104>)
 8006d58:	78bb      	ldrb	r3, [r7, #2]
 8006d5a:	7013      	strb	r3, [r2, #0]
		I2C2slaveadress = slave_addr;
 8006d5c:	4a19      	ldr	r2, [pc, #100]	; (8006dc4 <I2CMasterReadII+0x108>)
 8006d5e:	78fb      	ldrb	r3, [r7, #3]
 8006d60:	7013      	strb	r3, [r2, #0]
		I2C2_direction = I2C_Direction_Receiver;
 8006d62:	4b19      	ldr	r3, [pc, #100]	; (8006dc8 <I2CMasterReadII+0x10c>)
 8006d64:	2201      	movs	r2, #1
 8006d66:	701a      	strb	r2, [r3, #0]
 8006d68:	e00c      	b.n	8006d84 <I2CMasterReadII+0xc8>
	}else if(I2Cx == I2C3){
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a0f      	ldr	r2, [pc, #60]	; (8006dac <I2CMasterReadII+0xf0>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d108      	bne.n	8006d84 <I2CMasterReadII+0xc8>
		I2C3rxlen = len;
 8006d72:	4a16      	ldr	r2, [pc, #88]	; (8006dcc <I2CMasterReadII+0x110>)
 8006d74:	78bb      	ldrb	r3, [r7, #2]
 8006d76:	7013      	strb	r3, [r2, #0]
		I2C3slaveadress = slave_addr;
 8006d78:	4a15      	ldr	r2, [pc, #84]	; (8006dd0 <I2CMasterReadII+0x114>)
 8006d7a:	78fb      	ldrb	r3, [r7, #3]
 8006d7c:	7013      	strb	r3, [r2, #0]
		I2C3_direction = I2C_Direction_Receiver;
 8006d7e:	4b15      	ldr	r3, [pc, #84]	; (8006dd4 <I2CMasterReadII+0x118>)
 8006d80:	2201      	movs	r2, #1
 8006d82:	701a      	strb	r2, [r3, #0]
	}

	I2C_GenerateSTART(I2Cx, ENABLE);
 8006d84:	2101      	movs	r1, #1
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7fa fe74 	bl	8001a74 <I2C_GenerateSTART>

	return true;
 8006d8c:	2301      	movs	r3, #1
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	57300000 	.word	0x57300000
 8006d9c:	40005400 	.word	0x40005400
 8006da0:	20000200 	.word	0x20000200
 8006da4:	40005800 	.word	0x40005800
 8006da8:	20000c99 	.word	0x20000c99
 8006dac:	40005c00 	.word	0x40005c00
 8006db0:	20000a78 	.word	0x20000a78
 8006db4:	20000b90 	.word	0x20000b90
 8006db8:	20000638 	.word	0x20000638
 8006dbc:	20000644 	.word	0x20000644
 8006dc0:	20000421 	.word	0x20000421
 8006dc4:	20000a7a 	.word	0x20000a7a
 8006dc8:	20000a79 	.word	0x20000a79
 8006dcc:	2000084a 	.word	0x2000084a
 8006dd0:	20000a5c 	.word	0x20000a5c
 8006dd4:	20000420 	.word	0x20000420

08006dd8 <I2CTimeoutCallback>:
 * 						  User can read the number of timeout via function i2cGetErrorCounter.
 * Function Arguments	: I2Cx 		select I2C peripheral (I2C1 or I2C2 or I2C3)
 * Function Return		: BOOLEAN
 * Function Example		: None
 */
uint32_t I2CTimeoutCallback(I2C_TypeDef *I2Cx){
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]

	if (I2Cx == I2C1){
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a13      	ldr	r2, [pc, #76]	; (8006e30 <I2CTimeoutCallback+0x58>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d106      	bne.n	8006df6 <I2CTimeoutCallback+0x1e>
		i2c1ErrorCount++;
 8006de8:	4b12      	ldr	r3, [pc, #72]	; (8006e34 <I2CTimeoutCallback+0x5c>)
 8006dea:	881b      	ldrh	r3, [r3, #0]
 8006dec:	3301      	adds	r3, #1
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	4b10      	ldr	r3, [pc, #64]	; (8006e34 <I2CTimeoutCallback+0x5c>)
 8006df2:	801a      	strh	r2, [r3, #0]
 8006df4:	e014      	b.n	8006e20 <I2CTimeoutCallback+0x48>
	}else if (I2Cx == I2C2) {
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a0f      	ldr	r2, [pc, #60]	; (8006e38 <I2CTimeoutCallback+0x60>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d106      	bne.n	8006e0c <I2CTimeoutCallback+0x34>
		i2c2ErrorCount++;
 8006dfe:	4b0f      	ldr	r3, [pc, #60]	; (8006e3c <I2CTimeoutCallback+0x64>)
 8006e00:	881b      	ldrh	r3, [r3, #0]
 8006e02:	3301      	adds	r3, #1
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	4b0d      	ldr	r3, [pc, #52]	; (8006e3c <I2CTimeoutCallback+0x64>)
 8006e08:	801a      	strh	r2, [r3, #0]
 8006e0a:	e009      	b.n	8006e20 <I2CTimeoutCallback+0x48>
	}else if (I2Cx == I2C3) {
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	4a0c      	ldr	r2, [pc, #48]	; (8006e40 <I2CTimeoutCallback+0x68>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d105      	bne.n	8006e20 <I2CTimeoutCallback+0x48>
		i2c2ErrorCount++;
 8006e14:	4b09      	ldr	r3, [pc, #36]	; (8006e3c <I2CTimeoutCallback+0x64>)
 8006e16:	881b      	ldrh	r3, [r3, #0]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	4b07      	ldr	r3, [pc, #28]	; (8006e3c <I2CTimeoutCallback+0x64>)
 8006e1e:	801a      	strh	r2, [r3, #0]
	}

	return false;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	370c      	adds	r7, #12
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	40005400 	.word	0x40005400
 8006e34:	20000848 	.word	0x20000848
 8006e38:	40005800 	.word	0x40005800
 8006e3c:	20000b92 	.word	0x20000b92
 8006e40:	40005c00 	.word	0x40005c00

08006e44 <I2C1_EV_IRQHandler>:
 * Function Remarks		: This interrupt handle slave receive mode, master receive mode and slave transmit mode.
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void I2C1_EV_IRQHandler(void){
 8006e44:	b598      	push	{r3, r4, r7, lr}
 8006e46:	af00      	add	r7, sp, #0


	switch(I2C_GetLastEvent(I2C1)){
 8006e48:	489e      	ldr	r0, [pc, #632]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006e4a:	f7fa ff23 	bl	8001c94 <I2C_GetLastEvent>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	4a9d      	ldr	r2, [pc, #628]	; (80070c8 <I2C1_EV_IRQHandler+0x284>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	f000 8081 	beq.w	8006f5a <I2C1_EV_IRQHandler+0x116>
 8006e58:	4a9b      	ldr	r2, [pc, #620]	; (80070c8 <I2C1_EV_IRQHandler+0x284>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d815      	bhi.n	8006e8a <I2C1_EV_IRQHandler+0x46>
 8006e5e:	4a9b      	ldr	r2, [pc, #620]	; (80070cc <I2C1_EV_IRQHandler+0x288>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	f000 8104 	beq.w	800706e <I2C1_EV_IRQHandler+0x22a>
 8006e66:	4a99      	ldr	r2, [pc, #612]	; (80070cc <I2C1_EV_IRQHandler+0x288>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d807      	bhi.n	8006e7c <I2C1_EV_IRQHandler+0x38>
 8006e6c:	2b10      	cmp	r3, #16
 8006e6e:	f000 810d 	beq.w	800708c <I2C1_EV_IRQHandler+0x248>
 8006e72:	f1b3 1f02 	cmp.w	r3, #131074	; 0x20002
 8006e76:	f000 80f6 	beq.w	8007066 <I2C1_EV_IRQHandler+0x222>
				srcvhandlerI2C1(I2C1_slave_rcv_buf[1] + 3, I2C1_slave_rcv_buf);
			break;

/*****************************************************************************************************************/

		default: break;
 8006e7a:	e120      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C1)){
 8006e7c:	4a94      	ldr	r2, [pc, #592]	; (80070d0 <I2C1_EV_IRQHandler+0x28c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d01a      	beq.n	8006eb8 <I2C1_EV_IRQHandler+0x74>
 8006e82:	4a94      	ldr	r2, [pc, #592]	; (80070d4 <I2C1_EV_IRQHandler+0x290>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d057      	beq.n	8006f38 <I2C1_EV_IRQHandler+0xf4>
		default: break;
 8006e88:	e119      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C1)){
 8006e8a:	4a93      	ldr	r2, [pc, #588]	; (80070d8 <I2C1_EV_IRQHandler+0x294>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	f000 80d6 	beq.w	800703e <I2C1_EV_IRQHandler+0x1fa>
 8006e92:	4a91      	ldr	r2, [pc, #580]	; (80070d8 <I2C1_EV_IRQHandler+0x294>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d808      	bhi.n	8006eaa <I2C1_EV_IRQHandler+0x66>
 8006e98:	4a90      	ldr	r2, [pc, #576]	; (80070dc <I2C1_EV_IRQHandler+0x298>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	f000 80cf 	beq.w	800703e <I2C1_EV_IRQHandler+0x1fa>
 8006ea0:	4a8f      	ldr	r2, [pc, #572]	; (80070e0 <I2C1_EV_IRQHandler+0x29c>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	f000 80b1 	beq.w	800700a <I2C1_EV_IRQHandler+0x1c6>
		default: break;
 8006ea8:	e109      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C1)){
 8006eaa:	4a8e      	ldr	r2, [pc, #568]	; (80070e4 <I2C1_EV_IRQHandler+0x2a0>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d01f      	beq.n	8006ef0 <I2C1_EV_IRQHandler+0xac>
 8006eb0:	4a8d      	ldr	r2, [pc, #564]	; (80070e8 <I2C1_EV_IRQHandler+0x2a4>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d00b      	beq.n	8006ece <I2C1_EV_IRQHandler+0x8a>
		default: break;
 8006eb6:	e102      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			I2C_Send7bitAddress(I2C1, I2C1slaveadress << 1, I2C1_direction);
 8006eb8:	4b8c      	ldr	r3, [pc, #560]	; (80070ec <I2C1_EV_IRQHandler+0x2a8>)
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	b2d9      	uxtb	r1, r3
 8006ec0:	4b8b      	ldr	r3, [pc, #556]	; (80070f0 <I2C1_EV_IRQHandler+0x2ac>)
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	487f      	ldr	r0, [pc, #508]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006ec8:	f7fa fe14 	bl	8001af4 <I2C_Send7bitAddress>
			break;
 8006ecc:	e0f7      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			I2C1_Txlength = 0;
 8006ece:	4b89      	ldr	r3, [pc, #548]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	701a      	strb	r2, [r3, #0]
			I2C_SendData(I2C1, I2C1_master_snd_buf[I2C1_Txlength++]);
 8006ed4:	4b87      	ldr	r3, [pc, #540]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	b2d1      	uxtb	r1, r2
 8006edc:	4a85      	ldr	r2, [pc, #532]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8006ede:	7011      	strb	r1, [r2, #0]
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	4b85      	ldr	r3, [pc, #532]	; (80070f8 <I2C1_EV_IRQHandler+0x2b4>)
 8006ee4:	5c9b      	ldrb	r3, [r3, r2]
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4876      	ldr	r0, [pc, #472]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006eea:	f7fa fe61 	bl	8001bb0 <I2C_SendData>
			break;
 8006eee:	e0e6      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			if(I2C1_Txlength ==  I2C1txlen){
 8006ef0:	4b80      	ldr	r3, [pc, #512]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8006ef2:	781a      	ldrb	r2, [r3, #0]
 8006ef4:	4b81      	ldr	r3, [pc, #516]	; (80070fc <I2C1_EV_IRQHandler+0x2b8>)
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d10f      	bne.n	8006f1c <I2C1_EV_IRQHandler+0xd8>
				while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8006efc:	bf00      	nop
 8006efe:	4980      	ldr	r1, [pc, #512]	; (8007100 <I2C1_EV_IRQHandler+0x2bc>)
 8006f00:	4870      	ldr	r0, [pc, #448]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006f02:	f7fa fe97 	bl	8001c34 <I2C_CheckEvent>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d0f8      	beq.n	8006efe <I2C1_EV_IRQHandler+0xba>
				I2C_GenerateSTOP(I2C1, ENABLE);
 8006f0c:	2101      	movs	r1, #1
 8006f0e:	486d      	ldr	r0, [pc, #436]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006f10:	f7fa fdd0 	bl	8001ab4 <I2C_GenerateSTOP>
				I2C1_Master_Flag = 0;
 8006f14:	4b7b      	ldr	r3, [pc, #492]	; (8007104 <I2C1_EV_IRQHandler+0x2c0>)
 8006f16:	2200      	movs	r2, #0
 8006f18:	701a      	strb	r2, [r3, #0]
			break;
 8006f1a:	e0d0      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
				I2C_SendData(I2C1, I2C1_master_snd_buf[I2C1_Txlength++]);
 8006f1c:	4b75      	ldr	r3, [pc, #468]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8006f1e:	781b      	ldrb	r3, [r3, #0]
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	b2d1      	uxtb	r1, r2
 8006f24:	4a73      	ldr	r2, [pc, #460]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8006f26:	7011      	strb	r1, [r2, #0]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	4b73      	ldr	r3, [pc, #460]	; (80070f8 <I2C1_EV_IRQHandler+0x2b4>)
 8006f2c:	5c9b      	ldrb	r3, [r3, r2]
 8006f2e:	4619      	mov	r1, r3
 8006f30:	4864      	ldr	r0, [pc, #400]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006f32:	f7fa fe3d 	bl	8001bb0 <I2C_SendData>
			break;
 8006f36:	e0c2      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			I2C1_Rxlength = 0;
 8006f38:	4b73      	ldr	r3, [pc, #460]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	701a      	strb	r2, [r3, #0]
			if(I2C1rxlen == 1){
 8006f3e:	4b73      	ldr	r3, [pc, #460]	; (800710c <I2C1_EV_IRQHandler+0x2c8>)
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	f040 80b4 	bne.w	80070b0 <I2C1_EV_IRQHandler+0x26c>
				I2C_AcknowledgeConfig(I2C1, DISABLE);
 8006f48:	2100      	movs	r1, #0
 8006f4a:	485e      	ldr	r0, [pc, #376]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006f4c:	f7fa fdf0 	bl	8001b30 <I2C_AcknowledgeConfig>
				I2C_GenerateSTOP(I2C1, ENABLE);
 8006f50:	2101      	movs	r1, #1
 8006f52:	485c      	ldr	r0, [pc, #368]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006f54:	f7fa fdae 	bl	8001ab4 <I2C_GenerateSTOP>
			break;
 8006f58:	e0aa      	b.n	80070b0 <I2C1_EV_IRQHandler+0x26c>
			if(I2C1rxlen == 1){
 8006f5a:	4b6c      	ldr	r3, [pc, #432]	; (800710c <I2C1_EV_IRQHandler+0x2c8>)
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d11c      	bne.n	8006f9c <I2C1_EV_IRQHandler+0x158>
				I2C1_master_rcv_buf[I2C1_Rxlength++] = I2C_ReceiveData(I2C1);
 8006f62:	4b69      	ldr	r3, [pc, #420]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	b2d1      	uxtb	r1, r2
 8006f6a:	4a67      	ldr	r2, [pc, #412]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8006f6c:	7011      	strb	r1, [r2, #0]
 8006f6e:	461c      	mov	r4, r3
 8006f70:	4854      	ldr	r0, [pc, #336]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006f72:	f7fa fe2d 	bl	8001bd0 <I2C_ReceiveData>
 8006f76:	4603      	mov	r3, r0
 8006f78:	461a      	mov	r2, r3
 8006f7a:	4b65      	ldr	r3, [pc, #404]	; (8007110 <I2C1_EV_IRQHandler+0x2cc>)
 8006f7c:	551a      	strb	r2, [r3, r4]
				if(mrcvhandlerI2C1)
 8006f7e:	4b65      	ldr	r3, [pc, #404]	; (8007114 <I2C1_EV_IRQHandler+0x2d0>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d006      	beq.n	8006f94 <I2C1_EV_IRQHandler+0x150>
					mrcvhandlerI2C1(I2C1rxlen, I2C1_master_rcv_buf);
 8006f86:	4b63      	ldr	r3, [pc, #396]	; (8007114 <I2C1_EV_IRQHandler+0x2d0>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a60      	ldr	r2, [pc, #384]	; (800710c <I2C1_EV_IRQHandler+0x2c8>)
 8006f8c:	7812      	ldrb	r2, [r2, #0]
 8006f8e:	4960      	ldr	r1, [pc, #384]	; (8007110 <I2C1_EV_IRQHandler+0x2cc>)
 8006f90:	4610      	mov	r0, r2
 8006f92:	4798      	blx	r3
				I2C1_Master_Flag = 0;
 8006f94:	4b5b      	ldr	r3, [pc, #364]	; (8007104 <I2C1_EV_IRQHandler+0x2c0>)
 8006f96:	2200      	movs	r2, #0
 8006f98:	701a      	strb	r2, [r3, #0]
			break;
 8006f9a:	e08b      	b.n	80070b4 <I2C1_EV_IRQHandler+0x270>
				I2C1_master_rcv_buf[I2C1_Rxlength++] = I2C_ReceiveData(I2C1);
 8006f9c:	4b5a      	ldr	r3, [pc, #360]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	1c5a      	adds	r2, r3, #1
 8006fa2:	b2d1      	uxtb	r1, r2
 8006fa4:	4a58      	ldr	r2, [pc, #352]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8006fa6:	7011      	strb	r1, [r2, #0]
 8006fa8:	461c      	mov	r4, r3
 8006faa:	4846      	ldr	r0, [pc, #280]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006fac:	f7fa fe10 	bl	8001bd0 <I2C_ReceiveData>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	4b56      	ldr	r3, [pc, #344]	; (8007110 <I2C1_EV_IRQHandler+0x2cc>)
 8006fb6:	551a      	strb	r2, [r3, r4]
				if (I2C1_Rxlength == (I2C1rxlen-1)){
 8006fb8:	4b53      	ldr	r3, [pc, #332]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	4b53      	ldr	r3, [pc, #332]	; (800710c <I2C1_EV_IRQHandler+0x2c8>)
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d107      	bne.n	8006fd8 <I2C1_EV_IRQHandler+0x194>
					I2C_AcknowledgeConfig(I2C1, DISABLE);
 8006fc8:	2100      	movs	r1, #0
 8006fca:	483e      	ldr	r0, [pc, #248]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006fcc:	f7fa fdb0 	bl	8001b30 <I2C_AcknowledgeConfig>
					I2C_GenerateSTOP(I2C1, ENABLE);
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	483c      	ldr	r0, [pc, #240]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006fd4:	f7fa fd6e 	bl	8001ab4 <I2C_GenerateSTOP>
				if(I2C1_Rxlength == (I2C1rxlen)){
 8006fd8:	4b4b      	ldr	r3, [pc, #300]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8006fda:	781a      	ldrb	r2, [r3, #0]
 8006fdc:	4b4b      	ldr	r3, [pc, #300]	; (800710c <I2C1_EV_IRQHandler+0x2c8>)
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d167      	bne.n	80070b4 <I2C1_EV_IRQHandler+0x270>
					I2C_AcknowledgeConfig(I2C1, ENABLE);
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	4837      	ldr	r0, [pc, #220]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8006fe8:	f7fa fda2 	bl	8001b30 <I2C_AcknowledgeConfig>
					if(mrcvhandlerI2C1)
 8006fec:	4b49      	ldr	r3, [pc, #292]	; (8007114 <I2C1_EV_IRQHandler+0x2d0>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d006      	beq.n	8007002 <I2C1_EV_IRQHandler+0x1be>
						mrcvhandlerI2C1(I2C1rxlen, I2C1_master_rcv_buf);
 8006ff4:	4b47      	ldr	r3, [pc, #284]	; (8007114 <I2C1_EV_IRQHandler+0x2d0>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a44      	ldr	r2, [pc, #272]	; (800710c <I2C1_EV_IRQHandler+0x2c8>)
 8006ffa:	7812      	ldrb	r2, [r2, #0]
 8006ffc:	4944      	ldr	r1, [pc, #272]	; (8007110 <I2C1_EV_IRQHandler+0x2cc>)
 8006ffe:	4610      	mov	r0, r2
 8007000:	4798      	blx	r3
					I2C1_Master_Flag = 0;
 8007002:	4b40      	ldr	r3, [pc, #256]	; (8007104 <I2C1_EV_IRQHandler+0x2c0>)
 8007004:	2200      	movs	r2, #0
 8007006:	701a      	strb	r2, [r3, #0]
			break;
 8007008:	e054      	b.n	80070b4 <I2C1_EV_IRQHandler+0x270>
			I2C1_Txlength = 0;
 800700a:	4b3a      	ldr	r3, [pc, #232]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 800700c:	2200      	movs	r2, #0
 800700e:	701a      	strb	r2, [r3, #0]
			if(stranshandlerI2C1)
 8007010:	4b41      	ldr	r3, [pc, #260]	; (8007118 <I2C1_EV_IRQHandler+0x2d4>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d004      	beq.n	8007022 <I2C1_EV_IRQHandler+0x1de>
				stranshandlerI2C1(&I2C1txlen, I2C1_slave_snd_buf);
 8007018:	4b3f      	ldr	r3, [pc, #252]	; (8007118 <I2C1_EV_IRQHandler+0x2d4>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	493f      	ldr	r1, [pc, #252]	; (800711c <I2C1_EV_IRQHandler+0x2d8>)
 800701e:	4837      	ldr	r0, [pc, #220]	; (80070fc <I2C1_EV_IRQHandler+0x2b8>)
 8007020:	4798      	blx	r3
			I2C_SendData(I2C1, I2C1_slave_snd_buf[I2C1_Txlength++]);
 8007022:	4b34      	ldr	r3, [pc, #208]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	1c5a      	adds	r2, r3, #1
 8007028:	b2d1      	uxtb	r1, r2
 800702a:	4a32      	ldr	r2, [pc, #200]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 800702c:	7011      	strb	r1, [r2, #0]
 800702e:	461a      	mov	r2, r3
 8007030:	4b3a      	ldr	r3, [pc, #232]	; (800711c <I2C1_EV_IRQHandler+0x2d8>)
 8007032:	5c9b      	ldrb	r3, [r3, r2]
 8007034:	4619      	mov	r1, r3
 8007036:	4823      	ldr	r0, [pc, #140]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8007038:	f7fa fdba 	bl	8001bb0 <I2C_SendData>
			break;
 800703c:	e03f      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			if (I2C1_Txlength < I2C1txlen){
 800703e:	4b2d      	ldr	r3, [pc, #180]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8007040:	781a      	ldrb	r2, [r3, #0]
 8007042:	4b2e      	ldr	r3, [pc, #184]	; (80070fc <I2C1_EV_IRQHandler+0x2b8>)
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	429a      	cmp	r2, r3
 8007048:	d236      	bcs.n	80070b8 <I2C1_EV_IRQHandler+0x274>
				I2C_SendData(I2C1, I2C1_slave_snd_buf[I2C1_Txlength++]);
 800704a:	4b2a      	ldr	r3, [pc, #168]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	1c5a      	adds	r2, r3, #1
 8007050:	b2d1      	uxtb	r1, r2
 8007052:	4a28      	ldr	r2, [pc, #160]	; (80070f4 <I2C1_EV_IRQHandler+0x2b0>)
 8007054:	7011      	strb	r1, [r2, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	4b30      	ldr	r3, [pc, #192]	; (800711c <I2C1_EV_IRQHandler+0x2d8>)
 800705a:	5c9b      	ldrb	r3, [r3, r2]
 800705c:	4619      	mov	r1, r3
 800705e:	4819      	ldr	r0, [pc, #100]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8007060:	f7fa fda6 	bl	8001bb0 <I2C_SendData>
			break;
 8007064:	e028      	b.n	80070b8 <I2C1_EV_IRQHandler+0x274>
			I2C1_Rxlength = 0;
 8007066:	4b28      	ldr	r3, [pc, #160]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8007068:	2200      	movs	r2, #0
 800706a:	701a      	strb	r2, [r3, #0]
			break;
 800706c:	e027      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			I2C1_slave_rcv_buf[I2C1_Rxlength++] = I2C_ReceiveData(I2C1);
 800706e:	4b26      	ldr	r3, [pc, #152]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	1c5a      	adds	r2, r3, #1
 8007074:	b2d1      	uxtb	r1, r2
 8007076:	4a24      	ldr	r2, [pc, #144]	; (8007108 <I2C1_EV_IRQHandler+0x2c4>)
 8007078:	7011      	strb	r1, [r2, #0]
 800707a:	461c      	mov	r4, r3
 800707c:	4811      	ldr	r0, [pc, #68]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 800707e:	f7fa fda7 	bl	8001bd0 <I2C_ReceiveData>
 8007082:	4603      	mov	r3, r0
 8007084:	461a      	mov	r2, r3
 8007086:	4b26      	ldr	r3, [pc, #152]	; (8007120 <I2C1_EV_IRQHandler+0x2dc>)
 8007088:	551a      	strb	r2, [r3, r4]
			break;
 800708a:	e018      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			I2C_Cmd(I2C1, ENABLE);
 800708c:	2101      	movs	r1, #1
 800708e:	480d      	ldr	r0, [pc, #52]	; (80070c4 <I2C1_EV_IRQHandler+0x280>)
 8007090:	f7fa fcd0 	bl	8001a34 <I2C_Cmd>
			if(srcvhandlerI2C1)
 8007094:	4b23      	ldr	r3, [pc, #140]	; (8007124 <I2C1_EV_IRQHandler+0x2e0>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d00f      	beq.n	80070bc <I2C1_EV_IRQHandler+0x278>
				srcvhandlerI2C1(I2C1_slave_rcv_buf[1] + 3, I2C1_slave_rcv_buf);
 800709c:	4b21      	ldr	r3, [pc, #132]	; (8007124 <I2C1_EV_IRQHandler+0x2e0>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a1f      	ldr	r2, [pc, #124]	; (8007120 <I2C1_EV_IRQHandler+0x2dc>)
 80070a2:	7852      	ldrb	r2, [r2, #1]
 80070a4:	3203      	adds	r2, #3
 80070a6:	b2d2      	uxtb	r2, r2
 80070a8:	491d      	ldr	r1, [pc, #116]	; (8007120 <I2C1_EV_IRQHandler+0x2dc>)
 80070aa:	4610      	mov	r0, r2
 80070ac:	4798      	blx	r3
			break;
 80070ae:	e005      	b.n	80070bc <I2C1_EV_IRQHandler+0x278>
			break;
 80070b0:	bf00      	nop
 80070b2:	e004      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			break;
 80070b4:	bf00      	nop
 80070b6:	e002      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			break;
 80070b8:	bf00      	nop
 80070ba:	e000      	b.n	80070be <I2C1_EV_IRQHandler+0x27a>
			break;
 80070bc:	bf00      	nop

	}

}
 80070be:	bf00      	nop
 80070c0:	bd98      	pop	{r3, r4, r7, pc}
 80070c2:	bf00      	nop
 80070c4:	40005400 	.word	0x40005400
 80070c8:	00030040 	.word	0x00030040
 80070cc:	00020040 	.word	0x00020040
 80070d0:	00030001 	.word	0x00030001
 80070d4:	00030002 	.word	0x00030002
 80070d8:	00060084 	.word	0x00060084
 80070dc:	00060080 	.word	0x00060080
 80070e0:	00060082 	.word	0x00060082
 80070e4:	00070080 	.word	0x00070080
 80070e8:	00070082 	.word	0x00070082
 80070ec:	20000638 	.word	0x20000638
 80070f0:	20000644 	.word	0x20000644
 80070f4:	20000d9d 	.word	0x20000d9d
 80070f8:	2000084c 	.word	0x2000084c
 80070fc:	20000a5d 	.word	0x20000a5d
 8007100:	00070084 	.word	0x00070084
 8007104:	20000200 	.word	0x20000200
 8007108:	20000eac 	.word	0x20000eac
 800710c:	20000b90 	.word	0x20000b90
 8007110:	20000b98 	.word	0x20000b98
 8007114:	20000da0 	.word	0x20000da0
 8007118:	20000314 	.word	0x20000314
 800711c:	20000318 	.word	0x20000318
 8007120:	20000954 	.word	0x20000954
 8007124:	20000a60 	.word	0x20000a60

08007128 <I2C1_ER_IRQHandler>:
 * Function Remarks		: This interrupt handle the error event of I2C1.
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */
void I2C1_ER_IRQHandler(void){
 8007128:	b580      	push	{r7, lr}
 800712a:	af00      	add	r7, sp, #0

	if(I2C_GetLastEvent(I2C1)== I2C_EVENT_SLAVE_ACK_FAILURE)
 800712c:	4825      	ldr	r0, [pc, #148]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 800712e:	f7fa fdb1 	bl	8001c94 <I2C_GetLastEvent>
 8007132:	4603      	mov	r3, r0
 8007134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007138:	d104      	bne.n	8007144 <I2C1_ER_IRQHandler+0x1c>
		I2C_ClearFlag(I2C1, I2C_FLAG_AF);
 800713a:	4923      	ldr	r1, [pc, #140]	; (80071c8 <I2C1_ER_IRQHandler+0xa0>)
 800713c:	4821      	ldr	r0, [pc, #132]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 800713e:	f7fa fdfe 	bl	8001d3e <I2C_ClearFlag>
 8007142:	e02a      	b.n	800719a <I2C1_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C1, I2C_FLAG_OVR) == SET)
 8007144:	4921      	ldr	r1, [pc, #132]	; (80071cc <I2C1_ER_IRQHandler+0xa4>)
 8007146:	481f      	ldr	r0, [pc, #124]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 8007148:	f7fa fdc6 	bl	8001cd8 <I2C_GetFlagStatus>
 800714c:	4603      	mov	r3, r0
 800714e:	2b01      	cmp	r3, #1
 8007150:	d104      	bne.n	800715c <I2C1_ER_IRQHandler+0x34>
		I2C_ClearFlag(I2C1, I2C_FLAG_OVR);
 8007152:	491e      	ldr	r1, [pc, #120]	; (80071cc <I2C1_ER_IRQHandler+0xa4>)
 8007154:	481b      	ldr	r0, [pc, #108]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 8007156:	f7fa fdf2 	bl	8001d3e <I2C_ClearFlag>
 800715a:	e01e      	b.n	800719a <I2C1_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C1, I2C_FLAG_ARLO) == SET)
 800715c:	491c      	ldr	r1, [pc, #112]	; (80071d0 <I2C1_ER_IRQHandler+0xa8>)
 800715e:	4819      	ldr	r0, [pc, #100]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 8007160:	f7fa fdba 	bl	8001cd8 <I2C_GetFlagStatus>
 8007164:	4603      	mov	r3, r0
 8007166:	2b01      	cmp	r3, #1
 8007168:	d104      	bne.n	8007174 <I2C1_ER_IRQHandler+0x4c>
		I2C_ClearFlag(I2C1, I2C_FLAG_ARLO);
 800716a:	4919      	ldr	r1, [pc, #100]	; (80071d0 <I2C1_ER_IRQHandler+0xa8>)
 800716c:	4815      	ldr	r0, [pc, #84]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 800716e:	f7fa fde6 	bl	8001d3e <I2C_ClearFlag>
 8007172:	e012      	b.n	800719a <I2C1_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C1, I2C_FLAG_BERR) == SET)
 8007174:	4917      	ldr	r1, [pc, #92]	; (80071d4 <I2C1_ER_IRQHandler+0xac>)
 8007176:	4813      	ldr	r0, [pc, #76]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 8007178:	f7fa fdae 	bl	8001cd8 <I2C_GetFlagStatus>
 800717c:	4603      	mov	r3, r0
 800717e:	2b01      	cmp	r3, #1
 8007180:	d104      	bne.n	800718c <I2C1_ER_IRQHandler+0x64>
		I2C_ClearFlag(I2C1, I2C_FLAG_BERR);
 8007182:	4914      	ldr	r1, [pc, #80]	; (80071d4 <I2C1_ER_IRQHandler+0xac>)
 8007184:	480f      	ldr	r0, [pc, #60]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 8007186:	f7fa fdda 	bl	8001d3e <I2C_ClearFlag>
 800718a:	e006      	b.n	800719a <I2C1_ER_IRQHandler+0x72>
	else if (I2C1_Master_Flag == 1)
 800718c:	4b12      	ldr	r3, [pc, #72]	; (80071d8 <I2C1_ER_IRQHandler+0xb0>)
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	2b01      	cmp	r3, #1
 8007192:	d102      	bne.n	800719a <I2C1_ER_IRQHandler+0x72>
		I2C1ReInit();
 8007194:	480b      	ldr	r0, [pc, #44]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 8007196:	f7fa fb51 	bl	800183c <I2C_DeInit>
 800719a:	2101      	movs	r1, #1
 800719c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80071a0:	f7fa feac 	bl	8001efc <RCC_APB1PeriphClockCmd>
 80071a4:	2101      	movs	r1, #1
 80071a6:	2002      	movs	r0, #2
 80071a8:	f7fa fe88 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
 80071ac:	490b      	ldr	r1, [pc, #44]	; (80071dc <I2C1_ER_IRQHandler+0xb4>)
 80071ae:	4805      	ldr	r0, [pc, #20]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 80071b0:	f7fa fb7e 	bl	80018b0 <I2C_Init>
 80071b4:	2201      	movs	r2, #1
 80071b6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80071ba:	4802      	ldr	r0, [pc, #8]	; (80071c4 <I2C1_ER_IRQHandler+0x9c>)
 80071bc:	f7fa fd16 	bl	8001bec <I2C_ITConfig>

}
 80071c0:	bf00      	nop
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	40005400 	.word	0x40005400
 80071c8:	10000400 	.word	0x10000400
 80071cc:	10000800 	.word	0x10000800
 80071d0:	10000200 	.word	0x10000200
 80071d4:	10000100 	.word	0x10000100
 80071d8:	20000200 	.word	0x20000200
 80071dc:	20000a68 	.word	0x20000a68

080071e0 <I2C2_EV_IRQHandler>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */

void I2C2_EV_IRQHandler(void){
 80071e0:	b598      	push	{r3, r4, r7, lr}
 80071e2:	af00      	add	r7, sp, #0



	switch(I2C_GetLastEvent(I2C2)){
 80071e4:	489e      	ldr	r0, [pc, #632]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 80071e6:	f7fa fd55 	bl	8001c94 <I2C_GetLastEvent>
 80071ea:	4603      	mov	r3, r0
 80071ec:	4a9d      	ldr	r2, [pc, #628]	; (8007464 <I2C2_EV_IRQHandler+0x284>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	f000 8081 	beq.w	80072f6 <I2C2_EV_IRQHandler+0x116>
 80071f4:	4a9b      	ldr	r2, [pc, #620]	; (8007464 <I2C2_EV_IRQHandler+0x284>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d815      	bhi.n	8007226 <I2C2_EV_IRQHandler+0x46>
 80071fa:	4a9b      	ldr	r2, [pc, #620]	; (8007468 <I2C2_EV_IRQHandler+0x288>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	f000 8104 	beq.w	800740a <I2C2_EV_IRQHandler+0x22a>
 8007202:	4a99      	ldr	r2, [pc, #612]	; (8007468 <I2C2_EV_IRQHandler+0x288>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d807      	bhi.n	8007218 <I2C2_EV_IRQHandler+0x38>
 8007208:	2b10      	cmp	r3, #16
 800720a:	f000 810d 	beq.w	8007428 <I2C2_EV_IRQHandler+0x248>
 800720e:	f1b3 1f02 	cmp.w	r3, #131074	; 0x20002
 8007212:	f000 80f6 	beq.w	8007402 <I2C2_EV_IRQHandler+0x222>
				srcvhandlerI2C2(I2C2_slave_rcv_buf[1] + 3, I2C2_slave_rcv_buf);
			break;

/*****************************************************************************************************************/

		default: break;
 8007216:	e120      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C2)){
 8007218:	4a94      	ldr	r2, [pc, #592]	; (800746c <I2C2_EV_IRQHandler+0x28c>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d01a      	beq.n	8007254 <I2C2_EV_IRQHandler+0x74>
 800721e:	4a94      	ldr	r2, [pc, #592]	; (8007470 <I2C2_EV_IRQHandler+0x290>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d057      	beq.n	80072d4 <I2C2_EV_IRQHandler+0xf4>
		default: break;
 8007224:	e119      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C2)){
 8007226:	4a93      	ldr	r2, [pc, #588]	; (8007474 <I2C2_EV_IRQHandler+0x294>)
 8007228:	4293      	cmp	r3, r2
 800722a:	f000 80d6 	beq.w	80073da <I2C2_EV_IRQHandler+0x1fa>
 800722e:	4a91      	ldr	r2, [pc, #580]	; (8007474 <I2C2_EV_IRQHandler+0x294>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d808      	bhi.n	8007246 <I2C2_EV_IRQHandler+0x66>
 8007234:	4a90      	ldr	r2, [pc, #576]	; (8007478 <I2C2_EV_IRQHandler+0x298>)
 8007236:	4293      	cmp	r3, r2
 8007238:	f000 80cf 	beq.w	80073da <I2C2_EV_IRQHandler+0x1fa>
 800723c:	4a8f      	ldr	r2, [pc, #572]	; (800747c <I2C2_EV_IRQHandler+0x29c>)
 800723e:	4293      	cmp	r3, r2
 8007240:	f000 80b1 	beq.w	80073a6 <I2C2_EV_IRQHandler+0x1c6>
		default: break;
 8007244:	e109      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C2)){
 8007246:	4a8e      	ldr	r2, [pc, #568]	; (8007480 <I2C2_EV_IRQHandler+0x2a0>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d01f      	beq.n	800728c <I2C2_EV_IRQHandler+0xac>
 800724c:	4a8d      	ldr	r2, [pc, #564]	; (8007484 <I2C2_EV_IRQHandler+0x2a4>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d00b      	beq.n	800726a <I2C2_EV_IRQHandler+0x8a>
		default: break;
 8007252:	e102      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			I2C_Send7bitAddress(I2C2, I2C2slaveadress << 1, I2C2_direction);
 8007254:	4b8c      	ldr	r3, [pc, #560]	; (8007488 <I2C2_EV_IRQHandler+0x2a8>)
 8007256:	781b      	ldrb	r3, [r3, #0]
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	b2d9      	uxtb	r1, r3
 800725c:	4b8b      	ldr	r3, [pc, #556]	; (800748c <I2C2_EV_IRQHandler+0x2ac>)
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	461a      	mov	r2, r3
 8007262:	487f      	ldr	r0, [pc, #508]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 8007264:	f7fa fc46 	bl	8001af4 <I2C_Send7bitAddress>
			break;
 8007268:	e0f7      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			I2C2_Txlength = 0;
 800726a:	4b89      	ldr	r3, [pc, #548]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 800726c:	2200      	movs	r2, #0
 800726e:	701a      	strb	r2, [r3, #0]
			I2C_SendData(I2C2, I2C2_master_snd_buf[I2C2_Txlength++]);
 8007270:	4b87      	ldr	r3, [pc, #540]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 8007272:	781b      	ldrb	r3, [r3, #0]
 8007274:	1c5a      	adds	r2, r3, #1
 8007276:	b2d1      	uxtb	r1, r2
 8007278:	4a85      	ldr	r2, [pc, #532]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 800727a:	7011      	strb	r1, [r2, #0]
 800727c:	461a      	mov	r2, r3
 800727e:	4b85      	ldr	r3, [pc, #532]	; (8007494 <I2C2_EV_IRQHandler+0x2b4>)
 8007280:	5c9b      	ldrb	r3, [r3, r2]
 8007282:	4619      	mov	r1, r3
 8007284:	4876      	ldr	r0, [pc, #472]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 8007286:	f7fa fc93 	bl	8001bb0 <I2C_SendData>
			break;
 800728a:	e0e6      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			if(I2C2_Txlength ==  I2C2txlen){
 800728c:	4b80      	ldr	r3, [pc, #512]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 800728e:	781a      	ldrb	r2, [r3, #0]
 8007290:	4b81      	ldr	r3, [pc, #516]	; (8007498 <I2C2_EV_IRQHandler+0x2b8>)
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	429a      	cmp	r2, r3
 8007296:	d10f      	bne.n	80072b8 <I2C2_EV_IRQHandler+0xd8>
				while (!I2C_CheckEvent(I2C2, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8007298:	bf00      	nop
 800729a:	4980      	ldr	r1, [pc, #512]	; (800749c <I2C2_EV_IRQHandler+0x2bc>)
 800729c:	4870      	ldr	r0, [pc, #448]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 800729e:	f7fa fcc9 	bl	8001c34 <I2C_CheckEvent>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d0f8      	beq.n	800729a <I2C2_EV_IRQHandler+0xba>
				I2C_GenerateSTOP(I2C2, ENABLE);
 80072a8:	2101      	movs	r1, #1
 80072aa:	486d      	ldr	r0, [pc, #436]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 80072ac:	f7fa fc02 	bl	8001ab4 <I2C_GenerateSTOP>
				I2C2_Master_Flag = 0;
 80072b0:	4b7b      	ldr	r3, [pc, #492]	; (80074a0 <I2C2_EV_IRQHandler+0x2c0>)
 80072b2:	2200      	movs	r2, #0
 80072b4:	701a      	strb	r2, [r3, #0]
			break;
 80072b6:	e0d0      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
				I2C_SendData(I2C2, I2C2_master_snd_buf[I2C2_Txlength++]);
 80072b8:	4b75      	ldr	r3, [pc, #468]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	1c5a      	adds	r2, r3, #1
 80072be:	b2d1      	uxtb	r1, r2
 80072c0:	4a73      	ldr	r2, [pc, #460]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80072c2:	7011      	strb	r1, [r2, #0]
 80072c4:	461a      	mov	r2, r3
 80072c6:	4b73      	ldr	r3, [pc, #460]	; (8007494 <I2C2_EV_IRQHandler+0x2b4>)
 80072c8:	5c9b      	ldrb	r3, [r3, r2]
 80072ca:	4619      	mov	r1, r3
 80072cc:	4864      	ldr	r0, [pc, #400]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 80072ce:	f7fa fc6f 	bl	8001bb0 <I2C_SendData>
			break;
 80072d2:	e0c2      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			I2C2_Rxlength = 0;
 80072d4:	4b73      	ldr	r3, [pc, #460]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	701a      	strb	r2, [r3, #0]
			if(I2C2rxlen == 1){
 80072da:	4b73      	ldr	r3, [pc, #460]	; (80074a8 <I2C2_EV_IRQHandler+0x2c8>)
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	f040 80b4 	bne.w	800744c <I2C2_EV_IRQHandler+0x26c>
				I2C_AcknowledgeConfig(I2C2, DISABLE);
 80072e4:	2100      	movs	r1, #0
 80072e6:	485e      	ldr	r0, [pc, #376]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 80072e8:	f7fa fc22 	bl	8001b30 <I2C_AcknowledgeConfig>
				I2C_GenerateSTOP(I2C2, ENABLE);
 80072ec:	2101      	movs	r1, #1
 80072ee:	485c      	ldr	r0, [pc, #368]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 80072f0:	f7fa fbe0 	bl	8001ab4 <I2C_GenerateSTOP>
			break;
 80072f4:	e0aa      	b.n	800744c <I2C2_EV_IRQHandler+0x26c>
			if(I2C2rxlen == 1){
 80072f6:	4b6c      	ldr	r3, [pc, #432]	; (80074a8 <I2C2_EV_IRQHandler+0x2c8>)
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d11c      	bne.n	8007338 <I2C2_EV_IRQHandler+0x158>
				I2C2_master_rcv_buf[I2C2_Rxlength++] = I2C_ReceiveData(I2C2);
 80072fe:	4b69      	ldr	r3, [pc, #420]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	1c5a      	adds	r2, r3, #1
 8007304:	b2d1      	uxtb	r1, r2
 8007306:	4a67      	ldr	r2, [pc, #412]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 8007308:	7011      	strb	r1, [r2, #0]
 800730a:	461c      	mov	r4, r3
 800730c:	4854      	ldr	r0, [pc, #336]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 800730e:	f7fa fc5f 	bl	8001bd0 <I2C_ReceiveData>
 8007312:	4603      	mov	r3, r0
 8007314:	461a      	mov	r2, r3
 8007316:	4b65      	ldr	r3, [pc, #404]	; (80074ac <I2C2_EV_IRQHandler+0x2cc>)
 8007318:	551a      	strb	r2, [r3, r4]
				if(mrcvhandlerI2C2)
 800731a:	4b65      	ldr	r3, [pc, #404]	; (80074b0 <I2C2_EV_IRQHandler+0x2d0>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d006      	beq.n	8007330 <I2C2_EV_IRQHandler+0x150>
					mrcvhandlerI2C2(I2C2rxlen, I2C2_master_rcv_buf);
 8007322:	4b63      	ldr	r3, [pc, #396]	; (80074b0 <I2C2_EV_IRQHandler+0x2d0>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a60      	ldr	r2, [pc, #384]	; (80074a8 <I2C2_EV_IRQHandler+0x2c8>)
 8007328:	7812      	ldrb	r2, [r2, #0]
 800732a:	4960      	ldr	r1, [pc, #384]	; (80074ac <I2C2_EV_IRQHandler+0x2cc>)
 800732c:	4610      	mov	r0, r2
 800732e:	4798      	blx	r3
				I2C2_Master_Flag = 0;
 8007330:	4b5b      	ldr	r3, [pc, #364]	; (80074a0 <I2C2_EV_IRQHandler+0x2c0>)
 8007332:	2200      	movs	r2, #0
 8007334:	701a      	strb	r2, [r3, #0]
			break;
 8007336:	e08b      	b.n	8007450 <I2C2_EV_IRQHandler+0x270>
				I2C2_master_rcv_buf[I2C2_Rxlength++] = I2C_ReceiveData(I2C2);
 8007338:	4b5a      	ldr	r3, [pc, #360]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	b2d1      	uxtb	r1, r2
 8007340:	4a58      	ldr	r2, [pc, #352]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 8007342:	7011      	strb	r1, [r2, #0]
 8007344:	461c      	mov	r4, r3
 8007346:	4846      	ldr	r0, [pc, #280]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 8007348:	f7fa fc42 	bl	8001bd0 <I2C_ReceiveData>
 800734c:	4603      	mov	r3, r0
 800734e:	461a      	mov	r2, r3
 8007350:	4b56      	ldr	r3, [pc, #344]	; (80074ac <I2C2_EV_IRQHandler+0x2cc>)
 8007352:	551a      	strb	r2, [r3, r4]
				if (I2C2_Rxlength == (I2C2rxlen-1)){
 8007354:	4b53      	ldr	r3, [pc, #332]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 8007356:	781b      	ldrb	r3, [r3, #0]
 8007358:	461a      	mov	r2, r3
 800735a:	4b53      	ldr	r3, [pc, #332]	; (80074a8 <I2C2_EV_IRQHandler+0x2c8>)
 800735c:	781b      	ldrb	r3, [r3, #0]
 800735e:	3b01      	subs	r3, #1
 8007360:	429a      	cmp	r2, r3
 8007362:	d107      	bne.n	8007374 <I2C2_EV_IRQHandler+0x194>
					I2C_AcknowledgeConfig(I2C2, DISABLE);
 8007364:	2100      	movs	r1, #0
 8007366:	483e      	ldr	r0, [pc, #248]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 8007368:	f7fa fbe2 	bl	8001b30 <I2C_AcknowledgeConfig>
					I2C_GenerateSTOP(I2C2, ENABLE);
 800736c:	2101      	movs	r1, #1
 800736e:	483c      	ldr	r0, [pc, #240]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 8007370:	f7fa fba0 	bl	8001ab4 <I2C_GenerateSTOP>
				if(I2C2_Rxlength == (I2C2rxlen)){
 8007374:	4b4b      	ldr	r3, [pc, #300]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 8007376:	781a      	ldrb	r2, [r3, #0]
 8007378:	4b4b      	ldr	r3, [pc, #300]	; (80074a8 <I2C2_EV_IRQHandler+0x2c8>)
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	429a      	cmp	r2, r3
 800737e:	d167      	bne.n	8007450 <I2C2_EV_IRQHandler+0x270>
					I2C_AcknowledgeConfig(I2C2, ENABLE);
 8007380:	2101      	movs	r1, #1
 8007382:	4837      	ldr	r0, [pc, #220]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 8007384:	f7fa fbd4 	bl	8001b30 <I2C_AcknowledgeConfig>
					if(mrcvhandlerI2C2)
 8007388:	4b49      	ldr	r3, [pc, #292]	; (80074b0 <I2C2_EV_IRQHandler+0x2d0>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d006      	beq.n	800739e <I2C2_EV_IRQHandler+0x1be>
						mrcvhandlerI2C2(I2C2rxlen, I2C2_master_rcv_buf);
 8007390:	4b47      	ldr	r3, [pc, #284]	; (80074b0 <I2C2_EV_IRQHandler+0x2d0>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a44      	ldr	r2, [pc, #272]	; (80074a8 <I2C2_EV_IRQHandler+0x2c8>)
 8007396:	7812      	ldrb	r2, [r2, #0]
 8007398:	4944      	ldr	r1, [pc, #272]	; (80074ac <I2C2_EV_IRQHandler+0x2cc>)
 800739a:	4610      	mov	r0, r2
 800739c:	4798      	blx	r3
					I2C2_Master_Flag = 0;
 800739e:	4b40      	ldr	r3, [pc, #256]	; (80074a0 <I2C2_EV_IRQHandler+0x2c0>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	701a      	strb	r2, [r3, #0]
			break;
 80073a4:	e054      	b.n	8007450 <I2C2_EV_IRQHandler+0x270>
			I2C2_Txlength = 0;
 80073a6:	4b3a      	ldr	r3, [pc, #232]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	701a      	strb	r2, [r3, #0]
			if(stranshandlerI2C2)
 80073ac:	4b41      	ldr	r3, [pc, #260]	; (80074b4 <I2C2_EV_IRQHandler+0x2d4>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d004      	beq.n	80073be <I2C2_EV_IRQHandler+0x1de>
				stranshandlerI2C2(&I2C2txlen, I2C2_slave_snd_buf);
 80073b4:	4b3f      	ldr	r3, [pc, #252]	; (80074b4 <I2C2_EV_IRQHandler+0x2d4>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	493f      	ldr	r1, [pc, #252]	; (80074b8 <I2C2_EV_IRQHandler+0x2d8>)
 80073ba:	4837      	ldr	r0, [pc, #220]	; (8007498 <I2C2_EV_IRQHandler+0x2b8>)
 80073bc:	4798      	blx	r3
			I2C_SendData(I2C2, I2C2_slave_snd_buf[I2C2_Txlength++]);
 80073be:	4b34      	ldr	r3, [pc, #208]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	1c5a      	adds	r2, r3, #1
 80073c4:	b2d1      	uxtb	r1, r2
 80073c6:	4a32      	ldr	r2, [pc, #200]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80073c8:	7011      	strb	r1, [r2, #0]
 80073ca:	461a      	mov	r2, r3
 80073cc:	4b3a      	ldr	r3, [pc, #232]	; (80074b8 <I2C2_EV_IRQHandler+0x2d8>)
 80073ce:	5c9b      	ldrb	r3, [r3, r2]
 80073d0:	4619      	mov	r1, r3
 80073d2:	4823      	ldr	r0, [pc, #140]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 80073d4:	f7fa fbec 	bl	8001bb0 <I2C_SendData>
			break;
 80073d8:	e03f      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			if (I2C2_Txlength < I2C2txlen){
 80073da:	4b2d      	ldr	r3, [pc, #180]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80073dc:	781a      	ldrb	r2, [r3, #0]
 80073de:	4b2e      	ldr	r3, [pc, #184]	; (8007498 <I2C2_EV_IRQHandler+0x2b8>)
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d236      	bcs.n	8007454 <I2C2_EV_IRQHandler+0x274>
				I2C_SendData(I2C2, I2C2_slave_snd_buf[I2C2_Txlength++]);
 80073e6:	4b2a      	ldr	r3, [pc, #168]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	1c5a      	adds	r2, r3, #1
 80073ec:	b2d1      	uxtb	r1, r2
 80073ee:	4a28      	ldr	r2, [pc, #160]	; (8007490 <I2C2_EV_IRQHandler+0x2b0>)
 80073f0:	7011      	strb	r1, [r2, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	4b30      	ldr	r3, [pc, #192]	; (80074b8 <I2C2_EV_IRQHandler+0x2d8>)
 80073f6:	5c9b      	ldrb	r3, [r3, r2]
 80073f8:	4619      	mov	r1, r3
 80073fa:	4819      	ldr	r0, [pc, #100]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 80073fc:	f7fa fbd8 	bl	8001bb0 <I2C_SendData>
			break;
 8007400:	e028      	b.n	8007454 <I2C2_EV_IRQHandler+0x274>
			I2C2_Rxlength = 0;
 8007402:	4b28      	ldr	r3, [pc, #160]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 8007404:	2200      	movs	r2, #0
 8007406:	701a      	strb	r2, [r3, #0]
			break;
 8007408:	e027      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			I2C2_slave_rcv_buf[I2C2_Rxlength++] = I2C_ReceiveData(I2C2);
 800740a:	4b26      	ldr	r3, [pc, #152]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	1c5a      	adds	r2, r3, #1
 8007410:	b2d1      	uxtb	r1, r2
 8007412:	4a24      	ldr	r2, [pc, #144]	; (80074a4 <I2C2_EV_IRQHandler+0x2c4>)
 8007414:	7011      	strb	r1, [r2, #0]
 8007416:	461c      	mov	r4, r3
 8007418:	4811      	ldr	r0, [pc, #68]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 800741a:	f7fa fbd9 	bl	8001bd0 <I2C_ReceiveData>
 800741e:	4603      	mov	r3, r0
 8007420:	461a      	mov	r2, r3
 8007422:	4b26      	ldr	r3, [pc, #152]	; (80074bc <I2C2_EV_IRQHandler+0x2dc>)
 8007424:	551a      	strb	r2, [r3, r4]
			break;
 8007426:	e018      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			I2C_Cmd(I2C2, ENABLE);
 8007428:	2101      	movs	r1, #1
 800742a:	480d      	ldr	r0, [pc, #52]	; (8007460 <I2C2_EV_IRQHandler+0x280>)
 800742c:	f7fa fb02 	bl	8001a34 <I2C_Cmd>
			if(srcvhandlerI2C2)
 8007430:	4b23      	ldr	r3, [pc, #140]	; (80074c0 <I2C2_EV_IRQHandler+0x2e0>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00f      	beq.n	8007458 <I2C2_EV_IRQHandler+0x278>
				srcvhandlerI2C2(I2C2_slave_rcv_buf[1] + 3, I2C2_slave_rcv_buf);
 8007438:	4b21      	ldr	r3, [pc, #132]	; (80074c0 <I2C2_EV_IRQHandler+0x2e0>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a1f      	ldr	r2, [pc, #124]	; (80074bc <I2C2_EV_IRQHandler+0x2dc>)
 800743e:	7852      	ldrb	r2, [r2, #1]
 8007440:	3203      	adds	r2, #3
 8007442:	b2d2      	uxtb	r2, r2
 8007444:	491d      	ldr	r1, [pc, #116]	; (80074bc <I2C2_EV_IRQHandler+0x2dc>)
 8007446:	4610      	mov	r0, r2
 8007448:	4798      	blx	r3
			break;
 800744a:	e005      	b.n	8007458 <I2C2_EV_IRQHandler+0x278>
			break;
 800744c:	bf00      	nop
 800744e:	e004      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			break;
 8007450:	bf00      	nop
 8007452:	e002      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			break;
 8007454:	bf00      	nop
 8007456:	e000      	b.n	800745a <I2C2_EV_IRQHandler+0x27a>
			break;
 8007458:	bf00      	nop

	}



}
 800745a:	bf00      	nop
 800745c:	bd98      	pop	{r3, r4, r7, pc}
 800745e:	bf00      	nop
 8007460:	40005800 	.word	0x40005800
 8007464:	00030040 	.word	0x00030040
 8007468:	00020040 	.word	0x00020040
 800746c:	00030001 	.word	0x00030001
 8007470:	00030002 	.word	0x00030002
 8007474:	00060084 	.word	0x00060084
 8007478:	00060080 	.word	0x00060080
 800747c:	00060082 	.word	0x00060082
 8007480:	00070080 	.word	0x00070080
 8007484:	00070082 	.word	0x00070082
 8007488:	20000a7a 	.word	0x20000a7a
 800748c:	20000a79 	.word	0x20000a79
 8007490:	20000d9c 	.word	0x20000d9c
 8007494:	2000042c 	.word	0x2000042c
 8007498:	2000094c 	.word	0x2000094c
 800749c:	00070084 	.word	0x00070084
 80074a0:	20000c99 	.word	0x20000c99
 80074a4:	20000c98 	.word	0x20000c98
 80074a8:	20000421 	.word	0x20000421
 80074ac:	20000a90 	.word	0x20000a90
 80074b0:	20000a7c 	.word	0x20000a7c
 80074b4:	2000052c 	.word	0x2000052c
 80074b8:	20000c9c 	.word	0x20000c9c
 80074bc:	20000648 	.word	0x20000648
 80074c0:	20000da4 	.word	0x20000da4

080074c4 <I2C2_ER_IRQHandler>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */

void I2C2_ER_IRQHandler(void){
 80074c4:	b580      	push	{r7, lr}
 80074c6:	af00      	add	r7, sp, #0

	if(I2C_GetLastEvent(I2C2)== I2C_EVENT_SLAVE_ACK_FAILURE)
 80074c8:	4825      	ldr	r0, [pc, #148]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 80074ca:	f7fa fbe3 	bl	8001c94 <I2C_GetLastEvent>
 80074ce:	4603      	mov	r3, r0
 80074d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074d4:	d104      	bne.n	80074e0 <I2C2_ER_IRQHandler+0x1c>
		I2C_ClearFlag(I2C2, I2C_FLAG_AF);
 80074d6:	4923      	ldr	r1, [pc, #140]	; (8007564 <I2C2_ER_IRQHandler+0xa0>)
 80074d8:	4821      	ldr	r0, [pc, #132]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 80074da:	f7fa fc30 	bl	8001d3e <I2C_ClearFlag>
 80074de:	e02a      	b.n	8007536 <I2C2_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C2, I2C_FLAG_OVR) == SET)
 80074e0:	4921      	ldr	r1, [pc, #132]	; (8007568 <I2C2_ER_IRQHandler+0xa4>)
 80074e2:	481f      	ldr	r0, [pc, #124]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 80074e4:	f7fa fbf8 	bl	8001cd8 <I2C_GetFlagStatus>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d104      	bne.n	80074f8 <I2C2_ER_IRQHandler+0x34>
		I2C_ClearFlag(I2C2, I2C_FLAG_OVR);
 80074ee:	491e      	ldr	r1, [pc, #120]	; (8007568 <I2C2_ER_IRQHandler+0xa4>)
 80074f0:	481b      	ldr	r0, [pc, #108]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 80074f2:	f7fa fc24 	bl	8001d3e <I2C_ClearFlag>
 80074f6:	e01e      	b.n	8007536 <I2C2_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C2, I2C_FLAG_ARLO) == SET)
 80074f8:	491c      	ldr	r1, [pc, #112]	; (800756c <I2C2_ER_IRQHandler+0xa8>)
 80074fa:	4819      	ldr	r0, [pc, #100]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 80074fc:	f7fa fbec 	bl	8001cd8 <I2C_GetFlagStatus>
 8007500:	4603      	mov	r3, r0
 8007502:	2b01      	cmp	r3, #1
 8007504:	d104      	bne.n	8007510 <I2C2_ER_IRQHandler+0x4c>
		I2C_ClearFlag(I2C2, I2C_FLAG_ARLO);
 8007506:	4919      	ldr	r1, [pc, #100]	; (800756c <I2C2_ER_IRQHandler+0xa8>)
 8007508:	4815      	ldr	r0, [pc, #84]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 800750a:	f7fa fc18 	bl	8001d3e <I2C_ClearFlag>
 800750e:	e012      	b.n	8007536 <I2C2_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C2, I2C_FLAG_BERR) == SET)
 8007510:	4917      	ldr	r1, [pc, #92]	; (8007570 <I2C2_ER_IRQHandler+0xac>)
 8007512:	4813      	ldr	r0, [pc, #76]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 8007514:	f7fa fbe0 	bl	8001cd8 <I2C_GetFlagStatus>
 8007518:	4603      	mov	r3, r0
 800751a:	2b01      	cmp	r3, #1
 800751c:	d104      	bne.n	8007528 <I2C2_ER_IRQHandler+0x64>
		I2C_ClearFlag(I2C2, I2C_FLAG_BERR);
 800751e:	4914      	ldr	r1, [pc, #80]	; (8007570 <I2C2_ER_IRQHandler+0xac>)
 8007520:	480f      	ldr	r0, [pc, #60]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 8007522:	f7fa fc0c 	bl	8001d3e <I2C_ClearFlag>
 8007526:	e006      	b.n	8007536 <I2C2_ER_IRQHandler+0x72>
	else if (I2C2_Master_Flag == 1)
 8007528:	4b12      	ldr	r3, [pc, #72]	; (8007574 <I2C2_ER_IRQHandler+0xb0>)
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	2b01      	cmp	r3, #1
 800752e:	d102      	bne.n	8007536 <I2C2_ER_IRQHandler+0x72>
		I2C2ReInit();
 8007530:	480b      	ldr	r0, [pc, #44]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 8007532:	f7fa f983 	bl	800183c <I2C_DeInit>
 8007536:	2101      	movs	r1, #1
 8007538:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800753c:	f7fa fcde 	bl	8001efc <RCC_APB1PeriphClockCmd>
 8007540:	2101      	movs	r1, #1
 8007542:	2002      	movs	r0, #2
 8007544:	f7fa fcba 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
 8007548:	490b      	ldr	r1, [pc, #44]	; (8007578 <I2C2_ER_IRQHandler+0xb4>)
 800754a:	4805      	ldr	r0, [pc, #20]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 800754c:	f7fa f9b0 	bl	80018b0 <I2C_Init>
 8007550:	2201      	movs	r2, #1
 8007552:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8007556:	4802      	ldr	r0, [pc, #8]	; (8007560 <I2C2_ER_IRQHandler+0x9c>)
 8007558:	f7fa fb48 	bl	8001bec <I2C_ITConfig>

}
 800755c:	bf00      	nop
 800755e:	bd80      	pop	{r7, pc}
 8007560:	40005800 	.word	0x40005800
 8007564:	10000400 	.word	0x10000400
 8007568:	10000800 	.word	0x10000800
 800756c:	10000200 	.word	0x10000200
 8007570:	10000100 	.word	0x10000100
 8007574:	20000c99 	.word	0x20000c99
 8007578:	20000a80 	.word	0x20000a80

0800757c <I2C3Init>:
 * 						  st			callback function for slave transmit
 * Function Return		: None
 * Function Example		: I2C3Init (main_board_1, CLOCK_SPEED_400KHz, slave_rcv, mas_rcv, slave_trans);
 */

void I2C3Init (uint8_t OwnAdress,uint32_t ClockSpeed,i2c_rcv_handler rh,i2c_rcv_handler mh, i2c_trans_handler st){
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	60b9      	str	r1, [r7, #8]
 8007584:	607a      	str	r2, [r7, #4]
 8007586:	603b      	str	r3, [r7, #0]
 8007588:	4603      	mov	r3, r0
 800758a:	73fb      	strb	r3, [r7, #15]

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C3, ENABLE);
 800758c:	2101      	movs	r1, #1
 800758e:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8007592:	f7fa fcb3 	bl	8001efc <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8007596:	2101      	movs	r1, #1
 8007598:	2001      	movs	r0, #1
 800759a:	f7fa fc8f 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800759e:	2101      	movs	r1, #1
 80075a0:	2004      	movs	r0, #4
 80075a2:	f7fa fc8b 	bl	8001ebc <RCC_AHB1PeriphClockCmd>

	I2C3_GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 80075a6:	4b45      	ldr	r3, [pc, #276]	; (80076bc <I2C3Init+0x140>)
 80075a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075ac:	601a      	str	r2, [r3, #0]
	I2C3_GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80075ae:	4b43      	ldr	r3, [pc, #268]	; (80076bc <I2C3Init+0x140>)
 80075b0:	2202      	movs	r2, #2
 80075b2:	711a      	strb	r2, [r3, #4]
	I2C3_GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80075b4:	4b41      	ldr	r3, [pc, #260]	; (80076bc <I2C3Init+0x140>)
 80075b6:	2202      	movs	r2, #2
 80075b8:	715a      	strb	r2, [r3, #5]
	I2C3_GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 80075ba:	4b40      	ldr	r3, [pc, #256]	; (80076bc <I2C3Init+0x140>)
 80075bc:	2201      	movs	r2, #1
 80075be:	719a      	strb	r2, [r3, #6]
	I2C3_GPIO_InitStructure.GPIO_PuPd =  GPIO_PuPd_UP;
 80075c0:	4b3e      	ldr	r3, [pc, #248]	; (80076bc <I2C3Init+0x140>)
 80075c2:	2201      	movs	r2, #1
 80075c4:	71da      	strb	r2, [r3, #7]
	GPIO_Init(GPIOA, &I2C3_GPIO_InitStructure);
 80075c6:	493d      	ldr	r1, [pc, #244]	; (80076bc <I2C3Init+0x140>)
 80075c8:	483d      	ldr	r0, [pc, #244]	; (80076c0 <I2C3Init+0x144>)
 80075ca:	f7fa f81f 	bl	800160c <GPIO_Init>

	I2C3_GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80075ce:	4b3b      	ldr	r3, [pc, #236]	; (80076bc <I2C3Init+0x140>)
 80075d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075d4:	601a      	str	r2, [r3, #0]
	GPIO_Init(GPIOC, &I2C3_GPIO_InitStructure);
 80075d6:	4939      	ldr	r1, [pc, #228]	; (80076bc <I2C3Init+0x140>)
 80075d8:	483a      	ldr	r0, [pc, #232]	; (80076c4 <I2C3Init+0x148>)
 80075da:	f7fa f817 	bl	800160c <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource8, GPIO_AF_I2C3);
 80075de:	2204      	movs	r2, #4
 80075e0:	2108      	movs	r1, #8
 80075e2:	4837      	ldr	r0, [pc, #220]	; (80076c0 <I2C3Init+0x144>)
 80075e4:	f7fa f8e1 	bl	80017aa <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_I2C3);
 80075e8:	2204      	movs	r2, #4
 80075ea:	2109      	movs	r1, #9
 80075ec:	4835      	ldr	r0, [pc, #212]	; (80076c4 <I2C3Init+0x148>)
 80075ee:	f7fa f8dc 	bl	80017aa <GPIO_PinAFConfig>

	I2C3_InitStructure.I2C_ClockSpeed = ClockSpeed;
 80075f2:	4a35      	ldr	r2, [pc, #212]	; (80076c8 <I2C3Init+0x14c>)
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	6013      	str	r3, [r2, #0]
	I2C3_InitStructure.I2C_Mode = I2C_Mode_I2C;
 80075f8:	4b33      	ldr	r3, [pc, #204]	; (80076c8 <I2C3Init+0x14c>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	809a      	strh	r2, [r3, #4]
	I2C3_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 80075fe:	4b32      	ldr	r3, [pc, #200]	; (80076c8 <I2C3Init+0x14c>)
 8007600:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8007604:	80da      	strh	r2, [r3, #6]
	I2C3_InitStructure.I2C_OwnAddress1 = OwnAdress<<1;
 8007606:	7bfb      	ldrb	r3, [r7, #15]
 8007608:	b29b      	uxth	r3, r3
 800760a:	005b      	lsls	r3, r3, #1
 800760c:	b29a      	uxth	r2, r3
 800760e:	4b2e      	ldr	r3, [pc, #184]	; (80076c8 <I2C3Init+0x14c>)
 8007610:	811a      	strh	r2, [r3, #8]
	I2C3_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8007612:	4b2d      	ldr	r3, [pc, #180]	; (80076c8 <I2C3Init+0x14c>)
 8007614:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007618:	815a      	strh	r2, [r3, #10]
	I2C3_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800761a:	4b2b      	ldr	r3, [pc, #172]	; (80076c8 <I2C3Init+0x14c>)
 800761c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007620:	819a      	strh	r2, [r3, #12]
	I2C_Init(I2C3, &I2C3_InitStructure);
 8007622:	4929      	ldr	r1, [pc, #164]	; (80076c8 <I2C3Init+0x14c>)
 8007624:	4829      	ldr	r0, [pc, #164]	; (80076cc <I2C3Init+0x150>)
 8007626:	f7fa f943 	bl	80018b0 <I2C_Init>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800762a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800762e:	f7f9 f9e5 	bl	80009fc <NVIC_PriorityGroupConfig>

	I2C3_NVIC_InitStructure.NVIC_IRQChannel = I2C3_EV_IRQn;
 8007632:	4b27      	ldr	r3, [pc, #156]	; (80076d0 <I2C3Init+0x154>)
 8007634:	2248      	movs	r2, #72	; 0x48
 8007636:	701a      	strb	r2, [r3, #0]
	I2C3_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8007638:	4b25      	ldr	r3, [pc, #148]	; (80076d0 <I2C3Init+0x154>)
 800763a:	2200      	movs	r2, #0
 800763c:	705a      	strb	r2, [r3, #1]
	I2C3_NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 800763e:	4b24      	ldr	r3, [pc, #144]	; (80076d0 <I2C3Init+0x154>)
 8007640:	2203      	movs	r2, #3
 8007642:	709a      	strb	r2, [r3, #2]
	I2C3_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8007644:	4b22      	ldr	r3, [pc, #136]	; (80076d0 <I2C3Init+0x154>)
 8007646:	2201      	movs	r2, #1
 8007648:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&I2C3_NVIC_InitStructure);
 800764a:	4821      	ldr	r0, [pc, #132]	; (80076d0 <I2C3Init+0x154>)
 800764c:	f7f9 f9ea 	bl	8000a24 <NVIC_Init>

	I2C3_NVIC_InitStructure.NVIC_IRQChannel = I2C3_ER_IRQn;
 8007650:	4b1f      	ldr	r3, [pc, #124]	; (80076d0 <I2C3Init+0x154>)
 8007652:	2249      	movs	r2, #73	; 0x49
 8007654:	701a      	strb	r2, [r3, #0]
	I2C3_NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8007656:	4b1e      	ldr	r3, [pc, #120]	; (80076d0 <I2C3Init+0x154>)
 8007658:	2200      	movs	r2, #0
 800765a:	705a      	strb	r2, [r3, #1]
	I2C3_NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 800765c:	4b1c      	ldr	r3, [pc, #112]	; (80076d0 <I2C3Init+0x154>)
 800765e:	2202      	movs	r2, #2
 8007660:	709a      	strb	r2, [r3, #2]
	I2C3_NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8007662:	4b1b      	ldr	r3, [pc, #108]	; (80076d0 <I2C3Init+0x154>)
 8007664:	2201      	movs	r2, #1
 8007666:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&I2C3_NVIC_InitStructure);
 8007668:	4819      	ldr	r0, [pc, #100]	; (80076d0 <I2C3Init+0x154>)
 800766a:	f7f9 f9db 	bl	8000a24 <NVIC_Init>

	I2C_ITConfig(I2C3, I2C_IT_EVT, ENABLE);
 800766e:	2201      	movs	r2, #1
 8007670:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007674:	4815      	ldr	r0, [pc, #84]	; (80076cc <I2C3Init+0x150>)
 8007676:	f7fa fab9 	bl	8001bec <I2C_ITConfig>
    I2C_ITConfig(I2C3, I2C_IT_ERR, ENABLE);
 800767a:	2201      	movs	r2, #1
 800767c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007680:	4812      	ldr	r0, [pc, #72]	; (80076cc <I2C3Init+0x150>)
 8007682:	f7fa fab3 	bl	8001bec <I2C_ITConfig>
    I2C_ITConfig(I2C3, I2C_IT_BUF, ENABLE);
 8007686:	2201      	movs	r2, #1
 8007688:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800768c:	480f      	ldr	r0, [pc, #60]	; (80076cc <I2C3Init+0x150>)
 800768e:	f7fa faad 	bl	8001bec <I2C_ITConfig>

    srcvhandlerI2C3 = rh;
 8007692:	4a10      	ldr	r2, [pc, #64]	; (80076d4 <I2C3Init+0x158>)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6013      	str	r3, [r2, #0]
  	mrcvhandlerI2C3 = mh;
 8007698:	4a0f      	ldr	r2, [pc, #60]	; (80076d8 <I2C3Init+0x15c>)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	6013      	str	r3, [r2, #0]
  	stranshandlerI2C3 = st;
 800769e:	4a0f      	ldr	r2, [pc, #60]	; (80076dc <I2C3Init+0x160>)
 80076a0:	69bb      	ldr	r3, [r7, #24]
 80076a2:	6013      	str	r3, [r2, #0]

    I2C_StretchClockCmd(I2C3, ENABLE);
 80076a4:	2101      	movs	r1, #1
 80076a6:	4809      	ldr	r0, [pc, #36]	; (80076cc <I2C3Init+0x150>)
 80076a8:	f7fa fa62 	bl	8001b70 <I2C_StretchClockCmd>
	I2C_Cmd(I2C3, ENABLE);
 80076ac:	2101      	movs	r1, #1
 80076ae:	4807      	ldr	r0, [pc, #28]	; (80076cc <I2C3Init+0x150>)
 80076b0:	f7fa f9c0 	bl	8001a34 <I2C_Cmd>

}
 80076b4:	bf00      	nop
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	2000063c 	.word	0x2000063c
 80076c0:	40020000 	.word	0x40020000
 80076c4:	40020800 	.word	0x40020800
 80076c8:	20000204 	.word	0x20000204
 80076cc:	40005c00 	.word	0x40005c00
 80076d0:	2000041c 	.word	0x2000041c
 80076d4:	20000530 	.word	0x20000530
 80076d8:	20000634 	.word	0x20000634
 80076dc:	20000b94 	.word	0x20000b94

080076e0 <I2C3_EV_IRQHandler>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */

void I2C3_EV_IRQHandler(void){
 80076e0:	b598      	push	{r3, r4, r7, lr}
 80076e2:	af00      	add	r7, sp, #0



	switch(I2C_GetLastEvent(I2C3)){
 80076e4:	489e      	ldr	r0, [pc, #632]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 80076e6:	f7fa fad5 	bl	8001c94 <I2C_GetLastEvent>
 80076ea:	4603      	mov	r3, r0
 80076ec:	4a9d      	ldr	r2, [pc, #628]	; (8007964 <I2C3_EV_IRQHandler+0x284>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	f000 8081 	beq.w	80077f6 <I2C3_EV_IRQHandler+0x116>
 80076f4:	4a9b      	ldr	r2, [pc, #620]	; (8007964 <I2C3_EV_IRQHandler+0x284>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d815      	bhi.n	8007726 <I2C3_EV_IRQHandler+0x46>
 80076fa:	4a9b      	ldr	r2, [pc, #620]	; (8007968 <I2C3_EV_IRQHandler+0x288>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	f000 8104 	beq.w	800790a <I2C3_EV_IRQHandler+0x22a>
 8007702:	4a99      	ldr	r2, [pc, #612]	; (8007968 <I2C3_EV_IRQHandler+0x288>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d807      	bhi.n	8007718 <I2C3_EV_IRQHandler+0x38>
 8007708:	2b10      	cmp	r3, #16
 800770a:	f000 810d 	beq.w	8007928 <I2C3_EV_IRQHandler+0x248>
 800770e:	f1b3 1f02 	cmp.w	r3, #131074	; 0x20002
 8007712:	f000 80f6 	beq.w	8007902 <I2C3_EV_IRQHandler+0x222>
				srcvhandlerI2C3(I2C3_slave_rcv_buf[1] + 3, I2C3_slave_rcv_buf);
			break;

/*****************************************************************************************************************/

		default: break;
 8007716:	e120      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C3)){
 8007718:	4a94      	ldr	r2, [pc, #592]	; (800796c <I2C3_EV_IRQHandler+0x28c>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d01a      	beq.n	8007754 <I2C3_EV_IRQHandler+0x74>
 800771e:	4a94      	ldr	r2, [pc, #592]	; (8007970 <I2C3_EV_IRQHandler+0x290>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d057      	beq.n	80077d4 <I2C3_EV_IRQHandler+0xf4>
		default: break;
 8007724:	e119      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C3)){
 8007726:	4a93      	ldr	r2, [pc, #588]	; (8007974 <I2C3_EV_IRQHandler+0x294>)
 8007728:	4293      	cmp	r3, r2
 800772a:	f000 80d6 	beq.w	80078da <I2C3_EV_IRQHandler+0x1fa>
 800772e:	4a91      	ldr	r2, [pc, #580]	; (8007974 <I2C3_EV_IRQHandler+0x294>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d808      	bhi.n	8007746 <I2C3_EV_IRQHandler+0x66>
 8007734:	4a90      	ldr	r2, [pc, #576]	; (8007978 <I2C3_EV_IRQHandler+0x298>)
 8007736:	4293      	cmp	r3, r2
 8007738:	f000 80cf 	beq.w	80078da <I2C3_EV_IRQHandler+0x1fa>
 800773c:	4a8f      	ldr	r2, [pc, #572]	; (800797c <I2C3_EV_IRQHandler+0x29c>)
 800773e:	4293      	cmp	r3, r2
 8007740:	f000 80b1 	beq.w	80078a6 <I2C3_EV_IRQHandler+0x1c6>
		default: break;
 8007744:	e109      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
	switch(I2C_GetLastEvent(I2C3)){
 8007746:	4a8e      	ldr	r2, [pc, #568]	; (8007980 <I2C3_EV_IRQHandler+0x2a0>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d01f      	beq.n	800778c <I2C3_EV_IRQHandler+0xac>
 800774c:	4a8d      	ldr	r2, [pc, #564]	; (8007984 <I2C3_EV_IRQHandler+0x2a4>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d00b      	beq.n	800776a <I2C3_EV_IRQHandler+0x8a>
		default: break;
 8007752:	e102      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			I2C_Send7bitAddress(I2C3, I2C3slaveadress << 1, I2C3_direction);
 8007754:	4b8c      	ldr	r3, [pc, #560]	; (8007988 <I2C3_EV_IRQHandler+0x2a8>)
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	005b      	lsls	r3, r3, #1
 800775a:	b2d9      	uxtb	r1, r3
 800775c:	4b8b      	ldr	r3, [pc, #556]	; (800798c <I2C3_EV_IRQHandler+0x2ac>)
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	461a      	mov	r2, r3
 8007762:	487f      	ldr	r0, [pc, #508]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 8007764:	f7fa f9c6 	bl	8001af4 <I2C_Send7bitAddress>
			break;
 8007768:	e0f7      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			I2C3_Txlength = 0;
 800776a:	4b89      	ldr	r3, [pc, #548]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 800776c:	2200      	movs	r2, #0
 800776e:	701a      	strb	r2, [r3, #0]
			I2C_SendData(I2C3, I2C3_master_snd_buf[I2C3_Txlength++]);
 8007770:	4b87      	ldr	r3, [pc, #540]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	1c5a      	adds	r2, r3, #1
 8007776:	b2d1      	uxtb	r1, r2
 8007778:	4a85      	ldr	r2, [pc, #532]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 800777a:	7011      	strb	r1, [r2, #0]
 800777c:	461a      	mov	r2, r3
 800777e:	4b85      	ldr	r3, [pc, #532]	; (8007994 <I2C3_EV_IRQHandler+0x2b4>)
 8007780:	5c9b      	ldrb	r3, [r3, r2]
 8007782:	4619      	mov	r1, r3
 8007784:	4876      	ldr	r0, [pc, #472]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 8007786:	f7fa fa13 	bl	8001bb0 <I2C_SendData>
			break;
 800778a:	e0e6      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			if(I2C3_Txlength ==  I2C3txlen){
 800778c:	4b80      	ldr	r3, [pc, #512]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 800778e:	781a      	ldrb	r2, [r3, #0]
 8007790:	4b81      	ldr	r3, [pc, #516]	; (8007998 <I2C3_EV_IRQHandler+0x2b8>)
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	429a      	cmp	r2, r3
 8007796:	d10f      	bne.n	80077b8 <I2C3_EV_IRQHandler+0xd8>
				while (!I2C_CheckEvent(I2C3, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8007798:	bf00      	nop
 800779a:	4980      	ldr	r1, [pc, #512]	; (800799c <I2C3_EV_IRQHandler+0x2bc>)
 800779c:	4870      	ldr	r0, [pc, #448]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 800779e:	f7fa fa49 	bl	8001c34 <I2C_CheckEvent>
 80077a2:	4603      	mov	r3, r0
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d0f8      	beq.n	800779a <I2C3_EV_IRQHandler+0xba>
				I2C_GenerateSTOP(I2C3, ENABLE);
 80077a8:	2101      	movs	r1, #1
 80077aa:	486d      	ldr	r0, [pc, #436]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 80077ac:	f7fa f982 	bl	8001ab4 <I2C_GenerateSTOP>
				I2C3_Master_Flag = 0;
 80077b0:	4b7b      	ldr	r3, [pc, #492]	; (80079a0 <I2C3_EV_IRQHandler+0x2c0>)
 80077b2:	2200      	movs	r2, #0
 80077b4:	701a      	strb	r2, [r3, #0]
			break;
 80077b6:	e0d0      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
				I2C_SendData(I2C3, I2C3_master_snd_buf[I2C3_Txlength++]);
 80077b8:	4b75      	ldr	r3, [pc, #468]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	1c5a      	adds	r2, r3, #1
 80077be:	b2d1      	uxtb	r1, r2
 80077c0:	4a73      	ldr	r2, [pc, #460]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80077c2:	7011      	strb	r1, [r2, #0]
 80077c4:	461a      	mov	r2, r3
 80077c6:	4b73      	ldr	r3, [pc, #460]	; (8007994 <I2C3_EV_IRQHandler+0x2b4>)
 80077c8:	5c9b      	ldrb	r3, [r3, r2]
 80077ca:	4619      	mov	r1, r3
 80077cc:	4864      	ldr	r0, [pc, #400]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 80077ce:	f7fa f9ef 	bl	8001bb0 <I2C_SendData>
			break;
 80077d2:	e0c2      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			I2C3_Rxlength = 0;
 80077d4:	4b73      	ldr	r3, [pc, #460]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 80077d6:	2200      	movs	r2, #0
 80077d8:	701a      	strb	r2, [r3, #0]
			if(I2C3rxlen == 1){
 80077da:	4b73      	ldr	r3, [pc, #460]	; (80079a8 <I2C3_EV_IRQHandler+0x2c8>)
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	f040 80b4 	bne.w	800794c <I2C3_EV_IRQHandler+0x26c>
				I2C_AcknowledgeConfig(I2C3, DISABLE);
 80077e4:	2100      	movs	r1, #0
 80077e6:	485e      	ldr	r0, [pc, #376]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 80077e8:	f7fa f9a2 	bl	8001b30 <I2C_AcknowledgeConfig>
				I2C_GenerateSTOP(I2C3, ENABLE);
 80077ec:	2101      	movs	r1, #1
 80077ee:	485c      	ldr	r0, [pc, #368]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 80077f0:	f7fa f960 	bl	8001ab4 <I2C_GenerateSTOP>
			break;
 80077f4:	e0aa      	b.n	800794c <I2C3_EV_IRQHandler+0x26c>
			if(I2C3rxlen == 1){
 80077f6:	4b6c      	ldr	r3, [pc, #432]	; (80079a8 <I2C3_EV_IRQHandler+0x2c8>)
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d11c      	bne.n	8007838 <I2C3_EV_IRQHandler+0x158>
				I2C3_master_rcv_buf[I2C3_Rxlength++] = I2C_ReceiveData(I2C3);
 80077fe:	4b69      	ldr	r3, [pc, #420]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	b2d1      	uxtb	r1, r2
 8007806:	4a67      	ldr	r2, [pc, #412]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 8007808:	7011      	strb	r1, [r2, #0]
 800780a:	461c      	mov	r4, r3
 800780c:	4854      	ldr	r0, [pc, #336]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 800780e:	f7fa f9df 	bl	8001bd0 <I2C_ReceiveData>
 8007812:	4603      	mov	r3, r0
 8007814:	461a      	mov	r2, r3
 8007816:	4b65      	ldr	r3, [pc, #404]	; (80079ac <I2C3_EV_IRQHandler+0x2cc>)
 8007818:	551a      	strb	r2, [r3, r4]
				if(mrcvhandlerI2C3)
 800781a:	4b65      	ldr	r3, [pc, #404]	; (80079b0 <I2C3_EV_IRQHandler+0x2d0>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d006      	beq.n	8007830 <I2C3_EV_IRQHandler+0x150>
					mrcvhandlerI2C3(I2C3rxlen, I2C3_master_rcv_buf);
 8007822:	4b63      	ldr	r3, [pc, #396]	; (80079b0 <I2C3_EV_IRQHandler+0x2d0>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a60      	ldr	r2, [pc, #384]	; (80079a8 <I2C3_EV_IRQHandler+0x2c8>)
 8007828:	7812      	ldrb	r2, [r2, #0]
 800782a:	4960      	ldr	r1, [pc, #384]	; (80079ac <I2C3_EV_IRQHandler+0x2cc>)
 800782c:	4610      	mov	r0, r2
 800782e:	4798      	blx	r3
				I2C3_Master_Flag = 0;
 8007830:	4b5b      	ldr	r3, [pc, #364]	; (80079a0 <I2C3_EV_IRQHandler+0x2c0>)
 8007832:	2200      	movs	r2, #0
 8007834:	701a      	strb	r2, [r3, #0]
			break;
 8007836:	e08b      	b.n	8007950 <I2C3_EV_IRQHandler+0x270>
				I2C3_master_rcv_buf[I2C3_Rxlength++] = I2C_ReceiveData(I2C3);
 8007838:	4b5a      	ldr	r3, [pc, #360]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	1c5a      	adds	r2, r3, #1
 800783e:	b2d1      	uxtb	r1, r2
 8007840:	4a58      	ldr	r2, [pc, #352]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 8007842:	7011      	strb	r1, [r2, #0]
 8007844:	461c      	mov	r4, r3
 8007846:	4846      	ldr	r0, [pc, #280]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 8007848:	f7fa f9c2 	bl	8001bd0 <I2C_ReceiveData>
 800784c:	4603      	mov	r3, r0
 800784e:	461a      	mov	r2, r3
 8007850:	4b56      	ldr	r3, [pc, #344]	; (80079ac <I2C3_EV_IRQHandler+0x2cc>)
 8007852:	551a      	strb	r2, [r3, r4]
				if (I2C3_Rxlength == (I2C3rxlen-1)){
 8007854:	4b53      	ldr	r3, [pc, #332]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	461a      	mov	r2, r3
 800785a:	4b53      	ldr	r3, [pc, #332]	; (80079a8 <I2C3_EV_IRQHandler+0x2c8>)
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	3b01      	subs	r3, #1
 8007860:	429a      	cmp	r2, r3
 8007862:	d107      	bne.n	8007874 <I2C3_EV_IRQHandler+0x194>
					I2C_AcknowledgeConfig(I2C3, DISABLE);
 8007864:	2100      	movs	r1, #0
 8007866:	483e      	ldr	r0, [pc, #248]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 8007868:	f7fa f962 	bl	8001b30 <I2C_AcknowledgeConfig>
					I2C_GenerateSTOP(I2C3, ENABLE);
 800786c:	2101      	movs	r1, #1
 800786e:	483c      	ldr	r0, [pc, #240]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 8007870:	f7fa f920 	bl	8001ab4 <I2C_GenerateSTOP>
				if(I2C3_Rxlength == (I2C3rxlen)){
 8007874:	4b4b      	ldr	r3, [pc, #300]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 8007876:	781a      	ldrb	r2, [r3, #0]
 8007878:	4b4b      	ldr	r3, [pc, #300]	; (80079a8 <I2C3_EV_IRQHandler+0x2c8>)
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	429a      	cmp	r2, r3
 800787e:	d167      	bne.n	8007950 <I2C3_EV_IRQHandler+0x270>
					I2C_AcknowledgeConfig(I2C3, ENABLE);
 8007880:	2101      	movs	r1, #1
 8007882:	4837      	ldr	r0, [pc, #220]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 8007884:	f7fa f954 	bl	8001b30 <I2C_AcknowledgeConfig>
					if(mrcvhandlerI2C3)
 8007888:	4b49      	ldr	r3, [pc, #292]	; (80079b0 <I2C3_EV_IRQHandler+0x2d0>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d006      	beq.n	800789e <I2C3_EV_IRQHandler+0x1be>
						mrcvhandlerI2C3(I2C3rxlen, I2C3_master_rcv_buf);
 8007890:	4b47      	ldr	r3, [pc, #284]	; (80079b0 <I2C3_EV_IRQHandler+0x2d0>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a44      	ldr	r2, [pc, #272]	; (80079a8 <I2C3_EV_IRQHandler+0x2c8>)
 8007896:	7812      	ldrb	r2, [r2, #0]
 8007898:	4944      	ldr	r1, [pc, #272]	; (80079ac <I2C3_EV_IRQHandler+0x2cc>)
 800789a:	4610      	mov	r0, r2
 800789c:	4798      	blx	r3
					I2C3_Master_Flag = 0;
 800789e:	4b40      	ldr	r3, [pc, #256]	; (80079a0 <I2C3_EV_IRQHandler+0x2c0>)
 80078a0:	2200      	movs	r2, #0
 80078a2:	701a      	strb	r2, [r3, #0]
			break;
 80078a4:	e054      	b.n	8007950 <I2C3_EV_IRQHandler+0x270>
			I2C3_Txlength = 0;
 80078a6:	4b3a      	ldr	r3, [pc, #232]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80078a8:	2200      	movs	r2, #0
 80078aa:	701a      	strb	r2, [r3, #0]
			if(stranshandlerI2C3)
 80078ac:	4b41      	ldr	r3, [pc, #260]	; (80079b4 <I2C3_EV_IRQHandler+0x2d4>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d004      	beq.n	80078be <I2C3_EV_IRQHandler+0x1de>
				stranshandlerI2C3(&I2C3txlen, I2C3_slave_snd_buf);
 80078b4:	4b3f      	ldr	r3, [pc, #252]	; (80079b4 <I2C3_EV_IRQHandler+0x2d4>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	493f      	ldr	r1, [pc, #252]	; (80079b8 <I2C3_EV_IRQHandler+0x2d8>)
 80078ba:	4837      	ldr	r0, [pc, #220]	; (8007998 <I2C3_EV_IRQHandler+0x2b8>)
 80078bc:	4798      	blx	r3
			I2C_SendData(I2C3, I2C3_slave_snd_buf[I2C3_Txlength++]);
 80078be:	4b34      	ldr	r3, [pc, #208]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	1c5a      	adds	r2, r3, #1
 80078c4:	b2d1      	uxtb	r1, r2
 80078c6:	4a32      	ldr	r2, [pc, #200]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80078c8:	7011      	strb	r1, [r2, #0]
 80078ca:	461a      	mov	r2, r3
 80078cc:	4b3a      	ldr	r3, [pc, #232]	; (80079b8 <I2C3_EV_IRQHandler+0x2d8>)
 80078ce:	5c9b      	ldrb	r3, [r3, r2]
 80078d0:	4619      	mov	r1, r3
 80078d2:	4823      	ldr	r0, [pc, #140]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 80078d4:	f7fa f96c 	bl	8001bb0 <I2C_SendData>
			break;
 80078d8:	e03f      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			if (I2C3_Txlength < I2C3txlen){
 80078da:	4b2d      	ldr	r3, [pc, #180]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80078dc:	781a      	ldrb	r2, [r3, #0]
 80078de:	4b2e      	ldr	r3, [pc, #184]	; (8007998 <I2C3_EV_IRQHandler+0x2b8>)
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d236      	bcs.n	8007954 <I2C3_EV_IRQHandler+0x274>
				I2C_SendData(I2C3, I2C3_slave_snd_buf[I2C3_Txlength++]);
 80078e6:	4b2a      	ldr	r3, [pc, #168]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	1c5a      	adds	r2, r3, #1
 80078ec:	b2d1      	uxtb	r1, r2
 80078ee:	4a28      	ldr	r2, [pc, #160]	; (8007990 <I2C3_EV_IRQHandler+0x2b0>)
 80078f0:	7011      	strb	r1, [r2, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	4b30      	ldr	r3, [pc, #192]	; (80079b8 <I2C3_EV_IRQHandler+0x2d8>)
 80078f6:	5c9b      	ldrb	r3, [r3, r2]
 80078f8:	4619      	mov	r1, r3
 80078fa:	4819      	ldr	r0, [pc, #100]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 80078fc:	f7fa f958 	bl	8001bb0 <I2C_SendData>
			break;
 8007900:	e028      	b.n	8007954 <I2C3_EV_IRQHandler+0x274>
			I2C3_Rxlength = 0;
 8007902:	4b28      	ldr	r3, [pc, #160]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 8007904:	2200      	movs	r2, #0
 8007906:	701a      	strb	r2, [r3, #0]
			break;
 8007908:	e027      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			I2C3_slave_rcv_buf[I2C3_Rxlength++] = I2C_ReceiveData(I2C3);
 800790a:	4b26      	ldr	r3, [pc, #152]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	1c5a      	adds	r2, r3, #1
 8007910:	b2d1      	uxtb	r1, r2
 8007912:	4a24      	ldr	r2, [pc, #144]	; (80079a4 <I2C3_EV_IRQHandler+0x2c4>)
 8007914:	7011      	strb	r1, [r2, #0]
 8007916:	461c      	mov	r4, r3
 8007918:	4811      	ldr	r0, [pc, #68]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 800791a:	f7fa f959 	bl	8001bd0 <I2C_ReceiveData>
 800791e:	4603      	mov	r3, r0
 8007920:	461a      	mov	r2, r3
 8007922:	4b26      	ldr	r3, [pc, #152]	; (80079bc <I2C3_EV_IRQHandler+0x2dc>)
 8007924:	551a      	strb	r2, [r3, r4]
			break;
 8007926:	e018      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			I2C_Cmd(I2C3, ENABLE);
 8007928:	2101      	movs	r1, #1
 800792a:	480d      	ldr	r0, [pc, #52]	; (8007960 <I2C3_EV_IRQHandler+0x280>)
 800792c:	f7fa f882 	bl	8001a34 <I2C_Cmd>
			if(srcvhandlerI2C3)
 8007930:	4b23      	ldr	r3, [pc, #140]	; (80079c0 <I2C3_EV_IRQHandler+0x2e0>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00f      	beq.n	8007958 <I2C3_EV_IRQHandler+0x278>
				srcvhandlerI2C3(I2C3_slave_rcv_buf[1] + 3, I2C3_slave_rcv_buf);
 8007938:	4b21      	ldr	r3, [pc, #132]	; (80079c0 <I2C3_EV_IRQHandler+0x2e0>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a1f      	ldr	r2, [pc, #124]	; (80079bc <I2C3_EV_IRQHandler+0x2dc>)
 800793e:	7852      	ldrb	r2, [r2, #1]
 8007940:	3203      	adds	r2, #3
 8007942:	b2d2      	uxtb	r2, r2
 8007944:	491d      	ldr	r1, [pc, #116]	; (80079bc <I2C3_EV_IRQHandler+0x2dc>)
 8007946:	4610      	mov	r0, r2
 8007948:	4798      	blx	r3
			break;
 800794a:	e005      	b.n	8007958 <I2C3_EV_IRQHandler+0x278>
			break;
 800794c:	bf00      	nop
 800794e:	e004      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			break;
 8007950:	bf00      	nop
 8007952:	e002      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			break;
 8007954:	bf00      	nop
 8007956:	e000      	b.n	800795a <I2C3_EV_IRQHandler+0x27a>
			break;
 8007958:	bf00      	nop

	}


}
 800795a:	bf00      	nop
 800795c:	bd98      	pop	{r3, r4, r7, pc}
 800795e:	bf00      	nop
 8007960:	40005c00 	.word	0x40005c00
 8007964:	00030040 	.word	0x00030040
 8007968:	00020040 	.word	0x00020040
 800796c:	00030001 	.word	0x00030001
 8007970:	00030002 	.word	0x00030002
 8007974:	00060084 	.word	0x00060084
 8007978:	00060080 	.word	0x00060080
 800797c:	00060082 	.word	0x00060082
 8007980:	00070080 	.word	0x00070080
 8007984:	00070082 	.word	0x00070082
 8007988:	20000a5c 	.word	0x20000a5c
 800798c:	20000420 	.word	0x20000420
 8007990:	20000a5e 	.word	0x20000a5e
 8007994:	20000dac 	.word	0x20000dac
 8007998:	20000a64 	.word	0x20000a64
 800799c:	00070084 	.word	0x00070084
 80079a0:	20000a78 	.word	0x20000a78
 80079a4:	20000418 	.word	0x20000418
 80079a8:	2000084a 	.word	0x2000084a
 80079ac:	20000534 	.word	0x20000534
 80079b0:	20000634 	.word	0x20000634
 80079b4:	20000b94 	.word	0x20000b94
 80079b8:	20000214 	.word	0x20000214
 80079bc:	20000748 	.word	0x20000748
 80079c0:	20000530 	.word	0x20000530

080079c4 <I2C3_ER_IRQHandler>:
 * Function Arguments	: None
 * Function Return		: None
 * Function Example		: None
 */

void I2C3_ER_IRQHandler(void){
 80079c4:	b580      	push	{r7, lr}
 80079c6:	af00      	add	r7, sp, #0

	if(I2C_GetLastEvent(I2C3)== I2C_EVENT_SLAVE_ACK_FAILURE)
 80079c8:	4827      	ldr	r0, [pc, #156]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 80079ca:	f7fa f963 	bl	8001c94 <I2C_GetLastEvent>
 80079ce:	4603      	mov	r3, r0
 80079d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079d4:	d104      	bne.n	80079e0 <I2C3_ER_IRQHandler+0x1c>
		I2C_ClearFlag(I2C3, I2C_FLAG_AF);
 80079d6:	4925      	ldr	r1, [pc, #148]	; (8007a6c <I2C3_ER_IRQHandler+0xa8>)
 80079d8:	4823      	ldr	r0, [pc, #140]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 80079da:	f7fa f9b0 	bl	8001d3e <I2C_ClearFlag>
 80079de:	e02a      	b.n	8007a36 <I2C3_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C3, I2C_FLAG_OVR) == SET)
 80079e0:	4923      	ldr	r1, [pc, #140]	; (8007a70 <I2C3_ER_IRQHandler+0xac>)
 80079e2:	4821      	ldr	r0, [pc, #132]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 80079e4:	f7fa f978 	bl	8001cd8 <I2C_GetFlagStatus>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d104      	bne.n	80079f8 <I2C3_ER_IRQHandler+0x34>
		I2C_ClearFlag(I2C3, I2C_FLAG_OVR);
 80079ee:	4920      	ldr	r1, [pc, #128]	; (8007a70 <I2C3_ER_IRQHandler+0xac>)
 80079f0:	481d      	ldr	r0, [pc, #116]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 80079f2:	f7fa f9a4 	bl	8001d3e <I2C_ClearFlag>
 80079f6:	e01e      	b.n	8007a36 <I2C3_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C3, I2C_FLAG_ARLO) == SET)
 80079f8:	491e      	ldr	r1, [pc, #120]	; (8007a74 <I2C3_ER_IRQHandler+0xb0>)
 80079fa:	481b      	ldr	r0, [pc, #108]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 80079fc:	f7fa f96c 	bl	8001cd8 <I2C_GetFlagStatus>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d104      	bne.n	8007a10 <I2C3_ER_IRQHandler+0x4c>
		I2C_ClearFlag(I2C3, I2C_FLAG_ARLO);
 8007a06:	491b      	ldr	r1, [pc, #108]	; (8007a74 <I2C3_ER_IRQHandler+0xb0>)
 8007a08:	4817      	ldr	r0, [pc, #92]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 8007a0a:	f7fa f998 	bl	8001d3e <I2C_ClearFlag>
 8007a0e:	e012      	b.n	8007a36 <I2C3_ER_IRQHandler+0x72>
	else if(I2C_GetFlagStatus(I2C3, I2C_FLAG_BERR) == SET)
 8007a10:	4919      	ldr	r1, [pc, #100]	; (8007a78 <I2C3_ER_IRQHandler+0xb4>)
 8007a12:	4815      	ldr	r0, [pc, #84]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 8007a14:	f7fa f960 	bl	8001cd8 <I2C_GetFlagStatus>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d104      	bne.n	8007a28 <I2C3_ER_IRQHandler+0x64>
		I2C_ClearFlag(I2C3, I2C_FLAG_BERR);
 8007a1e:	4916      	ldr	r1, [pc, #88]	; (8007a78 <I2C3_ER_IRQHandler+0xb4>)
 8007a20:	4811      	ldr	r0, [pc, #68]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 8007a22:	f7fa f98c 	bl	8001d3e <I2C_ClearFlag>
 8007a26:	e006      	b.n	8007a36 <I2C3_ER_IRQHandler+0x72>
	else if (I2C3_Master_Flag == 1)
 8007a28:	4b14      	ldr	r3, [pc, #80]	; (8007a7c <I2C3_ER_IRQHandler+0xb8>)
 8007a2a:	781b      	ldrb	r3, [r3, #0]
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d102      	bne.n	8007a36 <I2C3_ER_IRQHandler+0x72>
		I2C3ReInit();
 8007a30:	480d      	ldr	r0, [pc, #52]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 8007a32:	f7f9 ff03 	bl	800183c <I2C_DeInit>
 8007a36:	2101      	movs	r1, #1
 8007a38:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8007a3c:	f7fa fa5e 	bl	8001efc <RCC_APB1PeriphClockCmd>
 8007a40:	2101      	movs	r1, #1
 8007a42:	2001      	movs	r0, #1
 8007a44:	f7fa fa3a 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
 8007a48:	2101      	movs	r1, #1
 8007a4a:	2004      	movs	r0, #4
 8007a4c:	f7fa fa36 	bl	8001ebc <RCC_AHB1PeriphClockCmd>
 8007a50:	490b      	ldr	r1, [pc, #44]	; (8007a80 <I2C3_ER_IRQHandler+0xbc>)
 8007a52:	4805      	ldr	r0, [pc, #20]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 8007a54:	f7f9 ff2c 	bl	80018b0 <I2C_Init>
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8007a5e:	4802      	ldr	r0, [pc, #8]	; (8007a68 <I2C3_ER_IRQHandler+0xa4>)
 8007a60:	f7fa f8c4 	bl	8001bec <I2C_ITConfig>

}
 8007a64:	bf00      	nop
 8007a66:	bd80      	pop	{r7, pc}
 8007a68:	40005c00 	.word	0x40005c00
 8007a6c:	10000400 	.word	0x10000400
 8007a70:	10000800 	.word	0x10000800
 8007a74:	10000200 	.word	0x10000200
 8007a78:	10000100 	.word	0x10000100
 8007a7c:	20000a78 	.word	0x20000a78
 8007a80:	20000204 	.word	0x20000204

08007a84 <MODNRobotBaseInit>:

/*********************************************/
/*           Subroutine Function             */
/*********************************************/
void MODNRobotBaseInit(unsigned char base, float d, float e, MODN_t *modn)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	ed87 0a02 	vstr	s0, [r7, #8]
 8007a90:	edc7 0a01 	vstr	s1, [r7, #4]
 8007a94:	6039      	str	r1, [r7, #0]
 8007a96:	73fb      	strb	r3, [r7, #15]
	modn->base = base;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	7bfa      	ldrb	r2, [r7, #15]
 8007a9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	modn->d	= d;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	68ba      	ldr	r2, [r7, #8]
 8007aa4:	621a      	str	r2, [r3, #32]
	modn->e	= e;
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007aac:	bf00      	nop
 8007aae:	3714      	adds	r7, #20
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab6:	4770      	bx	lr

08007ab8 <MODNRobotVelInit>:

void MODNRobotVelInit(float *x_vel, float *y_vel, float *w_vel, MODN_t *modn)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
 8007ac4:	603b      	str	r3, [r7, #0]
	modn->x_vel	= x_vel;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	601a      	str	r2, [r3, #0]
	modn->y_vel	= y_vel;
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	605a      	str	r2, [r3, #4]
	modn->w_vel	= w_vel;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	609a      	str	r2, [r3, #8]
}
 8007ad8:	bf00      	nop
 8007ada:	3714      	adds	r7, #20
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr

08007ae4 <MODNWheelVelInit>:

void MODNWheelVelInit(float *vel1, float *vel2, float *vel3, float *vel4, MODN_t *modn)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
 8007af0:	603b      	str	r3, [r7, #0]
	modn->vel1	= vel1;
 8007af2:	69bb      	ldr	r3, [r7, #24]
 8007af4:	68fa      	ldr	r2, [r7, #12]
 8007af6:	611a      	str	r2, [r3, #16]
	modn->vel2	= vel2;
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	615a      	str	r2, [r3, #20]
	modn->vel3	= vel3;
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	619a      	str	r2, [r3, #24]
	modn->vel4	= vel4;
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	683a      	ldr	r2, [r7, #0]
 8007b08:	61da      	str	r2, [r3, #28]
}
 8007b0a:	bf00      	nop
 8007b0c:	3714      	adds	r7, #20
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
	...

08007b18 <MODN>:

void MODN(MODN_t *modn)
{
 8007b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b1c:	b083      	sub	sp, #12
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
	if(modn->base == MODN_FWD_OMNI) {
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f040 8109 	bne.w	8007d40 <MODN+0x228>
		*(modn->vel1) = *(modn->x_vel) * (0.70711) +  *(modn->y_vel) * (0.70711)  + *(modn->w_vel) * modn->d;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	691c      	ldr	r4, [r3, #16]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7f8 fca9 	bl	8000490 <__aeabi_f2d>
 8007b3e:	f20f 43e8 	addw	r3, pc, #1256	; 0x4e8
 8007b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b46:	f7f8 fcf7 	bl	8000538 <__aeabi_dmul>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	460b      	mov	r3, r1
 8007b4e:	4615      	mov	r5, r2
 8007b50:	461e      	mov	r6, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f7f8 fc99 	bl	8000490 <__aeabi_f2d>
 8007b5e:	f20f 43c8 	addw	r3, pc, #1224	; 0x4c8
 8007b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b66:	f7f8 fce7 	bl	8000538 <__aeabi_dmul>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	4628      	mov	r0, r5
 8007b70:	4631      	mov	r1, r6
 8007b72:	f7f8 fb2f 	bl	80001d4 <__adddf3>
 8007b76:	4602      	mov	r2, r0
 8007b78:	460b      	mov	r3, r1
 8007b7a:	4615      	mov	r5, r2
 8007b7c:	461e      	mov	r6, r3
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	ed93 7a00 	vldr	s14, [r3]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	edd3 7a08 	vldr	s15, [r3, #32]
 8007b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b90:	ee17 0a90 	vmov	r0, s15
 8007b94:	f7f8 fc7c 	bl	8000490 <__aeabi_f2d>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	460b      	mov	r3, r1
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	4631      	mov	r1, r6
 8007ba0:	f7f8 fb18 	bl	80001d4 <__adddf3>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	4610      	mov	r0, r2
 8007baa:	4619      	mov	r1, r3
 8007bac:	f7f8 fed6 	bl	800095c <__aeabi_d2f>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	6023      	str	r3, [r4, #0]
		*(modn->vel2) = *(modn->x_vel) * (-0.70711) +  *(modn->y_vel) * (0.70711) - *(modn->w_vel) * modn->d;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	695c      	ldr	r4, [r3, #20]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f7f8 fc66 	bl	8000490 <__aeabi_f2d>
 8007bc4:	f20f 4368 	addw	r3, pc, #1128	; 0x468
 8007bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bcc:	f7f8 fcb4 	bl	8000538 <__aeabi_dmul>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	4615      	mov	r5, r2
 8007bd6:	461e      	mov	r6, r3
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7f8 fc56 	bl	8000490 <__aeabi_f2d>
 8007be4:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 8007be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bec:	f7f8 fca4 	bl	8000538 <__aeabi_dmul>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	4631      	mov	r1, r6
 8007bf8:	f7f8 faec 	bl	80001d4 <__adddf3>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	460b      	mov	r3, r1
 8007c00:	4615      	mov	r5, r2
 8007c02:	461e      	mov	r6, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	ed93 7a00 	vldr	s14, [r3]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	edd3 7a08 	vldr	s15, [r3, #32]
 8007c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c16:	ee17 0a90 	vmov	r0, s15
 8007c1a:	f7f8 fc39 	bl	8000490 <__aeabi_f2d>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	4628      	mov	r0, r5
 8007c24:	4631      	mov	r1, r6
 8007c26:	f7f8 fad3 	bl	80001d0 <__aeabi_dsub>
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	4610      	mov	r0, r2
 8007c30:	4619      	mov	r1, r3
 8007c32:	f7f8 fe93 	bl	800095c <__aeabi_d2f>
 8007c36:	4603      	mov	r3, r0
 8007c38:	6023      	str	r3, [r4, #0]
		*(modn->vel3) = *(modn->x_vel) * (-0.70711)  +  *(modn->y_vel) * (0.70711) + *(modn->w_vel) * modn->d;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	699c      	ldr	r4, [r3, #24]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4618      	mov	r0, r3
 8007c46:	f7f8 fc23 	bl	8000490 <__aeabi_f2d>
 8007c4a:	a3f9      	add	r3, pc, #996	; (adr r3, 8008030 <MODN+0x518>)
 8007c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c50:	f7f8 fc72 	bl	8000538 <__aeabi_dmul>
 8007c54:	4602      	mov	r2, r0
 8007c56:	460b      	mov	r3, r1
 8007c58:	4615      	mov	r5, r2
 8007c5a:	461e      	mov	r6, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7f8 fc14 	bl	8000490 <__aeabi_f2d>
 8007c68:	a3ef      	add	r3, pc, #956	; (adr r3, 8008028 <MODN+0x510>)
 8007c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6e:	f7f8 fc63 	bl	8000538 <__aeabi_dmul>
 8007c72:	4602      	mov	r2, r0
 8007c74:	460b      	mov	r3, r1
 8007c76:	4628      	mov	r0, r5
 8007c78:	4631      	mov	r1, r6
 8007c7a:	f7f8 faab 	bl	80001d4 <__adddf3>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	460b      	mov	r3, r1
 8007c82:	4615      	mov	r5, r2
 8007c84:	461e      	mov	r6, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	ed93 7a00 	vldr	s14, [r3]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	edd3 7a08 	vldr	s15, [r3, #32]
 8007c94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c98:	ee17 0a90 	vmov	r0, s15
 8007c9c:	f7f8 fbf8 	bl	8000490 <__aeabi_f2d>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	f7f8 fa94 	bl	80001d4 <__adddf3>
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	4610      	mov	r0, r2
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	f7f8 fe52 	bl	800095c <__aeabi_d2f>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	6023      	str	r3, [r4, #0]
		*(modn->vel4) = *(modn->x_vel) * (0.70711)  +  *(modn->y_vel) * (0.70711)  - *(modn->w_vel) * modn->d;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	69dc      	ldr	r4, [r3, #28]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f7f8 fbe2 	bl	8000490 <__aeabi_f2d>
 8007ccc:	a3d6      	add	r3, pc, #856	; (adr r3, 8008028 <MODN+0x510>)
 8007cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd2:	f7f8 fc31 	bl	8000538 <__aeabi_dmul>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	460b      	mov	r3, r1
 8007cda:	4615      	mov	r5, r2
 8007cdc:	461e      	mov	r6, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f7f8 fbd3 	bl	8000490 <__aeabi_f2d>
 8007cea:	a3cf      	add	r3, pc, #828	; (adr r3, 8008028 <MODN+0x510>)
 8007cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf0:	f7f8 fc22 	bl	8000538 <__aeabi_dmul>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	460b      	mov	r3, r1
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	f7f8 fa6a 	bl	80001d4 <__adddf3>
 8007d00:	4602      	mov	r2, r0
 8007d02:	460b      	mov	r3, r1
 8007d04:	4615      	mov	r5, r2
 8007d06:	461e      	mov	r6, r3
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	ed93 7a00 	vldr	s14, [r3]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	edd3 7a08 	vldr	s15, [r3, #32]
 8007d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d1a:	ee17 0a90 	vmov	r0, s15
 8007d1e:	f7f8 fbb7 	bl	8000490 <__aeabi_f2d>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4628      	mov	r0, r5
 8007d28:	4631      	mov	r1, r6
 8007d2a:	f7f8 fa51 	bl	80001d0 <__aeabi_dsub>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	460b      	mov	r3, r1
 8007d32:	4610      	mov	r0, r2
 8007d34:	4619      	mov	r1, r3
 8007d36:	f7f8 fe11 	bl	800095c <__aeabi_d2f>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	6023      	str	r3, [r4, #0]
		*(modn->vel1) =   *(modn->x_vel) * (1.0)  + *(modn->w_vel) * modn->d;
		*(modn->vel3) = *(modn->y_vel) * (0.866) +  *(modn->x_vel) * (-0.5) + *(modn->w_vel) * modn->d;
		*(modn->vel2) = *(modn->y_vel) * (0.866)  +  *(modn->x_vel) * (0.5) + *(modn->w_vel)*(-1.0) * modn->d;
	}

}
 8007d3e:	e164      	b.n	800800a <MODN+0x4f2>
	}else if(modn->base == MODN_MECANUM){
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	f040 80b9 	bne.w	8007ebe <MODN+0x3a6>
		*(modn->vel1) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(1.0)  + *(modn->w_vel)/*(modn->d + modn->e)*/;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	691c      	ldr	r4, [r3, #16]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7f8 fb9a 	bl	8000490 <__aeabi_f2d>
 8007d5c:	4605      	mov	r5, r0
 8007d5e:	460e      	mov	r6, r1
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7f8 fb92 	bl	8000490 <__aeabi_f2d>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	460b      	mov	r3, r1
 8007d70:	4628      	mov	r0, r5
 8007d72:	4631      	mov	r1, r6
 8007d74:	f7f8 fa2e 	bl	80001d4 <__adddf3>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	4615      	mov	r5, r2
 8007d7e:	461e      	mov	r6, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7f8 fb82 	bl	8000490 <__aeabi_f2d>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4628      	mov	r0, r5
 8007d92:	4631      	mov	r1, r6
 8007d94:	f7f8 fa1e 	bl	80001d4 <__adddf3>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	4619      	mov	r1, r3
 8007da0:	f7f8 fddc 	bl	800095c <__aeabi_d2f>
 8007da4:	4603      	mov	r3, r0
 8007da6:	6023      	str	r3, [r4, #0]
		*(modn->vel2) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(-1.0) - *(modn->w_vel)/*(modn->d + modn->e)*/;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	695c      	ldr	r4, [r3, #20]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7f8 fb6c 	bl	8000490 <__aeabi_f2d>
 8007db8:	4605      	mov	r5, r0
 8007dba:	460e      	mov	r6, r1
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7f8 fb64 	bl	8000490 <__aeabi_f2d>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4628      	mov	r0, r5
 8007dce:	4631      	mov	r1, r6
 8007dd0:	f7f8 f9fe 	bl	80001d0 <__aeabi_dsub>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	4615      	mov	r5, r2
 8007dda:	461e      	mov	r6, r3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7f8 fb54 	bl	8000490 <__aeabi_f2d>
 8007de8:	4602      	mov	r2, r0
 8007dea:	460b      	mov	r3, r1
 8007dec:	4628      	mov	r0, r5
 8007dee:	4631      	mov	r1, r6
 8007df0:	f7f8 f9ee 	bl	80001d0 <__aeabi_dsub>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4610      	mov	r0, r2
 8007dfa:	4619      	mov	r1, r3
 8007dfc:	f7f8 fdae 	bl	800095c <__aeabi_d2f>
 8007e00:	4603      	mov	r3, r0
 8007e02:	6023      	str	r3, [r4, #0]
		*(modn->vel3) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(-1.0) + *(modn->w_vel)/*(modn->d + modn->e)*/;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	699c      	ldr	r4, [r3, #24]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f7f8 fb3e 	bl	8000490 <__aeabi_f2d>
 8007e14:	4605      	mov	r5, r0
 8007e16:	460e      	mov	r6, r1
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7f8 fb36 	bl	8000490 <__aeabi_f2d>
 8007e24:	4602      	mov	r2, r0
 8007e26:	460b      	mov	r3, r1
 8007e28:	4628      	mov	r0, r5
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	f7f8 f9d0 	bl	80001d0 <__aeabi_dsub>
 8007e30:	4602      	mov	r2, r0
 8007e32:	460b      	mov	r3, r1
 8007e34:	4615      	mov	r5, r2
 8007e36:	461e      	mov	r6, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7f8 fb26 	bl	8000490 <__aeabi_f2d>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	4628      	mov	r0, r5
 8007e4a:	4631      	mov	r1, r6
 8007e4c:	f7f8 f9c2 	bl	80001d4 <__adddf3>
 8007e50:	4602      	mov	r2, r0
 8007e52:	460b      	mov	r3, r1
 8007e54:	4610      	mov	r0, r2
 8007e56:	4619      	mov	r1, r3
 8007e58:	f7f8 fd80 	bl	800095c <__aeabi_d2f>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	6023      	str	r3, [r4, #0]
		*(modn->vel4) = *(modn->y_vel)*(1.0) + *(modn->x_vel)*(1.0)  - *(modn->w_vel)/*(modn->d + modn->e)*/;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	69dc      	ldr	r4, [r3, #28]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7f8 fb10 	bl	8000490 <__aeabi_f2d>
 8007e70:	4605      	mov	r5, r0
 8007e72:	460e      	mov	r6, r1
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f7f8 fb08 	bl	8000490 <__aeabi_f2d>
 8007e80:	4602      	mov	r2, r0
 8007e82:	460b      	mov	r3, r1
 8007e84:	4628      	mov	r0, r5
 8007e86:	4631      	mov	r1, r6
 8007e88:	f7f8 f9a4 	bl	80001d4 <__adddf3>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4615      	mov	r5, r2
 8007e92:	461e      	mov	r6, r3
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7f8 faf8 	bl	8000490 <__aeabi_f2d>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	4631      	mov	r1, r6
 8007ea8:	f7f8 f992 	bl	80001d0 <__aeabi_dsub>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4610      	mov	r0, r2
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	f7f8 fd52 	bl	800095c <__aeabi_d2f>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	6023      	str	r3, [r4, #0]
}
 8007ebc:	e0a5      	b.n	800800a <MODN+0x4f2>
	else if (modn->base == MODN_TRI_OMNI){
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	f040 80a0 	bne.w	800800a <MODN+0x4f2>
		*(modn->vel1) =   *(modn->x_vel) * (1.0)  + *(modn->w_vel) * modn->d;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	6812      	ldr	r2, [r2, #0]
 8007ed2:	ed92 7a00 	vldr	s14, [r2]
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	6892      	ldr	r2, [r2, #8]
 8007eda:	edd2 6a00 	vldr	s13, [r2]
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	edd2 7a08 	vldr	s15, [r2, #32]
 8007ee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007eec:	edc3 7a00 	vstr	s15, [r3]
		*(modn->vel3) = *(modn->y_vel) * (0.866) +  *(modn->x_vel) * (-0.5) + *(modn->w_vel) * modn->d;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	699e      	ldr	r6, [r3, #24]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7f8 fac8 	bl	8000490 <__aeabi_f2d>
 8007f00:	a345      	add	r3, pc, #276	; (adr r3, 8008018 <MODN+0x500>)
 8007f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f06:	f7f8 fb17 	bl	8000538 <__aeabi_dmul>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	4690      	mov	r8, r2
 8007f10:	4699      	mov	r9, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f7f8 fab9 	bl	8000490 <__aeabi_f2d>
 8007f1e:	f04f 0200 	mov.w	r2, #0
 8007f22:	4b3f      	ldr	r3, [pc, #252]	; (8008020 <MODN+0x508>)
 8007f24:	f7f8 fb08 	bl	8000538 <__aeabi_dmul>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	4640      	mov	r0, r8
 8007f2e:	4649      	mov	r1, r9
 8007f30:	f7f8 f950 	bl	80001d4 <__adddf3>
 8007f34:	4602      	mov	r2, r0
 8007f36:	460b      	mov	r3, r1
 8007f38:	4690      	mov	r8, r2
 8007f3a:	4699      	mov	r9, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	ed93 7a00 	vldr	s14, [r3]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	edd3 7a08 	vldr	s15, [r3, #32]
 8007f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f4e:	ee17 0a90 	vmov	r0, s15
 8007f52:	f7f8 fa9d 	bl	8000490 <__aeabi_f2d>
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4640      	mov	r0, r8
 8007f5c:	4649      	mov	r1, r9
 8007f5e:	f7f8 f939 	bl	80001d4 <__adddf3>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	4610      	mov	r0, r2
 8007f68:	4619      	mov	r1, r3
 8007f6a:	f7f8 fcf7 	bl	800095c <__aeabi_d2f>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	6033      	str	r3, [r6, #0]
		*(modn->vel2) = *(modn->y_vel) * (0.866)  +  *(modn->x_vel) * (0.5) + *(modn->w_vel)*(-1.0) * modn->d;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	695e      	ldr	r6, [r3, #20]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f7f8 fa87 	bl	8000490 <__aeabi_f2d>
 8007f82:	a325      	add	r3, pc, #148	; (adr r3, 8008018 <MODN+0x500>)
 8007f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f88:	f7f8 fad6 	bl	8000538 <__aeabi_dmul>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	460b      	mov	r3, r1
 8007f90:	4690      	mov	r8, r2
 8007f92:	4699      	mov	r9, r3
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7f8 fa78 	bl	8000490 <__aeabi_f2d>
 8007fa0:	f04f 0200 	mov.w	r2, #0
 8007fa4:	4b1f      	ldr	r3, [pc, #124]	; (8008024 <MODN+0x50c>)
 8007fa6:	f7f8 fac7 	bl	8000538 <__aeabi_dmul>
 8007faa:	4602      	mov	r2, r0
 8007fac:	460b      	mov	r3, r1
 8007fae:	4640      	mov	r0, r8
 8007fb0:	4649      	mov	r1, r9
 8007fb2:	f7f8 f90f 	bl	80001d4 <__adddf3>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	460b      	mov	r3, r1
 8007fba:	4690      	mov	r8, r2
 8007fbc:	4699      	mov	r9, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f7f8 fa63 	bl	8000490 <__aeabi_f2d>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	4614      	mov	r4, r2
 8007fd0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a1b      	ldr	r3, [r3, #32]
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f7f8 fa59 	bl	8000490 <__aeabi_f2d>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	4629      	mov	r1, r5
 8007fe6:	f7f8 faa7 	bl	8000538 <__aeabi_dmul>
 8007fea:	4603      	mov	r3, r0
 8007fec:	460c      	mov	r4, r1
 8007fee:	461a      	mov	r2, r3
 8007ff0:	4623      	mov	r3, r4
 8007ff2:	4640      	mov	r0, r8
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	f7f8 f8ed 	bl	80001d4 <__adddf3>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	460c      	mov	r4, r1
 8007ffe:	4618      	mov	r0, r3
 8008000:	4621      	mov	r1, r4
 8008002:	f7f8 fcab 	bl	800095c <__aeabi_d2f>
 8008006:	4603      	mov	r3, r0
 8008008:	6033      	str	r3, [r6, #0]
}
 800800a:	bf00      	nop
 800800c:	370c      	adds	r7, #12
 800800e:	46bd      	mov	sp, r7
 8008010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008014:	f3af 8000 	nop.w
 8008018:	a1cac083 	.word	0xa1cac083
 800801c:	3febb645 	.word	0x3febb645
 8008020:	bfe00000 	.word	0xbfe00000
 8008024:	3fe00000 	.word	0x3fe00000
 8008028:	269595ff 	.word	0x269595ff
 800802c:	3fe6a0a5 	.word	0x3fe6a0a5
 8008030:	269595ff 	.word	0x269595ff
 8008034:	bfe6a0a5 	.word	0xbfe6a0a5

08008038 <PSx_HandlerI2C>:
 * Function Arguments	: *psxbt	,pointer to structure PSxBT_t
 * Function Return		: None
 * Function Example		: PSx_HandlerI2C(&ps4x);
 */

void PSx_HandlerI2C(PSxBT_t *psxbt){
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
	psxbt->buf1 = psxbt->ReceiveBuffer[1];
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	785a      	ldrb	r2, [r3, #1]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	psxbt->buf2 = psxbt->ReceiveBuffer[2];
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	789a      	ldrb	r2, [r3, #2]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	psxbt->leftjoy_x = psxbt->ReceiveBuffer[3];
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	78db      	ldrb	r3, [r3, #3]
 8008058:	461a      	mov	r2, r3
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	635a      	str	r2, [r3, #52]	; 0x34
	psxbt->leftjoy_y = psxbt->ReceiveBuffer[4];
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	791b      	ldrb	r3, [r3, #4]
 8008062:	461a      	mov	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	639a      	str	r2, [r3, #56]	; 0x38
	psxbt->rightjoy_x = psxbt->ReceiveBuffer[5];
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	795b      	ldrb	r3, [r3, #5]
 800806c:	461a      	mov	r2, r3
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	63da      	str	r2, [r3, #60]	; 0x3c
	psxbt->rightjoy_y = psxbt->ReceiveBuffer[6];
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	799b      	ldrb	r3, [r3, #6]
 8008076:	461a      	mov	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	641a      	str	r2, [r3, #64]	; 0x40
	psxbt->an_L2 = psxbt->ReceiveBuffer[7];
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	79db      	ldrb	r3, [r3, #7]
 8008080:	461a      	mov	r2, r3
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	645a      	str	r2, [r3, #68]	; 0x44
	psxbt->an_R2 = psxbt->ReceiveBuffer[8];
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	7a1b      	ldrb	r3, [r3, #8]
 800808a:	461a      	mov	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	649a      	str	r2, [r3, #72]	; 0x48
	psxbt->buf3 = psxbt->ReceiveBuffer[9];
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	7a5a      	ldrb	r2, [r3, #9]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	PSxBTGetXY(psxbt);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 f804 	bl	80080a8 <PSxBTGetXY>
}
 80080a0:	bf00      	nop
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <PSxBTGetXY>:
 * Function Return		: None
 * Function Example		: PSxBTGetXY(&ps3x);
 */

void PSxBTGetXY(PSxBT_t *psxbt)
{
 80080a8:	b590      	push	{r4, r7, lr}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
	if(joyR_up){
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b4:	ee07 3a90 	vmov	s15, r3
 80080b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080bc:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 80083d0 <PSxBTGetXY+0x328>
 80080c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080c8:	d540      	bpl.n	800814c <PSxBTGetXY+0xa4>
		psxbt->joyR_y  = ((psx_low_Ry - ((float)psxbt->rightjoy_y))/100.0)/1.00;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ce:	ee07 3a90 	vmov	s15, r3
 80080d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080d6:	ee17 0a90 	vmov	r0, s15
 80080da:	f7f8 f9d9 	bl	8000490 <__aeabi_f2d>
 80080de:	4603      	mov	r3, r0
 80080e0:	460c      	mov	r4, r1
 80080e2:	461a      	mov	r2, r3
 80080e4:	4623      	mov	r3, r4
 80080e6:	a1b8      	add	r1, pc, #736	; (adr r1, 80083c8 <PSxBTGetXY+0x320>)
 80080e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080ec:	f7f8 f870 	bl	80001d0 <__aeabi_dsub>
 80080f0:	4603      	mov	r3, r0
 80080f2:	460c      	mov	r4, r1
 80080f4:	4618      	mov	r0, r3
 80080f6:	4621      	mov	r1, r4
 80080f8:	f04f 0200 	mov.w	r2, #0
 80080fc:	4bb5      	ldr	r3, [pc, #724]	; (80083d4 <PSxBTGetXY+0x32c>)
 80080fe:	f7f8 fb45 	bl	800078c <__aeabi_ddiv>
 8008102:	4603      	mov	r3, r0
 8008104:	460c      	mov	r4, r1
 8008106:	4618      	mov	r0, r3
 8008108:	4621      	mov	r1, r4
 800810a:	f7f8 fc27 	bl	800095c <__aeabi_d2f>
 800810e:	4602      	mov	r2, r0
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	64da      	str	r2, [r3, #76]	; 0x4c
		if(psxbt->joyR_y < 0.0){
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800811a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800811e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008122:	d504      	bpl.n	800812e <PSxBTGetXY+0x86>
			psxbt->joyR_y = 0.0;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f04f 0200 	mov.w	r2, #0
 800812a:	64da      	str	r2, [r3, #76]	; 0x4c
 800812c:	e05f      	b.n	80081ee <PSxBTGetXY+0x146>
		}else if(psxbt->joyR_y > 1.0){
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8008134:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800813c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008140:	dd55      	ble.n	80081ee <PSxBTGetXY+0x146>
			psxbt->joyR_y = 1.0;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8008148:	64da      	str	r2, [r3, #76]	; 0x4c
 800814a:	e050      	b.n	80081ee <PSxBTGetXY+0x146>
		}
	}else if(joyR_down){
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008150:	ee07 3a90 	vmov	s15, r3
 8008154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008158:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 80083e0 <PSxBTGetXY+0x338>
 800815c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008164:	dd3f      	ble.n	80081e6 <PSxBTGetXY+0x13e>
		psxbt->joyR_y = ((psx_high_Ry - ((float)psxbt->rightjoy_y))/100.0)/1.00;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800816a:	ee07 3a90 	vmov	s15, r3
 800816e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008172:	ee17 0a90 	vmov	r0, s15
 8008176:	f7f8 f98b 	bl	8000490 <__aeabi_f2d>
 800817a:	4603      	mov	r3, r0
 800817c:	460c      	mov	r4, r1
 800817e:	461a      	mov	r2, r3
 8008180:	4623      	mov	r3, r4
 8008182:	f04f 0000 	mov.w	r0, #0
 8008186:	4994      	ldr	r1, [pc, #592]	; (80083d8 <PSxBTGetXY+0x330>)
 8008188:	f7f8 f822 	bl	80001d0 <__aeabi_dsub>
 800818c:	4603      	mov	r3, r0
 800818e:	460c      	mov	r4, r1
 8008190:	4618      	mov	r0, r3
 8008192:	4621      	mov	r1, r4
 8008194:	f04f 0200 	mov.w	r2, #0
 8008198:	4b8e      	ldr	r3, [pc, #568]	; (80083d4 <PSxBTGetXY+0x32c>)
 800819a:	f7f8 faf7 	bl	800078c <__aeabi_ddiv>
 800819e:	4603      	mov	r3, r0
 80081a0:	460c      	mov	r4, r1
 80081a2:	4618      	mov	r0, r3
 80081a4:	4621      	mov	r1, r4
 80081a6:	f7f8 fbd9 	bl	800095c <__aeabi_d2f>
 80081aa:	4602      	mov	r2, r0
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	64da      	str	r2, [r3, #76]	; 0x4c
		if(psxbt->joyR_y > 0.0){
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80081b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80081ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081be:	dd04      	ble.n	80081ca <PSxBTGetXY+0x122>
			psxbt->joyR_y = 0.0;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f04f 0200 	mov.w	r2, #0
 80081c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80081c8:	e011      	b.n	80081ee <PSxBTGetXY+0x146>
 		}else if(psxbt->joyR_y < -1.0){
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80081d0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80081d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081dc:	d507      	bpl.n	80081ee <PSxBTGetXY+0x146>
			psxbt->joyR_y = -1.0;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a7e      	ldr	r2, [pc, #504]	; (80083dc <PSxBTGetXY+0x334>)
 80081e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80081e4:	e003      	b.n	80081ee <PSxBTGetXY+0x146>
		}
	}else{
		psxbt->joyR_y = 0.0;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f04f 0200 	mov.w	r2, #0
 80081ec:	64da      	str	r2, [r3, #76]	; 0x4c
	}

	if(joyR_left){
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081f2:	ee07 3a90 	vmov	s15, r3
 80081f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081fa:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80083d0 <PSxBTGetXY+0x328>
 80081fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008206:	d540      	bpl.n	800828a <PSxBTGetXY+0x1e2>
		psxbt->joyR_x = ((psx_low_Rx - ((float)psxbt->rightjoy_x))/100.0)/1.00;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800820c:	ee07 3a90 	vmov	s15, r3
 8008210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008214:	ee17 0a90 	vmov	r0, s15
 8008218:	f7f8 f93a 	bl	8000490 <__aeabi_f2d>
 800821c:	4603      	mov	r3, r0
 800821e:	460c      	mov	r4, r1
 8008220:	461a      	mov	r2, r3
 8008222:	4623      	mov	r3, r4
 8008224:	a168      	add	r1, pc, #416	; (adr r1, 80083c8 <PSxBTGetXY+0x320>)
 8008226:	e9d1 0100 	ldrd	r0, r1, [r1]
 800822a:	f7f7 ffd1 	bl	80001d0 <__aeabi_dsub>
 800822e:	4603      	mov	r3, r0
 8008230:	460c      	mov	r4, r1
 8008232:	4618      	mov	r0, r3
 8008234:	4621      	mov	r1, r4
 8008236:	f04f 0200 	mov.w	r2, #0
 800823a:	4b66      	ldr	r3, [pc, #408]	; (80083d4 <PSxBTGetXY+0x32c>)
 800823c:	f7f8 faa6 	bl	800078c <__aeabi_ddiv>
 8008240:	4603      	mov	r3, r0
 8008242:	460c      	mov	r4, r1
 8008244:	4618      	mov	r0, r3
 8008246:	4621      	mov	r1, r4
 8008248:	f7f8 fb88 	bl	800095c <__aeabi_d2f>
 800824c:	4602      	mov	r2, r0
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	651a      	str	r2, [r3, #80]	; 0x50
		if(psxbt->joyR_x < 0.0){
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8008258:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800825c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008260:	d504      	bpl.n	800826c <PSxBTGetXY+0x1c4>
			psxbt->joyR_x = 0.0;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f04f 0200 	mov.w	r2, #0
 8008268:	651a      	str	r2, [r3, #80]	; 0x50
 800826a:	e05f      	b.n	800832c <PSxBTGetXY+0x284>
		}else if(psxbt->joyR_x > 1.0){
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8008272:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008276:	eef4 7ac7 	vcmpe.f32	s15, s14
 800827a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800827e:	dd55      	ble.n	800832c <PSxBTGetXY+0x284>
			psxbt->joyR_x = 1.0;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8008286:	651a      	str	r2, [r3, #80]	; 0x50
 8008288:	e050      	b.n	800832c <PSxBTGetXY+0x284>
		}
	}else if(joyR_right){
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800828e:	ee07 3a90 	vmov	s15, r3
 8008292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008296:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80083e0 <PSxBTGetXY+0x338>
 800829a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800829e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082a2:	dd3f      	ble.n	8008324 <PSxBTGetXY+0x27c>
		psxbt->joyR_x = ((psx_high_Rx - ((float)psxbt->rightjoy_x))/100.0)/1.00;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082a8:	ee07 3a90 	vmov	s15, r3
 80082ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082b0:	ee17 0a90 	vmov	r0, s15
 80082b4:	f7f8 f8ec 	bl	8000490 <__aeabi_f2d>
 80082b8:	4603      	mov	r3, r0
 80082ba:	460c      	mov	r4, r1
 80082bc:	461a      	mov	r2, r3
 80082be:	4623      	mov	r3, r4
 80082c0:	f04f 0000 	mov.w	r0, #0
 80082c4:	4944      	ldr	r1, [pc, #272]	; (80083d8 <PSxBTGetXY+0x330>)
 80082c6:	f7f7 ff83 	bl	80001d0 <__aeabi_dsub>
 80082ca:	4603      	mov	r3, r0
 80082cc:	460c      	mov	r4, r1
 80082ce:	4618      	mov	r0, r3
 80082d0:	4621      	mov	r1, r4
 80082d2:	f04f 0200 	mov.w	r2, #0
 80082d6:	4b3f      	ldr	r3, [pc, #252]	; (80083d4 <PSxBTGetXY+0x32c>)
 80082d8:	f7f8 fa58 	bl	800078c <__aeabi_ddiv>
 80082dc:	4603      	mov	r3, r0
 80082de:	460c      	mov	r4, r1
 80082e0:	4618      	mov	r0, r3
 80082e2:	4621      	mov	r1, r4
 80082e4:	f7f8 fb3a 	bl	800095c <__aeabi_d2f>
 80082e8:	4602      	mov	r2, r0
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	651a      	str	r2, [r3, #80]	; 0x50
		if(psxbt->joyR_x > 0.0){
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80082f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80082f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082fc:	dd04      	ble.n	8008308 <PSxBTGetXY+0x260>
			psxbt->joyR_x = 0.0;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f04f 0200 	mov.w	r2, #0
 8008304:	651a      	str	r2, [r3, #80]	; 0x50
 8008306:	e011      	b.n	800832c <PSxBTGetXY+0x284>
		}else if(psxbt->joyR_x < -1.0){
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800830e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008312:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800831a:	d507      	bpl.n	800832c <PSxBTGetXY+0x284>
			psxbt->joyR_x = -1.0;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a2f      	ldr	r2, [pc, #188]	; (80083dc <PSxBTGetXY+0x334>)
 8008320:	651a      	str	r2, [r3, #80]	; 0x50
 8008322:	e003      	b.n	800832c <PSxBTGetXY+0x284>
		}
	}else{
		psxbt->joyR_x = 0.0;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f04f 0200 	mov.w	r2, #0
 800832a:	651a      	str	r2, [r3, #80]	; 0x50
	}

	if(joyL_up){
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008330:	ee07 3a90 	vmov	s15, r3
 8008334:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008338:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80083d0 <PSxBTGetXY+0x328>
 800833c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008344:	d54e      	bpl.n	80083e4 <PSxBTGetXY+0x33c>
		psxbt->joyL_y = ((psx_low_Ly - ((float)psxbt->leftjoy_y))/100.0)/1.00;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	ee07 3a90 	vmov	s15, r3
 800834e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008352:	ee17 0a90 	vmov	r0, s15
 8008356:	f7f8 f89b 	bl	8000490 <__aeabi_f2d>
 800835a:	4603      	mov	r3, r0
 800835c:	460c      	mov	r4, r1
 800835e:	461a      	mov	r2, r3
 8008360:	4623      	mov	r3, r4
 8008362:	a119      	add	r1, pc, #100	; (adr r1, 80083c8 <PSxBTGetXY+0x320>)
 8008364:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008368:	f7f7 ff32 	bl	80001d0 <__aeabi_dsub>
 800836c:	4603      	mov	r3, r0
 800836e:	460c      	mov	r4, r1
 8008370:	4618      	mov	r0, r3
 8008372:	4621      	mov	r1, r4
 8008374:	f04f 0200 	mov.w	r2, #0
 8008378:	4b16      	ldr	r3, [pc, #88]	; (80083d4 <PSxBTGetXY+0x32c>)
 800837a:	f7f8 fa07 	bl	800078c <__aeabi_ddiv>
 800837e:	4603      	mov	r3, r0
 8008380:	460c      	mov	r4, r1
 8008382:	4618      	mov	r0, r3
 8008384:	4621      	mov	r1, r4
 8008386:	f7f8 fae9 	bl	800095c <__aeabi_d2f>
 800838a:	4602      	mov	r2, r0
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	655a      	str	r2, [r3, #84]	; 0x54
		if(psxbt->joyL_y < 0.0){
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8008396:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800839a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800839e:	d504      	bpl.n	80083aa <PSxBTGetXY+0x302>
			psxbt->joyL_y = 0.0;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f04f 0200 	mov.w	r2, #0
 80083a6:	655a      	str	r2, [r3, #84]	; 0x54
 80083a8:	e06d      	b.n	8008486 <PSxBTGetXY+0x3de>
		}else if(psxbt->joyL_y > 1.0){
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80083b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80083b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083bc:	dd63      	ble.n	8008486 <PSxBTGetXY+0x3de>
			psxbt->joyL_y = 1.0;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80083c4:	655a      	str	r2, [r3, #84]	; 0x54
 80083c6:	e05e      	b.n	8008486 <PSxBTGetXY+0x3de>
 80083c8:	00000000 	.word	0x00000000
 80083cc:	405cc000 	.word	0x405cc000
 80083d0:	42e60000 	.word	0x42e60000
 80083d4:	40590000 	.word	0x40590000
 80083d8:	40618000 	.word	0x40618000
 80083dc:	bf800000 	.word	0xbf800000
 80083e0:	430c0000 	.word	0x430c0000
		}
	}else if(joyL_down){
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e8:	ee07 3a90 	vmov	s15, r3
 80083ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083f0:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 80083e0 <PSxBTGetXY+0x338>
 80083f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083fc:	dd3f      	ble.n	800847e <PSxBTGetXY+0x3d6>
		psxbt->joyL_y = ((psx_high_Ly - ((float)psxbt->leftjoy_y))/100.0)/1.00;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008402:	ee07 3a90 	vmov	s15, r3
 8008406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800840a:	ee17 0a90 	vmov	r0, s15
 800840e:	f7f8 f83f 	bl	8000490 <__aeabi_f2d>
 8008412:	4603      	mov	r3, r0
 8008414:	460c      	mov	r4, r1
 8008416:	461a      	mov	r2, r3
 8008418:	4623      	mov	r3, r4
 800841a:	f04f 0000 	mov.w	r0, #0
 800841e:	4982      	ldr	r1, [pc, #520]	; (8008628 <PSxBTGetXY+0x580>)
 8008420:	f7f7 fed6 	bl	80001d0 <__aeabi_dsub>
 8008424:	4603      	mov	r3, r0
 8008426:	460c      	mov	r4, r1
 8008428:	4618      	mov	r0, r3
 800842a:	4621      	mov	r1, r4
 800842c:	f04f 0200 	mov.w	r2, #0
 8008430:	4b7e      	ldr	r3, [pc, #504]	; (800862c <PSxBTGetXY+0x584>)
 8008432:	f7f8 f9ab 	bl	800078c <__aeabi_ddiv>
 8008436:	4603      	mov	r3, r0
 8008438:	460c      	mov	r4, r1
 800843a:	4618      	mov	r0, r3
 800843c:	4621      	mov	r1, r4
 800843e:	f7f8 fa8d 	bl	800095c <__aeabi_d2f>
 8008442:	4602      	mov	r2, r0
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	655a      	str	r2, [r3, #84]	; 0x54
		if(psxbt->joyL_y > 0.0){
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800844e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008456:	dd04      	ble.n	8008462 <PSxBTGetXY+0x3ba>
			psxbt->joyL_y = 0.0;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f04f 0200 	mov.w	r2, #0
 800845e:	655a      	str	r2, [r3, #84]	; 0x54
 8008460:	e011      	b.n	8008486 <PSxBTGetXY+0x3de>
		}else if(psxbt->joyL_y < -1.0){
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8008468:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800846c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008474:	d507      	bpl.n	8008486 <PSxBTGetXY+0x3de>
			psxbt->joyL_y = -1.0;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a6d      	ldr	r2, [pc, #436]	; (8008630 <PSxBTGetXY+0x588>)
 800847a:	655a      	str	r2, [r3, #84]	; 0x54
 800847c:	e003      	b.n	8008486 <PSxBTGetXY+0x3de>
		}
	}else{
		psxbt->joyL_y = 0.0;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f04f 0200 	mov.w	r2, #0
 8008484:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if(joyL_left){
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800848a:	ee07 3a90 	vmov	s15, r3
 800848e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008492:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8008634 <PSxBTGetXY+0x58c>
 8008496:	eef4 7ac7 	vcmpe.f32	s15, s14
 800849a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800849e:	d540      	bpl.n	8008522 <PSxBTGetXY+0x47a>
		psxbt->joyL_x = ((psx_low_Lx - ((float)psxbt->leftjoy_x))/100.0)/1.00;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084a4:	ee07 3a90 	vmov	s15, r3
 80084a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084ac:	ee17 0a90 	vmov	r0, s15
 80084b0:	f7f7 ffee 	bl	8000490 <__aeabi_f2d>
 80084b4:	4603      	mov	r3, r0
 80084b6:	460c      	mov	r4, r1
 80084b8:	461a      	mov	r2, r3
 80084ba:	4623      	mov	r3, r4
 80084bc:	a156      	add	r1, pc, #344	; (adr r1, 8008618 <PSxBTGetXY+0x570>)
 80084be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084c2:	f7f7 fe85 	bl	80001d0 <__aeabi_dsub>
 80084c6:	4603      	mov	r3, r0
 80084c8:	460c      	mov	r4, r1
 80084ca:	4618      	mov	r0, r3
 80084cc:	4621      	mov	r1, r4
 80084ce:	f04f 0200 	mov.w	r2, #0
 80084d2:	4b56      	ldr	r3, [pc, #344]	; (800862c <PSxBTGetXY+0x584>)
 80084d4:	f7f8 f95a 	bl	800078c <__aeabi_ddiv>
 80084d8:	4603      	mov	r3, r0
 80084da:	460c      	mov	r4, r1
 80084dc:	4618      	mov	r0, r3
 80084de:	4621      	mov	r1, r4
 80084e0:	f7f8 fa3c 	bl	800095c <__aeabi_d2f>
 80084e4:	4602      	mov	r2, r0
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	659a      	str	r2, [r3, #88]	; 0x58
		if(psxbt->joyL_x < 0.0){
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80084f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80084f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084f8:	d504      	bpl.n	8008504 <PSxBTGetXY+0x45c>
			psxbt->joyL_x = 0.0;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f04f 0200 	mov.w	r2, #0
 8008500:	659a      	str	r2, [r3, #88]	; 0x58
 8008502:	e05f      	b.n	80085c4 <PSxBTGetXY+0x51c>
		}else if(psxbt->joyL_x > 1.0){
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800850a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800850e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008516:	dd55      	ble.n	80085c4 <PSxBTGetXY+0x51c>
			psxbt->joyL_x = 1.0;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800851e:	659a      	str	r2, [r3, #88]	; 0x58
 8008520:	e050      	b.n	80085c4 <PSxBTGetXY+0x51c>
		}
	}else if(joyL_right){
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008526:	ee07 3a90 	vmov	s15, r3
 800852a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800852e:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8008638 <PSxBTGetXY+0x590>
 8008532:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800853a:	dd3f      	ble.n	80085bc <PSxBTGetXY+0x514>
		psxbt->joyL_x = ((psx_high_Lx - ((float)psxbt->leftjoy_x))/100.0)/1.00;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008540:	ee07 3a90 	vmov	s15, r3
 8008544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008548:	ee17 0a90 	vmov	r0, s15
 800854c:	f7f7 ffa0 	bl	8000490 <__aeabi_f2d>
 8008550:	4603      	mov	r3, r0
 8008552:	460c      	mov	r4, r1
 8008554:	461a      	mov	r2, r3
 8008556:	4623      	mov	r3, r4
 8008558:	f04f 0000 	mov.w	r0, #0
 800855c:	4932      	ldr	r1, [pc, #200]	; (8008628 <PSxBTGetXY+0x580>)
 800855e:	f7f7 fe37 	bl	80001d0 <__aeabi_dsub>
 8008562:	4603      	mov	r3, r0
 8008564:	460c      	mov	r4, r1
 8008566:	4618      	mov	r0, r3
 8008568:	4621      	mov	r1, r4
 800856a:	f04f 0200 	mov.w	r2, #0
 800856e:	4b2f      	ldr	r3, [pc, #188]	; (800862c <PSxBTGetXY+0x584>)
 8008570:	f7f8 f90c 	bl	800078c <__aeabi_ddiv>
 8008574:	4603      	mov	r3, r0
 8008576:	460c      	mov	r4, r1
 8008578:	4618      	mov	r0, r3
 800857a:	4621      	mov	r1, r4
 800857c:	f7f8 f9ee 	bl	800095c <__aeabi_d2f>
 8008580:	4602      	mov	r2, r0
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	659a      	str	r2, [r3, #88]	; 0x58
		if(psxbt->joyL_x > 0.0){
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800858c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008594:	dd04      	ble.n	80085a0 <PSxBTGetXY+0x4f8>
			psxbt->joyL_x = 0.0;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f04f 0200 	mov.w	r2, #0
 800859c:	659a      	str	r2, [r3, #88]	; 0x58
 800859e:	e011      	b.n	80085c4 <PSxBTGetXY+0x51c>
		}else if(psxbt->joyL_x < -1.0){
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80085a6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80085aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085b2:	d507      	bpl.n	80085c4 <PSxBTGetXY+0x51c>
			psxbt->joyL_x = -1.0;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a1e      	ldr	r2, [pc, #120]	; (8008630 <PSxBTGetXY+0x588>)
 80085b8:	659a      	str	r2, [r3, #88]	; 0x58
 80085ba:	e003      	b.n	80085c4 <PSxBTGetXY+0x51c>
		}
	}else{
		psxbt->joyL_x = 0.0;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f04f 0200 	mov.w	r2, #0
 80085c2:	659a      	str	r2, [r3, #88]	; 0x58
	}

	psxbt->joyR_2 = (psxbt->an_R2/255.0);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085c8:	4618      	mov	r0, r3
 80085ca:	f7f7 ff3f 	bl	800044c <__aeabi_ui2d>
 80085ce:	a314      	add	r3, pc, #80	; (adr r3, 8008620 <PSxBTGetXY+0x578>)
 80085d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d4:	f7f8 f8da 	bl	800078c <__aeabi_ddiv>
 80085d8:	4603      	mov	r3, r0
 80085da:	460c      	mov	r4, r1
 80085dc:	4618      	mov	r0, r3
 80085de:	4621      	mov	r1, r4
 80085e0:	f7f8 f9bc 	bl	800095c <__aeabi_d2f>
 80085e4:	4602      	mov	r2, r0
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	65da      	str	r2, [r3, #92]	; 0x5c
	psxbt->joyL_2 = (psxbt->an_L2/255.0);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7f7 ff2c 	bl	800044c <__aeabi_ui2d>
 80085f4:	a30a      	add	r3, pc, #40	; (adr r3, 8008620 <PSxBTGetXY+0x578>)
 80085f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085fa:	f7f8 f8c7 	bl	800078c <__aeabi_ddiv>
 80085fe:	4603      	mov	r3, r0
 8008600:	460c      	mov	r4, r1
 8008602:	4618      	mov	r0, r3
 8008604:	4621      	mov	r1, r4
 8008606:	f7f8 f9a9 	bl	800095c <__aeabi_d2f>
 800860a:	4602      	mov	r2, r0
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008610:	bf00      	nop
 8008612:	370c      	adds	r7, #12
 8008614:	46bd      	mov	sp, r7
 8008616:	bd90      	pop	{r4, r7, pc}
 8008618:	00000000 	.word	0x00000000
 800861c:	405cc000 	.word	0x405cc000
 8008620:	00000000 	.word	0x00000000
 8008624:	406fe000 	.word	0x406fe000
 8008628:	40618000 	.word	0x40618000
 800862c:	40590000 	.word	0x40590000
 8008630:	bf800000 	.word	0xbf800000
 8008634:	42e60000 	.word	0x42e60000
 8008638:	430c0000 	.word	0x430c0000

0800863c <RNSInit>:
 * Function Example		: RNSInit(CAN1, &RNS);
 * 						  RNSInit(Robot_navi_system, I2C1,  &RNS);
 */

void RNSInit(CAN_TypeDef* CANx, RNS_interface_t* rns)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b082      	sub	sp, #8
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
	rns->rns_CANx = CANx;
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	601a      	str	r2, [r3, #0]

	insData_send[0] = 1;
 800864c:	4b12      	ldr	r3, [pc, #72]	; (8008698 <RNSInit+0x5c>)
 800864e:	2201      	movs	r2, #1
 8008650:	701a      	strb	r2, [r3, #0]
	insData_send[1] = RNS_PENDING;
 8008652:	4b11      	ldr	r3, [pc, #68]	; (8008698 <RNSInit+0x5c>)
 8008654:	2200      	movs	r2, #0
 8008656:	705a      	strb	r2, [r3, #1]
	CAN_TxMsg(rns->rns_CANx,mainboard_TO_RNS,&insData_send,2);
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	6818      	ldr	r0, [r3, #0]
 800865c:	2302      	movs	r3, #2
 800865e:	4a0e      	ldr	r2, [pc, #56]	; (8008698 <RNSInit+0x5c>)
 8008660:	2117      	movs	r1, #23
 8008662:	f7fe fadb 	bl	8006c1c <CAN_TxMsg>

	rns->RNS_data.common_instruction = RNS_PENDING;
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	2200      	movs	r2, #0
 800866a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

	insData_send[0] = 1;
 800866e:	4b0a      	ldr	r3, [pc, #40]	; (8008698 <RNSInit+0x5c>)
 8008670:	2201      	movs	r2, #1
 8008672:	701a      	strb	r2, [r3, #0]
	insData_send[1] = RNS_RESET_POS;
 8008674:	4b08      	ldr	r3, [pc, #32]	; (8008698 <RNSInit+0x5c>)
 8008676:	2210      	movs	r2, #16
 8008678:	705a      	strb	r2, [r3, #1]
	CAN_TxMsg(rns->rns_CANx,mainboard_TO_RNS,&insData_send,2);
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	6818      	ldr	r0, [r3, #0]
 800867e:	2302      	movs	r3, #2
 8008680:	4a05      	ldr	r2, [pc, #20]	; (8008698 <RNSInit+0x5c>)
 8008682:	2117      	movs	r1, #23
 8008684:	f7fe faca 	bl	8006c1c <CAN_TxMsg>

	rns->RNS_data.common_instruction = RNS_WAITING;
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	2202      	movs	r2, #2
 800868c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8008690:	bf00      	nop
 8008692:	3708      	adds	r7, #8
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	20000eb0 	.word	0x20000eb0

0800869c <RNSSet>:
 * Function Return		: None
 * Function Example		: RNSSet(&RNS, RNS_F_KCD_PTD, 0.9956, 0.01/2000);
 */

void RNSSet(RNS_interface_t* rns, unsigned char parameter, ...)
{
 800869c:	b40e      	push	{r1, r2, r3}
 800869e:	b590      	push	{r4, r7, lr}
 80086a0:	b084      	sub	sp, #16
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
//	os_err=os_err;
//
//	OSMutexPend(CANSendMutex,0,&os_err);

	va_list value;
	rns->param.parameter = parameter;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	7f3a      	ldrb	r2, [r7, #28]
 80086aa:	761a      	strb	r2, [r3, #24]
	va_start(value, parameter);
 80086ac:	f107 0320 	add.w	r3, r7, #32
 80086b0:	60fb      	str	r3, [r7, #12]
	while(rns->RNS_data.common_instruction == RNS_WAITING);
 80086b2:	bf00      	nop
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	d0fa      	beq.n	80086b4 <RNSSet+0x18>
	if (parameter > RNS_PARAM_1){
 80086be:	7f3b      	ldrb	r3, [r7, #28]
 80086c0:	2b14      	cmp	r3, #20
 80086c2:	d922      	bls.n	800870a <RNSSet+0x6e>
		rns->param.param_buffer[0].data = va_arg(value, double);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3307      	adds	r3, #7
 80086c8:	f023 0307 	bic.w	r3, r3, #7
 80086cc:	f103 0208 	add.w	r2, r3, #8
 80086d0:	60fa      	str	r2, [r7, #12]
 80086d2:	cb18      	ldmia	r3, {r3, r4}
 80086d4:	4618      	mov	r0, r3
 80086d6:	4621      	mov	r1, r4
 80086d8:	f7f8 f940 	bl	800095c <__aeabi_d2f>
 80086dc:	4602      	mov	r2, r0
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	61da      	str	r2, [r3, #28]
		rns->param.param_buffer[1].data = 0;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f04f 0200 	mov.w	r2, #0
 80086e8:	621a      	str	r2, [r3, #32]
		rns->param.param_buffer[2].data = 0;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f04f 0200 	mov.w	r2, #0
 80086f0:	625a      	str	r2, [r3, #36]	; 0x24
		rns->param.param_buffer[3].data = 0;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f04f 0200 	mov.w	r2, #0
 80086f8:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	f04f 0200 	mov.w	r2, #0
 8008700:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f04f 0200 	mov.w	r2, #0
 8008708:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (parameter > RNS_PARAM_2){
 800870a:	7f3b      	ldrb	r3, [r7, #28]
 800870c:	2b19      	cmp	r3, #25
 800870e:	d91e      	bls.n	800874e <RNSSet+0xb2>
		rns->param.param_buffer[1].data = va_arg(value, double);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	3307      	adds	r3, #7
 8008714:	f023 0307 	bic.w	r3, r3, #7
 8008718:	f103 0208 	add.w	r2, r3, #8
 800871c:	60fa      	str	r2, [r7, #12]
 800871e:	cb18      	ldmia	r3, {r3, r4}
 8008720:	4618      	mov	r0, r3
 8008722:	4621      	mov	r1, r4
 8008724:	f7f8 f91a 	bl	800095c <__aeabi_d2f>
 8008728:	4602      	mov	r2, r0
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	621a      	str	r2, [r3, #32]
		rns->param.param_buffer[2].data = 0;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f04f 0200 	mov.w	r2, #0
 8008734:	625a      	str	r2, [r3, #36]	; 0x24
		rns->param.param_buffer[3].data = 0;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f04f 0200 	mov.w	r2, #0
 800873c:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f04f 0200 	mov.w	r2, #0
 8008744:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f04f 0200 	mov.w	r2, #0
 800874c:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (parameter > RNS_PARAM_3){
 800874e:	7f3b      	ldrb	r3, [r7, #28]
 8008750:	2b1d      	cmp	r3, #29
 8008752:	d91a      	bls.n	800878a <RNSSet+0xee>
		rns->param.param_buffer[2].data = va_arg(value, double);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	3307      	adds	r3, #7
 8008758:	f023 0307 	bic.w	r3, r3, #7
 800875c:	f103 0208 	add.w	r2, r3, #8
 8008760:	60fa      	str	r2, [r7, #12]
 8008762:	cb18      	ldmia	r3, {r3, r4}
 8008764:	4618      	mov	r0, r3
 8008766:	4621      	mov	r1, r4
 8008768:	f7f8 f8f8 	bl	800095c <__aeabi_d2f>
 800876c:	4602      	mov	r2, r0
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	625a      	str	r2, [r3, #36]	; 0x24
		rns->param.param_buffer[3].data = 0;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f04f 0200 	mov.w	r2, #0
 8008778:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f04f 0200 	mov.w	r2, #0
 8008780:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f04f 0200 	mov.w	r2, #0
 8008788:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (parameter > RNS_PARAM_4){
 800878a:	7f3b      	ldrb	r3, [r7, #28]
 800878c:	2b42      	cmp	r3, #66	; 0x42
 800878e:	d916      	bls.n	80087be <RNSSet+0x122>
		rns->param.param_buffer[3].data = va_arg(value, double);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	3307      	adds	r3, #7
 8008794:	f023 0307 	bic.w	r3, r3, #7
 8008798:	f103 0208 	add.w	r2, r3, #8
 800879c:	60fa      	str	r2, [r7, #12]
 800879e:	cb18      	ldmia	r3, {r3, r4}
 80087a0:	4618      	mov	r0, r3
 80087a2:	4621      	mov	r1, r4
 80087a4:	f7f8 f8da 	bl	800095c <__aeabi_d2f>
 80087a8:	4602      	mov	r2, r0
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	629a      	str	r2, [r3, #40]	; 0x28
		rns->param.param_buffer[4].data = 0;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f04f 0200 	mov.w	r2, #0
 80087b4:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f04f 0200 	mov.w	r2, #0
 80087bc:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (parameter > RNS_PARAM_5){
 80087be:	7f3b      	ldrb	r3, [r7, #28]
 80087c0:	2b4a      	cmp	r3, #74	; 0x4a
 80087c2:	d912      	bls.n	80087ea <RNSSet+0x14e>
		rns->param.param_buffer[4].data = va_arg(value,double);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	3307      	adds	r3, #7
 80087c8:	f023 0307 	bic.w	r3, r3, #7
 80087cc:	f103 0208 	add.w	r2, r3, #8
 80087d0:	60fa      	str	r2, [r7, #12]
 80087d2:	cb18      	ldmia	r3, {r3, r4}
 80087d4:	4618      	mov	r0, r3
 80087d6:	4621      	mov	r1, r4
 80087d8:	f7f8 f8c0 	bl	800095c <__aeabi_d2f>
 80087dc:	4602      	mov	r2, r0
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	62da      	str	r2, [r3, #44]	; 0x2c
		rns->param.param_buffer[5].data = 0;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f04f 0200 	mov.w	r2, #0
 80087e8:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (parameter > RNS_PARAM_6){
 80087ea:	7f3b      	ldrb	r3, [r7, #28]
 80087ec:	2b4c      	cmp	r3, #76	; 0x4c
 80087ee:	d90e      	bls.n	800880e <RNSSet+0x172>
		rns->param.param_buffer[5].data = va_arg(value, double);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	3307      	adds	r3, #7
 80087f4:	f023 0307 	bic.w	r3, r3, #7
 80087f8:	f103 0208 	add.w	r2, r3, #8
 80087fc:	60fa      	str	r2, [r7, #12]
 80087fe:	cb18      	ldmia	r3, {r3, r4}
 8008800:	4618      	mov	r0, r3
 8008802:	4621      	mov	r1, r4
 8008804:	f7f8 f8aa 	bl	800095c <__aeabi_d2f>
 8008808:	4602      	mov	r2, r0
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	631a      	str	r2, [r3, #48]	; 0x30
	}

	va_end(value);

	insData_send[0] = 17;
 800880e:	4b20      	ldr	r3, [pc, #128]	; (8008890 <RNSSet+0x1f4>)
 8008810:	2211      	movs	r2, #17
 8008812:	701a      	strb	r2, [r3, #0]
	insData_send[1] = rns->param.parameter;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	7e1a      	ldrb	r2, [r3, #24]
 8008818:	4b1d      	ldr	r3, [pc, #116]	; (8008890 <RNSSet+0x1f4>)
 800881a:	705a      	strb	r2, [r3, #1]

	CAN_TxMsg(rns->rns_CANx,mainboard_TO_RNS,&insData_send,2);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6818      	ldr	r0, [r3, #0]
 8008820:	2302      	movs	r3, #2
 8008822:	4a1b      	ldr	r2, [pc, #108]	; (8008890 <RNSSet+0x1f4>)
 8008824:	2117      	movs	r1, #23
 8008826:	f7fe f9f9 	bl	8006c1c <CAN_TxMsg>
	CAN_TxMsg(rns->rns_CANx,mainboard_TO_RNS_buf1,&(rns->param.param_buffer[0]),8);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6818      	ldr	r0, [r3, #0]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f103 021c 	add.w	r2, r3, #28
 8008834:	2308      	movs	r3, #8
 8008836:	2118      	movs	r1, #24
 8008838:	f7fe f9f0 	bl	8006c1c <CAN_TxMsg>
	CAN_TxMsg(rns->rns_CANx,mainboard_TO_RNS_buf2,&(rns->param.param_buffer[2]),8);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6818      	ldr	r0, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8008846:	2308      	movs	r3, #8
 8008848:	2119      	movs	r1, #25
 800884a:	f7fe f9e7 	bl	8006c1c <CAN_TxMsg>
	if(parameter > RNS_PARAM_5)
 800884e:	7f3b      	ldrb	r3, [r7, #28]
 8008850:	2b4a      	cmp	r3, #74	; 0x4a
 8008852:	d908      	bls.n	8008866 <RNSSet+0x1ca>
		CAN_TxMsg(rns->rns_CANx,mainboard_TO_RNS_buf3,&(rns->param.param_buffer[4]),8);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6818      	ldr	r0, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800885e:	2308      	movs	r3, #8
 8008860:	211a      	movs	r1, #26
 8008862:	f7fe f9db 	bl	8006c1c <CAN_TxMsg>

	rns->RNS_data.common_instruction = RNS_WAITING;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2202      	movs	r2, #2
 800886a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	while(rns->RNS_data.common_instruction == RNS_WAITING);
 800886e:	bf00      	nop
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8008876:	2b02      	cmp	r3, #2
 8008878:	d0fa      	beq.n	8008870 <RNSSet+0x1d4>
	UARTPrintString(UART5,"1\r\n");
 800887a:	4906      	ldr	r1, [pc, #24]	; (8008894 <RNSSet+0x1f8>)
 800887c:	4806      	ldr	r0, [pc, #24]	; (8008898 <RNSSet+0x1fc>)
 800887e:	f7fd fe61 	bl	8006544 <UARTPrintString>

//	OSMutexPost(CANSendMutex);
}
 8008882:	bf00      	nop
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800888c:	b003      	add	sp, #12
 800888e:	4770      	bx	lr
 8008890:	20000eb0 	.word	0x20000eb0
 8008894:	08009ba8 	.word	0x08009ba8
 8008898:	40005000 	.word	0x40005000

0800889c <Initialize>:

char uartbuff[500];
uint8_t mailbox = 0, buf2_flag = 0, buf2_flagC2 = 0;


void Initialize (void){
 800889c:	b580      	push	{r7, lr}
 800889e:	b088      	sub	sp, #32
 80088a0:	af08      	add	r7, sp, #32

	BIOSInit();
 80088a2:	f7fc feb9 	bl	8005618 <BIOSInit>

	GPIOPinsInit (LED1_PIN, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80088a6:	2301      	movs	r3, #1
 80088a8:	9301      	str	r3, [sp, #4]
 80088aa:	2302      	movs	r3, #2
 80088ac:	9300      	str	r3, [sp, #0]
 80088ae:	2300      	movs	r3, #0
 80088b0:	2201      	movs	r2, #1
 80088b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80088b6:	48bc      	ldr	r0, [pc, #752]	; (8008ba8 <Initialize+0x30c>)
 80088b8:	f7fa f8fc 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (LED2_PIN, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80088bc:	2301      	movs	r3, #1
 80088be:	9301      	str	r3, [sp, #4]
 80088c0:	2302      	movs	r3, #2
 80088c2:	9300      	str	r3, [sp, #0]
 80088c4:	2300      	movs	r3, #0
 80088c6:	2201      	movs	r2, #1
 80088c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80088cc:	48b6      	ldr	r0, [pc, #728]	; (8008ba8 <Initialize+0x30c>)
 80088ce:	f7fa f8f1 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (LED3_PIN, GPIO_Mode_OUT, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80088d2:	2301      	movs	r3, #1
 80088d4:	9301      	str	r3, [sp, #4]
 80088d6:	2302      	movs	r3, #2
 80088d8:	9300      	str	r3, [sp, #0]
 80088da:	2300      	movs	r3, #0
 80088dc:	2201      	movs	r2, #1
 80088de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80088e2:	48b1      	ldr	r0, [pc, #708]	; (8008ba8 <Initialize+0x30c>)
 80088e4:	f7fa f8e6 	bl	8002ab4 <GPIOPinsInit>

	GPIOPinsInit (PB1_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80088e8:	2301      	movs	r3, #1
 80088ea:	9301      	str	r3, [sp, #4]
 80088ec:	2302      	movs	r3, #2
 80088ee:	9300      	str	r3, [sp, #0]
 80088f0:	2300      	movs	r3, #0
 80088f2:	2200      	movs	r2, #0
 80088f4:	2180      	movs	r1, #128	; 0x80
 80088f6:	48ad      	ldr	r0, [pc, #692]	; (8008bac <Initialize+0x310>)
 80088f8:	f7fa f8dc 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (PB2_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80088fc:	2301      	movs	r3, #1
 80088fe:	9301      	str	r3, [sp, #4]
 8008900:	2302      	movs	r3, #2
 8008902:	9300      	str	r3, [sp, #0]
 8008904:	2300      	movs	r3, #0
 8008906:	2200      	movs	r2, #0
 8008908:	2101      	movs	r1, #1
 800890a:	48a9      	ldr	r0, [pc, #676]	; (8008bb0 <Initialize+0x314>)
 800890c:	f7fa f8d2 	bl	8002ab4 <GPIOPinsInit>

	/*Normal IOs*/
	GPIOPinsInit (IP1_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008910:	2301      	movs	r3, #1
 8008912:	9301      	str	r3, [sp, #4]
 8008914:	2302      	movs	r3, #2
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	2300      	movs	r3, #0
 800891a:	2200      	movs	r2, #0
 800891c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008920:	48a3      	ldr	r0, [pc, #652]	; (8008bb0 <Initialize+0x314>)
 8008922:	f7fa f8c7 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP2_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008926:	2301      	movs	r3, #1
 8008928:	9301      	str	r3, [sp, #4]
 800892a:	2302      	movs	r3, #2
 800892c:	9300      	str	r3, [sp, #0]
 800892e:	2300      	movs	r3, #0
 8008930:	2200      	movs	r2, #0
 8008932:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008936:	489e      	ldr	r0, [pc, #632]	; (8008bb0 <Initialize+0x314>)
 8008938:	f7fa f8bc 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP3_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 800893c:	2301      	movs	r3, #1
 800893e:	9301      	str	r3, [sp, #4]
 8008940:	2302      	movs	r3, #2
 8008942:	9300      	str	r3, [sp, #0]
 8008944:	2300      	movs	r3, #0
 8008946:	2200      	movs	r2, #0
 8008948:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800894c:	4898      	ldr	r0, [pc, #608]	; (8008bb0 <Initialize+0x314>)
 800894e:	f7fa f8b1 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP4_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008952:	2301      	movs	r3, #1
 8008954:	9301      	str	r3, [sp, #4]
 8008956:	2302      	movs	r3, #2
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	2300      	movs	r3, #0
 800895c:	2200      	movs	r2, #0
 800895e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008962:	4893      	ldr	r0, [pc, #588]	; (8008bb0 <Initialize+0x314>)
 8008964:	f7fa f8a6 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP5_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008968:	2301      	movs	r3, #1
 800896a:	9301      	str	r3, [sp, #4]
 800896c:	2302      	movs	r3, #2
 800896e:	9300      	str	r3, [sp, #0]
 8008970:	2300      	movs	r3, #0
 8008972:	2200      	movs	r2, #0
 8008974:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008978:	488c      	ldr	r0, [pc, #560]	; (8008bac <Initialize+0x310>)
 800897a:	f7fa f89b 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP6_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 800897e:	2301      	movs	r3, #1
 8008980:	9301      	str	r3, [sp, #4]
 8008982:	2302      	movs	r3, #2
 8008984:	9300      	str	r3, [sp, #0]
 8008986:	2300      	movs	r3, #0
 8008988:	2200      	movs	r2, #0
 800898a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800898e:	4887      	ldr	r0, [pc, #540]	; (8008bac <Initialize+0x310>)
 8008990:	f7fa f890 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP7_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008994:	2301      	movs	r3, #1
 8008996:	9301      	str	r3, [sp, #4]
 8008998:	2302      	movs	r3, #2
 800899a:	9300      	str	r3, [sp, #0]
 800899c:	2300      	movs	r3, #0
 800899e:	2200      	movs	r2, #0
 80089a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80089a4:	4883      	ldr	r0, [pc, #524]	; (8008bb4 <Initialize+0x318>)
 80089a6:	f7fa f885 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP8_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80089aa:	2301      	movs	r3, #1
 80089ac:	9301      	str	r3, [sp, #4]
 80089ae:	2302      	movs	r3, #2
 80089b0:	9300      	str	r3, [sp, #0]
 80089b2:	2300      	movs	r3, #0
 80089b4:	2200      	movs	r2, #0
 80089b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80089ba:	487e      	ldr	r0, [pc, #504]	; (8008bb4 <Initialize+0x318>)
 80089bc:	f7fa f87a 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP9_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80089c0:	2301      	movs	r3, #1
 80089c2:	9301      	str	r3, [sp, #4]
 80089c4:	2302      	movs	r3, #2
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	2300      	movs	r3, #0
 80089ca:	2200      	movs	r2, #0
 80089cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80089d0:	4875      	ldr	r0, [pc, #468]	; (8008ba8 <Initialize+0x30c>)
 80089d2:	f7fa f86f 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP10_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80089d6:	2301      	movs	r3, #1
 80089d8:	9301      	str	r3, [sp, #4]
 80089da:	2302      	movs	r3, #2
 80089dc:	9300      	str	r3, [sp, #0]
 80089de:	2300      	movs	r3, #0
 80089e0:	2200      	movs	r2, #0
 80089e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80089e6:	4874      	ldr	r0, [pc, #464]	; (8008bb8 <Initialize+0x31c>)
 80089e8:	f7fa f864 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP11_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 80089ec:	2301      	movs	r3, #1
 80089ee:	9301      	str	r3, [sp, #4]
 80089f0:	2302      	movs	r3, #2
 80089f2:	9300      	str	r3, [sp, #0]
 80089f4:	2300      	movs	r3, #0
 80089f6:	2200      	movs	r2, #0
 80089f8:	2108      	movs	r1, #8
 80089fa:	486e      	ldr	r0, [pc, #440]	; (8008bb4 <Initialize+0x318>)
 80089fc:	f7fa f85a 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP12_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a00:	2301      	movs	r3, #1
 8008a02:	9301      	str	r3, [sp, #4]
 8008a04:	2302      	movs	r3, #2
 8008a06:	9300      	str	r3, [sp, #0]
 8008a08:	2300      	movs	r3, #0
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	2110      	movs	r1, #16
 8008a0e:	4869      	ldr	r0, [pc, #420]	; (8008bb4 <Initialize+0x318>)
 8008a10:	f7fa f850 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP13_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a14:	2301      	movs	r3, #1
 8008a16:	9301      	str	r3, [sp, #4]
 8008a18:	2302      	movs	r3, #2
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	2200      	movs	r2, #0
 8008a20:	2180      	movs	r1, #128	; 0x80
 8008a22:	4864      	ldr	r0, [pc, #400]	; (8008bb4 <Initialize+0x318>)
 8008a24:	f7fa f846 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP14_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a28:	2301      	movs	r3, #1
 8008a2a:	9301      	str	r3, [sp, #4]
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	9300      	str	r3, [sp, #0]
 8008a30:	2300      	movs	r3, #0
 8008a32:	2200      	movs	r2, #0
 8008a34:	2120      	movs	r1, #32
 8008a36:	485d      	ldr	r0, [pc, #372]	; (8008bac <Initialize+0x310>)
 8008a38:	f7fa f83c 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP15_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	9301      	str	r3, [sp, #4]
 8008a40:	2302      	movs	r3, #2
 8008a42:	9300      	str	r3, [sp, #0]
 8008a44:	2300      	movs	r3, #0
 8008a46:	2200      	movs	r2, #0
 8008a48:	2140      	movs	r1, #64	; 0x40
 8008a4a:	4858      	ldr	r0, [pc, #352]	; (8008bac <Initialize+0x310>)
 8008a4c:	f7fa f832 	bl	8002ab4 <GPIOPinsInit>

	/*IOs with ADC*/
	//GPIOPinsInit (IP16_Analog1_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
	GPIOPinsInit (IP17_Analog2_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a50:	2301      	movs	r3, #1
 8008a52:	9301      	str	r3, [sp, #4]
 8008a54:	2302      	movs	r3, #2
 8008a56:	9300      	str	r3, [sp, #0]
 8008a58:	2300      	movs	r3, #0
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	2102      	movs	r1, #2
 8008a5e:	4852      	ldr	r0, [pc, #328]	; (8008ba8 <Initialize+0x30c>)
 8008a60:	f7fa f828 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP18_Analog3_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a64:	2301      	movs	r3, #1
 8008a66:	9301      	str	r3, [sp, #4]
 8008a68:	2302      	movs	r3, #2
 8008a6a:	9300      	str	r3, [sp, #0]
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	2200      	movs	r2, #0
 8008a70:	2104      	movs	r1, #4
 8008a72:	484d      	ldr	r0, [pc, #308]	; (8008ba8 <Initialize+0x30c>)
 8008a74:	f7fa f81e 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP19_Analog4_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a78:	2301      	movs	r3, #1
 8008a7a:	9301      	str	r3, [sp, #4]
 8008a7c:	2302      	movs	r3, #2
 8008a7e:	9300      	str	r3, [sp, #0]
 8008a80:	2300      	movs	r3, #0
 8008a82:	2200      	movs	r2, #0
 8008a84:	2108      	movs	r1, #8
 8008a86:	4848      	ldr	r0, [pc, #288]	; (8008ba8 <Initialize+0x30c>)
 8008a88:	f7fa f814 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP20_Analog7_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	9301      	str	r3, [sp, #4]
 8008a90:	2302      	movs	r3, #2
 8008a92:	9300      	str	r3, [sp, #0]
 8008a94:	2300      	movs	r3, #0
 8008a96:	2200      	movs	r2, #0
 8008a98:	2110      	movs	r1, #16
 8008a9a:	4843      	ldr	r0, [pc, #268]	; (8008ba8 <Initialize+0x30c>)
 8008a9c:	f7fa f80a 	bl	8002ab4 <GPIOPinsInit>
	GPIOPinsInit (IP21_Analog8_PIN, GPIO_Mode_IN, GPIO_OType_PP, GPIO_Speed_50MHz, GPIO_PuPd_UP);
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	9301      	str	r3, [sp, #4]
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	9300      	str	r3, [sp, #0]
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	2200      	movs	r2, #0
 8008aac:	2120      	movs	r1, #32
 8008aae:	483e      	ldr	r0, [pc, #248]	; (8008ba8 <Initialize+0x30c>)
 8008ab0:	f7fa f800 	bl	8002ab4 <GPIOPinsInit>

	MUXInit(&MUX, MUX1_INPUT_PIN, MUX1_S0_PIN, MUX1_S1_PIN, MUX1_S2_PIN);
 8008ab4:	2310      	movs	r3, #16
 8008ab6:	9304      	str	r3, [sp, #16]
 8008ab8:	4b3d      	ldr	r3, [pc, #244]	; (8008bb0 <Initialize+0x314>)
 8008aba:	9303      	str	r3, [sp, #12]
 8008abc:	2308      	movs	r3, #8
 8008abe:	9302      	str	r3, [sp, #8]
 8008ac0:	4b3b      	ldr	r3, [pc, #236]	; (8008bb0 <Initialize+0x314>)
 8008ac2:	9301      	str	r3, [sp, #4]
 8008ac4:	2304      	movs	r3, #4
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	4b39      	ldr	r3, [pc, #228]	; (8008bb0 <Initialize+0x314>)
 8008aca:	2202      	movs	r2, #2
 8008acc:	4938      	ldr	r1, [pc, #224]	; (8008bb0 <Initialize+0x314>)
 8008ace:	483b      	ldr	r0, [pc, #236]	; (8008bbc <Initialize+0x320>)
 8008ad0:	f7fa f880 	bl	8002bd4 <MUXInit>
	SHIFTREGInit (&SR, CASCADE_1, SR_SCK_PIN, SR_RCK_PIN, SR_SI_PIN);
 8008ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ad8:	9303      	str	r3, [sp, #12]
 8008ada:	4b35      	ldr	r3, [pc, #212]	; (8008bb0 <Initialize+0x314>)
 8008adc:	9302      	str	r3, [sp, #8]
 8008ade:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008ae2:	9301      	str	r3, [sp, #4]
 8008ae4:	4b32      	ldr	r3, [pc, #200]	; (8008bb0 <Initialize+0x314>)
 8008ae6:	9300      	str	r3, [sp, #0]
 8008ae8:	2380      	movs	r3, #128	; 0x80
 8008aea:	4a31      	ldr	r2, [pc, #196]	; (8008bb0 <Initialize+0x314>)
 8008aec:	2101      	movs	r1, #1
 8008aee:	4834      	ldr	r0, [pc, #208]	; (8008bc0 <Initialize+0x324>)
 8008af0:	f7fc fc98 	bl	8005424 <SHIFTREGInit>

//	I2C1Init (main_board_1, CLOCK_SPEED_400KHz, slave_rcv, PS4_rcv, 0);
//	I2C2Init (main_board_1, CLOCK_SPEED_400KHz, slave_rcv, PS4_rcv, 0);
	I2C3Init (main_board_1, CLOCK_SPEED_400KHz, slave_rcv, PS4_rcv, 0);
 8008af4:	2300      	movs	r3, #0
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	4b32      	ldr	r3, [pc, #200]	; (8008bc4 <Initialize+0x328>)
 8008afa:	4a33      	ldr	r2, [pc, #204]	; (8008bc8 <Initialize+0x32c>)
 8008afc:	4933      	ldr	r1, [pc, #204]	; (8008bcc <Initialize+0x330>)
 8008afe:	2008      	movs	r0, #8
 8008b00:	f7fe fd3c 	bl	800757c <I2C3Init>

	CANx_Init(CAN1, CAN1_Tx, CAN1_Rx, CAN_Filter_FIFO0,0,0,13,3,1,1);
 8008b04:	2301      	movs	r3, #1
 8008b06:	9307      	str	r3, [sp, #28]
 8008b08:	2301      	movs	r3, #1
 8008b0a:	9306      	str	r3, [sp, #24]
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	9305      	str	r3, [sp, #20]
 8008b10:	230d      	movs	r3, #13
 8008b12:	9304      	str	r3, [sp, #16]
 8008b14:	2300      	movs	r3, #0
 8008b16:	9303      	str	r3, [sp, #12]
 8008b18:	2300      	movs	r3, #0
 8008b1a:	9302      	str	r3, [sp, #8]
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	9301      	str	r3, [sp, #4]
 8008b20:	2301      	movs	r3, #1
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	4b23      	ldr	r3, [pc, #140]	; (8008bb4 <Initialize+0x318>)
 8008b26:	2202      	movs	r2, #2
 8008b28:	4922      	ldr	r1, [pc, #136]	; (8008bb4 <Initialize+0x318>)
 8008b2a:	4829      	ldr	r0, [pc, #164]	; (8008bd0 <Initialize+0x334>)
 8008b2c:	f7fd fd2c 	bl	8006588 <CANx_Init>
	CANx_Init(CAN2, CAN2_Tx, CAN2_Rx, CAN_Filter_FIFO1,0,0,27,4,1,2);
 8008b30:	2302      	movs	r3, #2
 8008b32:	9307      	str	r3, [sp, #28]
 8008b34:	2301      	movs	r3, #1
 8008b36:	9306      	str	r3, [sp, #24]
 8008b38:	2304      	movs	r3, #4
 8008b3a:	9305      	str	r3, [sp, #20]
 8008b3c:	231b      	movs	r3, #27
 8008b3e:	9304      	str	r3, [sp, #16]
 8008b40:	2300      	movs	r3, #0
 8008b42:	9303      	str	r3, [sp, #12]
 8008b44:	2300      	movs	r3, #0
 8008b46:	9302      	str	r3, [sp, #8]
 8008b48:	2301      	movs	r3, #1
 8008b4a:	9301      	str	r3, [sp, #4]
 8008b4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b50:	9300      	str	r3, [sp, #0]
 8008b52:	4b16      	ldr	r3, [pc, #88]	; (8008bac <Initialize+0x310>)
 8008b54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008b58:	4914      	ldr	r1, [pc, #80]	; (8008bac <Initialize+0x310>)
 8008b5a:	481e      	ldr	r0, [pc, #120]	; (8008bd4 <Initialize+0x338>)
 8008b5c:	f7fd fd14 	bl	8006588 <CANx_Init>

	UART2Init(115200, DISABLE, 0,0, UART2_Tx, UART2_Rx);
 8008b60:	2340      	movs	r3, #64	; 0x40
 8008b62:	9303      	str	r3, [sp, #12]
 8008b64:	4b13      	ldr	r3, [pc, #76]	; (8008bb4 <Initialize+0x318>)
 8008b66:	9302      	str	r3, [sp, #8]
 8008b68:	2320      	movs	r3, #32
 8008b6a:	9301      	str	r3, [sp, #4]
 8008b6c:	4b11      	ldr	r3, [pc, #68]	; (8008bb4 <Initialize+0x318>)
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	2300      	movs	r3, #0
 8008b72:	2200      	movs	r2, #0
 8008b74:	2100      	movs	r1, #0
 8008b76:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8008b7a:	f7fc fe9b 	bl	80058b4 <UART2Init>
	UART3Init(115200, DISABLE, 0,0, UART3_Tx, UART3_Rx);
 8008b7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008b82:	9303      	str	r3, [sp, #12]
 8008b84:	4b0b      	ldr	r3, [pc, #44]	; (8008bb4 <Initialize+0x318>)
 8008b86:	9302      	str	r3, [sp, #8]
 8008b88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008b8c:	9301      	str	r3, [sp, #4]
 8008b8e:	4b09      	ldr	r3, [pc, #36]	; (8008bb4 <Initialize+0x318>)
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	2300      	movs	r3, #0
 8008b94:	2200      	movs	r2, #0
 8008b96:	2100      	movs	r1, #0
 8008b98:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8008b9c:	f7fd f81c 	bl	8005bd8 <UART3Init>
	UART4Init(115200, DISABLE, 0,0, UART4_Tx, UART4_Rx);
 8008ba0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ba4:	9303      	str	r3, [sp, #12]
 8008ba6:	e017      	b.n	8008bd8 <Initialize+0x33c>
 8008ba8:	40020800 	.word	0x40020800
 8008bac:	40020400 	.word	0x40020400
 8008bb0:	40021000 	.word	0x40021000
 8008bb4:	40020c00 	.word	0x40020c00
 8008bb8:	40020000 	.word	0x40020000
 8008bbc:	200011d4 	.word	0x200011d4
 8008bc0:	200011a4 	.word	0x200011a4
 8008bc4:	08008e19 	.word	0x08008e19
 8008bc8:	08008df9 	.word	0x08008df9
 8008bcc:	00061a80 	.word	0x00061a80
 8008bd0:	40006400 	.word	0x40006400
 8008bd4:	40006800 	.word	0x40006800
 8008bd8:	4b6d      	ldr	r3, [pc, #436]	; (8008d90 <Initialize+0x4f4>)
 8008bda:	9302      	str	r3, [sp, #8]
 8008bdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008be0:	9301      	str	r3, [sp, #4]
 8008be2:	4b6b      	ldr	r3, [pc, #428]	; (8008d90 <Initialize+0x4f4>)
 8008be4:	9300      	str	r3, [sp, #0]
 8008be6:	2300      	movs	r3, #0
 8008be8:	2200      	movs	r2, #0
 8008bea:	2100      	movs	r1, #0
 8008bec:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8008bf0:	f7fd f984 	bl	8005efc <UART4Init>
	UART5Init(115200, DISABLE, 0,0, UART5_Tx, UART5_Rx);
 8008bf4:	2304      	movs	r3, #4
 8008bf6:	9303      	str	r3, [sp, #12]
 8008bf8:	4b66      	ldr	r3, [pc, #408]	; (8008d94 <Initialize+0x4f8>)
 8008bfa:	9302      	str	r3, [sp, #8]
 8008bfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c00:	9301      	str	r3, [sp, #4]
 8008c02:	4b63      	ldr	r3, [pc, #396]	; (8008d90 <Initialize+0x4f4>)
 8008c04:	9300      	str	r3, [sp, #0]
 8008c06:	2300      	movs	r3, #0
 8008c08:	2200      	movs	r2, #0
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8008c10:	f7fd fb06 	bl	8006220 <UART5Init>

	QEIInit(QEI1,5,5,QEI1_PLUSEA_PIN, QEI1_PLUSEB_PIN);
 8008c14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c18:	9302      	str	r3, [sp, #8]
 8008c1a:	4b5f      	ldr	r3, [pc, #380]	; (8008d98 <Initialize+0x4fc>)
 8008c1c:	9301      	str	r3, [sp, #4]
 8008c1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c22:	9300      	str	r3, [sp, #0]
 8008c24:	4b5c      	ldr	r3, [pc, #368]	; (8008d98 <Initialize+0x4fc>)
 8008c26:	2205      	movs	r2, #5
 8008c28:	2105      	movs	r1, #5
 8008c2a:	2001      	movs	r0, #1
 8008c2c:	f7fb f9ea 	bl	8004004 <QEIInit>
	QEIInit(QEI4,5,5,QEI4_PLUSEA_PIN, QEI4_PLUSEB_PIN);
 8008c30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008c34:	9302      	str	r3, [sp, #8]
 8008c36:	4b57      	ldr	r3, [pc, #348]	; (8008d94 <Initialize+0x4f8>)
 8008c38:	9301      	str	r3, [sp, #4]
 8008c3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c3e:	9300      	str	r3, [sp, #0]
 8008c40:	4b54      	ldr	r3, [pc, #336]	; (8008d94 <Initialize+0x4f8>)
 8008c42:	2205      	movs	r2, #5
 8008c44:	2105      	movs	r1, #5
 8008c46:	2004      	movs	r0, #4
 8008c48:	f7fb f9dc 	bl	8004004 <QEIInit>
	QEIInit(QEI6,5,5,QEI6_PLUSEA_PIN, QEI6_PLUSEB_PIN);
 8008c4c:	2380      	movs	r3, #128	; 0x80
 8008c4e:	9302      	str	r3, [sp, #8]
 8008c50:	4b4f      	ldr	r3, [pc, #316]	; (8008d90 <Initialize+0x4f4>)
 8008c52:	9301      	str	r3, [sp, #4]
 8008c54:	2340      	movs	r3, #64	; 0x40
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	4b4d      	ldr	r3, [pc, #308]	; (8008d90 <Initialize+0x4f4>)
 8008c5a:	2205      	movs	r2, #5
 8008c5c:	2105      	movs	r1, #5
 8008c5e:	2006      	movs	r0, #6
 8008c60:	f7fb f9d0 	bl	8004004 <QEIInit>

	PWMTimeBaseInit(TIM3, 20000, 84);//50Hz PWM
 8008c64:	2254      	movs	r2, #84	; 0x54
 8008c66:	f644 6120 	movw	r1, #20000	; 0x4e20
 8008c6a:	484c      	ldr	r0, [pc, #304]	; (8008d9c <Initialize+0x500>)
 8008c6c:	f7fa f922 	bl	8002eb4 <PWMTimeBaseInit>
	PWMChannelConfig(TIM3, PWM_CHANNEL_3, TIM3_CHANNEL3_PIN);
 8008c70:	2301      	movs	r3, #1
 8008c72:	4a4b      	ldr	r2, [pc, #300]	; (8008da0 <Initialize+0x504>)
 8008c74:	2102      	movs	r1, #2
 8008c76:	4849      	ldr	r0, [pc, #292]	; (8008d9c <Initialize+0x500>)
 8008c78:	f7fa f9c6 	bl	8003008 <PWMChannelConfig>
	PWMChannelConfig(TIM3, PWM_CHANNEL_4, TIM3_CHANNEL4_PIN);
 8008c7c:	2302      	movs	r3, #2
 8008c7e:	4a48      	ldr	r2, [pc, #288]	; (8008da0 <Initialize+0x504>)
 8008c80:	2103      	movs	r1, #3
 8008c82:	4846      	ldr	r0, [pc, #280]	; (8008d9c <Initialize+0x500>)
 8008c84:	f7fa f9c0 	bl	8003008 <PWMChannelConfig>

	PWMTimeBaseInit(TIM5, 20000, 84);//50Hz PWM
 8008c88:	2254      	movs	r2, #84	; 0x54
 8008c8a:	f644 6120 	movw	r1, #20000	; 0x4e20
 8008c8e:	4845      	ldr	r0, [pc, #276]	; (8008da4 <Initialize+0x508>)
 8008c90:	f7fa f910 	bl	8002eb4 <PWMTimeBaseInit>
	PWMChannelConfig(TIM5, PWM_CHANNEL_1, TIM5_CHANNEL1_PIN);
 8008c94:	2301      	movs	r3, #1
 8008c96:	4a44      	ldr	r2, [pc, #272]	; (8008da8 <Initialize+0x50c>)
 8008c98:	2100      	movs	r1, #0
 8008c9a:	4842      	ldr	r0, [pc, #264]	; (8008da4 <Initialize+0x508>)
 8008c9c:	f7fa f9b4 	bl	8003008 <PWMChannelConfig>
	PWMChannelConfig(TIM5, PWM_CHANNEL_2, TIM5_CHANNEL2_PIN);
 8008ca0:	2302      	movs	r3, #2
 8008ca2:	4a41      	ldr	r2, [pc, #260]	; (8008da8 <Initialize+0x50c>)
 8008ca4:	2101      	movs	r1, #1
 8008ca6:	483f      	ldr	r0, [pc, #252]	; (8008da4 <Initialize+0x508>)
 8008ca8:	f7fa f9ae 	bl	8003008 <PWMChannelConfig>
	PWMChannelConfig(TIM5, PWM_CHANNEL_3, TIM5_CHANNEL3_PIN);
 8008cac:	2304      	movs	r3, #4
 8008cae:	4a3e      	ldr	r2, [pc, #248]	; (8008da8 <Initialize+0x50c>)
 8008cb0:	2102      	movs	r1, #2
 8008cb2:	483c      	ldr	r0, [pc, #240]	; (8008da4 <Initialize+0x508>)
 8008cb4:	f7fa f9a8 	bl	8003008 <PWMChannelConfig>
	PWMChannelConfig(TIM5, PWM_CHANNEL_4, TIM5_CHANNEL4_PIN);
 8008cb8:	2308      	movs	r3, #8
 8008cba:	4a3b      	ldr	r2, [pc, #236]	; (8008da8 <Initialize+0x50c>)
 8008cbc:	2103      	movs	r1, #3
 8008cbe:	4839      	ldr	r0, [pc, #228]	; (8008da4 <Initialize+0x508>)
 8008cc0:	f7fa f9a2 	bl	8003008 <PWMChannelConfig>

	PWMTimeBaseInit(TIM9, 20000, 168);//50Hz PWM
 8008cc4:	22a8      	movs	r2, #168	; 0xa8
 8008cc6:	f644 6120 	movw	r1, #20000	; 0x4e20
 8008cca:	4838      	ldr	r0, [pc, #224]	; (8008dac <Initialize+0x510>)
 8008ccc:	f7fa f8f2 	bl	8002eb4 <PWMTimeBaseInit>
	PWMChannelConfig(TIM9, PWM_CHANNEL_1, TIM9_CHANNEL1_PIN);
 8008cd0:	2320      	movs	r3, #32
 8008cd2:	4a31      	ldr	r2, [pc, #196]	; (8008d98 <Initialize+0x4fc>)
 8008cd4:	2100      	movs	r1, #0
 8008cd6:	4835      	ldr	r0, [pc, #212]	; (8008dac <Initialize+0x510>)
 8008cd8:	f7fa f996 	bl	8003008 <PWMChannelConfig>
	PWMChannelConfig(TIM9, PWM_CHANNEL_2, TIM9_CHANNEL2_PIN);
 8008cdc:	2340      	movs	r3, #64	; 0x40
 8008cde:	4a2e      	ldr	r2, [pc, #184]	; (8008d98 <Initialize+0x4fc>)
 8008ce0:	2101      	movs	r1, #1
 8008ce2:	4832      	ldr	r0, [pc, #200]	; (8008dac <Initialize+0x510>)
 8008ce4:	f7fa f990 	bl	8003008 <PWMChannelConfig>

	BDCInit(&BDC1, &(TIM3->CCR4), SHIFTREG, &(SR.cast[1]), Bit6, Bit7);
 8008ce8:	2380      	movs	r3, #128	; 0x80
 8008cea:	9301      	str	r3, [sp, #4]
 8008cec:	2340      	movs	r3, #64	; 0x40
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	4b2f      	ldr	r3, [pc, #188]	; (8008db0 <Initialize+0x514>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	492f      	ldr	r1, [pc, #188]	; (8008db4 <Initialize+0x518>)
 8008cf6:	4830      	ldr	r0, [pc, #192]	; (8008db8 <Initialize+0x51c>)
 8008cf8:	f7f9 fe76 	bl	80029e8 <BDCInit>
	BDCInit(&BDC2, &(TIM3->CCR3), SHIFTREG, &(SR.cast[1]), Bit4, Bit5);
 8008cfc:	2320      	movs	r3, #32
 8008cfe:	9301      	str	r3, [sp, #4]
 8008d00:	2310      	movs	r3, #16
 8008d02:	9300      	str	r3, [sp, #0]
 8008d04:	4b2a      	ldr	r3, [pc, #168]	; (8008db0 <Initialize+0x514>)
 8008d06:	2200      	movs	r2, #0
 8008d08:	492c      	ldr	r1, [pc, #176]	; (8008dbc <Initialize+0x520>)
 8008d0a:	482d      	ldr	r0, [pc, #180]	; (8008dc0 <Initialize+0x524>)
 8008d0c:	f7f9 fe6c 	bl	80029e8 <BDCInit>
	BDCInit(&BDC3, &(TIM9->CCR1), SHIFTREG, &(SR.cast[1]), Bit2, Bit3);
 8008d10:	2308      	movs	r3, #8
 8008d12:	9301      	str	r3, [sp, #4]
 8008d14:	2304      	movs	r3, #4
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	4b25      	ldr	r3, [pc, #148]	; (8008db0 <Initialize+0x514>)
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	4929      	ldr	r1, [pc, #164]	; (8008dc4 <Initialize+0x528>)
 8008d1e:	482a      	ldr	r0, [pc, #168]	; (8008dc8 <Initialize+0x52c>)
 8008d20:	f7f9 fe62 	bl	80029e8 <BDCInit>
	BDCInit(&BDC4, &(TIM9->CCR2), SHIFTREG, &(SR.cast[1]), Bit0, Bit1);
 8008d24:	2302      	movs	r3, #2
 8008d26:	9301      	str	r3, [sp, #4]
 8008d28:	2301      	movs	r3, #1
 8008d2a:	9300      	str	r3, [sp, #0]
 8008d2c:	4b20      	ldr	r3, [pc, #128]	; (8008db0 <Initialize+0x514>)
 8008d2e:	2200      	movs	r2, #0
 8008d30:	4926      	ldr	r1, [pc, #152]	; (8008dcc <Initialize+0x530>)
 8008d32:	4827      	ldr	r0, [pc, #156]	; (8008dd0 <Initialize+0x534>)
 8008d34:	f7f9 fe58 	bl	80029e8 <BDCInit>
	BDCInit(&BDC5, &(TIM5->CCR4), SHIFTREG, &(SR.cast[0]), Bit6, Bit7);
 8008d38:	2380      	movs	r3, #128	; 0x80
 8008d3a:	9301      	str	r3, [sp, #4]
 8008d3c:	2340      	movs	r3, #64	; 0x40
 8008d3e:	9300      	str	r3, [sp, #0]
 8008d40:	4b24      	ldr	r3, [pc, #144]	; (8008dd4 <Initialize+0x538>)
 8008d42:	2200      	movs	r2, #0
 8008d44:	4924      	ldr	r1, [pc, #144]	; (8008dd8 <Initialize+0x53c>)
 8008d46:	4825      	ldr	r0, [pc, #148]	; (8008ddc <Initialize+0x540>)
 8008d48:	f7f9 fe4e 	bl	80029e8 <BDCInit>
	BDCInit(&BDC6, &(TIM5->CCR3), SHIFTREG, &(SR.cast[0]), Bit4, Bit5);
 8008d4c:	2320      	movs	r3, #32
 8008d4e:	9301      	str	r3, [sp, #4]
 8008d50:	2310      	movs	r3, #16
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	4b1f      	ldr	r3, [pc, #124]	; (8008dd4 <Initialize+0x538>)
 8008d56:	2200      	movs	r2, #0
 8008d58:	4921      	ldr	r1, [pc, #132]	; (8008de0 <Initialize+0x544>)
 8008d5a:	4822      	ldr	r0, [pc, #136]	; (8008de4 <Initialize+0x548>)
 8008d5c:	f7f9 fe44 	bl	80029e8 <BDCInit>
	BDCInit(&BDC7, &(TIM5->CCR2), SHIFTREG, &(SR.cast[0]), Bit2, Bit3);
 8008d60:	2308      	movs	r3, #8
 8008d62:	9301      	str	r3, [sp, #4]
 8008d64:	2304      	movs	r3, #4
 8008d66:	9300      	str	r3, [sp, #0]
 8008d68:	4b1a      	ldr	r3, [pc, #104]	; (8008dd4 <Initialize+0x538>)
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	491e      	ldr	r1, [pc, #120]	; (8008de8 <Initialize+0x54c>)
 8008d6e:	481f      	ldr	r0, [pc, #124]	; (8008dec <Initialize+0x550>)
 8008d70:	f7f9 fe3a 	bl	80029e8 <BDCInit>
	BDCInit(&BDC8, &(TIM5->CCR1), SHIFTREG, &(SR.cast[0]), Bit0, Bit1);
 8008d74:	2302      	movs	r3, #2
 8008d76:	9301      	str	r3, [sp, #4]
 8008d78:	2301      	movs	r3, #1
 8008d7a:	9300      	str	r3, [sp, #0]
 8008d7c:	4b15      	ldr	r3, [pc, #84]	; (8008dd4 <Initialize+0x538>)
 8008d7e:	2200      	movs	r2, #0
 8008d80:	491b      	ldr	r1, [pc, #108]	; (8008df0 <Initialize+0x554>)
 8008d82:	481c      	ldr	r0, [pc, #112]	; (8008df4 <Initialize+0x558>)
 8008d84:	f7f9 fe30 	bl	80029e8 <BDCInit>

}
 8008d88:	bf00      	nop
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	40020800 	.word	0x40020800
 8008d94:	40020c00 	.word	0x40020c00
 8008d98:	40021000 	.word	0x40021000
 8008d9c:	40000400 	.word	0x40000400
 8008da0:	40020400 	.word	0x40020400
 8008da4:	40000c00 	.word	0x40000c00
 8008da8:	40020000 	.word	0x40020000
 8008dac:	40014000 	.word	0x40014000
 8008db0:	200011c0 	.word	0x200011c0
 8008db4:	40000440 	.word	0x40000440
 8008db8:	200013b4 	.word	0x200013b4
 8008dbc:	4000043c 	.word	0x4000043c
 8008dc0:	20000f20 	.word	0x20000f20
 8008dc4:	40014034 	.word	0x40014034
 8008dc8:	20000ed0 	.word	0x20000ed0
 8008dcc:	40014038 	.word	0x40014038
 8008dd0:	20001224 	.word	0x20001224
 8008dd4:	200011bc 	.word	0x200011bc
 8008dd8:	40000c40 	.word	0x40000c40
 8008ddc:	20001394 	.word	0x20001394
 8008de0:	40000c3c 	.word	0x40000c3c
 8008de4:	2000124c 	.word	0x2000124c
 8008de8:	40000c38 	.word	0x40000c38
 8008dec:	2000126c 	.word	0x2000126c
 8008df0:	40000c34 	.word	0x40000c34
 8008df4:	20000efc 	.word	0x20000efc

08008df8 <slave_rcv>:

void slave_rcv(unsigned char length, unsigned char *pdata)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	4603      	mov	r3, r0
 8008e00:	6039      	str	r1, [r7, #0]
 8008e02:	71fb      	strb	r3, [r7, #7]

	switch (pdata[0]) {
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	2b08      	cmp	r3, #8

		case main_board_1:

			break;
 8008e0a:	bf00      	nop

	}
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <PS4_rcv>:


void PS4_rcv(unsigned char length, unsigned char *pdata){
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	4603      	mov	r3, r0
 8008e20:	6039      	str	r1, [r7, #0]
 8008e22:	71fb      	strb	r3, [r7, #7]

	memcpy(&ps4.ReceiveBuffer[0], &pdata[0], length);
 8008e24:	79fb      	ldrb	r3, [r7, #7]
 8008e26:	461a      	mov	r2, r3
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	4803      	ldr	r0, [pc, #12]	; (8008e38 <PS4_rcv+0x20>)
 8008e2c:	f000 fea4 	bl	8009b78 <memcpy>

}
 8008e30:	bf00      	nop
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	20001328 	.word	0x20001328

08008e3c <CAN1_RX0_IRQHandler>:


void CAN1_RX0_IRQHandler()
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	af00      	add	r7, sp, #0
	if(CAN_GetITStatus(CAN1, CAN_IT_FMP0) == SET){
 8008e40:	2102      	movs	r1, #2
 8008e42:	4839      	ldr	r0, [pc, #228]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008e44:	f7f8 fa5c 	bl	8001300 <CAN_GetITStatus>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d104      	bne.n	8008e58 <CAN1_RX0_IRQHandler+0x1c>
		CAN_Receive(CAN1, CAN_FIFO0, &CAN1_RxMessage);
 8008e4e:	4a37      	ldr	r2, [pc, #220]	; (8008f2c <CAN1_RX0_IRQHandler+0xf0>)
 8008e50:	2100      	movs	r1, #0
 8008e52:	4835      	ldr	r0, [pc, #212]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008e54:	f7f8 f93e 	bl	80010d4 <CAN_Receive>
	}
	switch(CAN1_RxMessage.StdId){
 8008e58:	4b34      	ldr	r3, [pc, #208]	; (8008f2c <CAN1_RX0_IRQHandler+0xf0>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	3b14      	subs	r3, #20
 8008e5e:	2b07      	cmp	r3, #7
 8008e60:	d830      	bhi.n	8008ec4 <CAN1_RX0_IRQHandler+0x88>
 8008e62:	a201      	add	r2, pc, #4	; (adr r2, 8008e68 <CAN1_RX0_IRQHandler+0x2c>)
 8008e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e68:	08008e89 	.word	0x08008e89
 8008e6c:	08008e9f 	.word	0x08008e9f
 8008e70:	08008eaf 	.word	0x08008eaf
 8008e74:	08008ec5 	.word	0x08008ec5
 8008e78:	08008ec5 	.word	0x08008ec5
 8008e7c:	08008ec5 	.word	0x08008ec5
 8008e80:	08008ec5 	.word	0x08008ec5
 8008e84:	08008ec5 	.word	0x08008ec5
		case RNS_TO_mainboard:
			memcpy(&insData_receive, &CAN1_RxMessage.Data, CAN1_RxMessage.DLC);
 8008e88:	4b28      	ldr	r3, [pc, #160]	; (8008f2c <CAN1_RX0_IRQHandler+0xf0>)
 8008e8a:	7a9b      	ldrb	r3, [r3, #10]
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	4928      	ldr	r1, [pc, #160]	; (8008f30 <CAN1_RX0_IRQHandler+0xf4>)
 8008e90:	4828      	ldr	r0, [pc, #160]	; (8008f34 <CAN1_RX0_IRQHandler+0xf8>)
 8008e92:	f000 fe71 	bl	8009b78 <memcpy>
			buf2_flag = 0;
 8008e96:	4b28      	ldr	r3, [pc, #160]	; (8008f38 <CAN1_RX0_IRQHandler+0xfc>)
 8008e98:	2200      	movs	r2, #0
 8008e9a:	701a      	strb	r2, [r3, #0]

			break;
 8008e9c:	e013      	b.n	8008ec6 <CAN1_RX0_IRQHandler+0x8a>
		case RNS_TO_mainboard_buf1:
			memcpy(&buf1_receive, &CAN1_RxMessage.Data, CAN1_RxMessage.DLC);
 8008e9e:	4b23      	ldr	r3, [pc, #140]	; (8008f2c <CAN1_RX0_IRQHandler+0xf0>)
 8008ea0:	7a9b      	ldrb	r3, [r3, #10]
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	4922      	ldr	r1, [pc, #136]	; (8008f30 <CAN1_RX0_IRQHandler+0xf4>)
 8008ea6:	4825      	ldr	r0, [pc, #148]	; (8008f3c <CAN1_RX0_IRQHandler+0x100>)
 8008ea8:	f000 fe66 	bl	8009b78 <memcpy>

			break;
 8008eac:	e00b      	b.n	8008ec6 <CAN1_RX0_IRQHandler+0x8a>
		case RNS_TO_mainboard_buf2:
			memcpy(&buf2_receive, &CAN1_RxMessage.Data, CAN1_RxMessage.DLC);
 8008eae:	4b1f      	ldr	r3, [pc, #124]	; (8008f2c <CAN1_RX0_IRQHandler+0xf0>)
 8008eb0:	7a9b      	ldrb	r3, [r3, #10]
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	491e      	ldr	r1, [pc, #120]	; (8008f30 <CAN1_RX0_IRQHandler+0xf4>)
 8008eb6:	4822      	ldr	r0, [pc, #136]	; (8008f40 <CAN1_RX0_IRQHandler+0x104>)
 8008eb8:	f000 fe5e 	bl	8009b78 <memcpy>
			buf2_flag = 1;
 8008ebc:	4b1e      	ldr	r3, [pc, #120]	; (8008f38 <CAN1_RX0_IRQHandler+0xfc>)
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	701a      	strb	r2, [r3, #0]
			break;
 8008ec2:	e000      	b.n	8008ec6 <CAN1_RX0_IRQHandler+0x8a>
		case XY_feedback_state :
			break;
		default:
			break;
 8008ec4:	bf00      	nop
	}
	CAN_PROCESS();
 8008ec6:	f000 f8e9 	bl	800909c <CAN_PROCESS>
	CAN_ClearITPendingBit(CAN1, CAN_IT_FF0);
 8008eca:	2104      	movs	r1, #4
 8008ecc:	4816      	ldr	r0, [pc, #88]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008ece:	f7f8 fae1 	bl	8001494 <CAN_ClearITPendingBit>
	CAN_ClearFlag(CAN1, CAN_FLAG_EWG);
 8008ed2:	491c      	ldr	r1, [pc, #112]	; (8008f44 <CAN1_RX0_IRQHandler+0x108>)
 8008ed4:	4814      	ldr	r0, [pc, #80]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008ed6:	f7f8 f9d9 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_EPV);
 8008eda:	491b      	ldr	r1, [pc, #108]	; (8008f48 <CAN1_RX0_IRQHandler+0x10c>)
 8008edc:	4812      	ldr	r0, [pc, #72]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008ede:	f7f8 f9d5 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_BOF);
 8008ee2:	491a      	ldr	r1, [pc, #104]	; (8008f4c <CAN1_RX0_IRQHandler+0x110>)
 8008ee4:	4810      	ldr	r0, [pc, #64]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008ee6:	f7f8 f9d1 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_LEC);
 8008eea:	4919      	ldr	r1, [pc, #100]	; (8008f50 <CAN1_RX0_IRQHandler+0x114>)
 8008eec:	480e      	ldr	r0, [pc, #56]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008eee:	f7f8 f9cd 	bl	800128c <CAN_ClearFlag>

	CAN_ClearFlag(CAN1, CAN_FLAG_FMP0);
 8008ef2:	4918      	ldr	r1, [pc, #96]	; (8008f54 <CAN1_RX0_IRQHandler+0x118>)
 8008ef4:	480c      	ldr	r0, [pc, #48]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008ef6:	f7f8 f9c9 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_FF0);
 8008efa:	4917      	ldr	r1, [pc, #92]	; (8008f58 <CAN1_RX0_IRQHandler+0x11c>)
 8008efc:	480a      	ldr	r0, [pc, #40]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008efe:	f7f8 f9c5 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_FOV0);
 8008f02:	4916      	ldr	r1, [pc, #88]	; (8008f5c <CAN1_RX0_IRQHandler+0x120>)
 8008f04:	4808      	ldr	r0, [pc, #32]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008f06:	f7f8 f9c1 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_FMP1);
 8008f0a:	4915      	ldr	r1, [pc, #84]	; (8008f60 <CAN1_RX0_IRQHandler+0x124>)
 8008f0c:	4806      	ldr	r0, [pc, #24]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008f0e:	f7f8 f9bd 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_FF1);
 8008f12:	4914      	ldr	r1, [pc, #80]	; (8008f64 <CAN1_RX0_IRQHandler+0x128>)
 8008f14:	4804      	ldr	r0, [pc, #16]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008f16:	f7f8 f9b9 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN1, CAN_FLAG_FOV1);
 8008f1a:	4913      	ldr	r1, [pc, #76]	; (8008f68 <CAN1_RX0_IRQHandler+0x12c>)
 8008f1c:	4802      	ldr	r0, [pc, #8]	; (8008f28 <CAN1_RX0_IRQHandler+0xec>)
 8008f1e:	f7f8 f9b5 	bl	800128c <CAN_ClearFlag>
}
 8008f22:	bf00      	nop
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	bf00      	nop
 8008f28:	40006400 	.word	0x40006400
 8008f2c:	200001bc 	.word	0x200001bc
 8008f30:	200001c7 	.word	0x200001c7
 8008f34:	20000ecc 	.word	0x20000ecc
 8008f38:	20000040 	.word	0x20000040
 8008f3c:	200012e4 	.word	0x200012e4
 8008f40:	2000131c 	.word	0x2000131c
 8008f44:	10f00001 	.word	0x10f00001
 8008f48:	10f00002 	.word	0x10f00002
 8008f4c:	10f00004 	.word	0x10f00004
 8008f50:	30f00070 	.word	0x30f00070
 8008f54:	12000003 	.word	0x12000003
 8008f58:	32000008 	.word	0x32000008
 8008f5c:	32000010 	.word	0x32000010
 8008f60:	14000003 	.word	0x14000003
 8008f64:	34000008 	.word	0x34000008
 8008f68:	34000010 	.word	0x34000010

08008f6c <CAN2_RX1_IRQHandler>:
//using
void CAN2_RX1_IRQHandler()
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	af00      	add	r7, sp, #0
	if(CAN_GetITStatus(CAN2, CAN_IT_FMP0) == SET){
 8008f70:	2102      	movs	r1, #2
 8008f72:	4839      	ldr	r0, [pc, #228]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8008f74:	f7f8 f9c4 	bl	8001300 <CAN_GetITStatus>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b01      	cmp	r3, #1
 8008f7c:	d104      	bne.n	8008f88 <CAN2_RX1_IRQHandler+0x1c>
		CAN_Receive(CAN2, CAN_FIFO1, &CAN2_RxMessage);
 8008f7e:	4a37      	ldr	r2, [pc, #220]	; (800905c <CAN2_RX1_IRQHandler+0xf0>)
 8008f80:	2101      	movs	r1, #1
 8008f82:	4835      	ldr	r0, [pc, #212]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8008f84:	f7f8 f8a6 	bl	80010d4 <CAN_Receive>
	}
	switch(CAN2_RxMessage.StdId){
 8008f88:	4b34      	ldr	r3, [pc, #208]	; (800905c <CAN2_RX1_IRQHandler+0xf0>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	3b14      	subs	r3, #20
 8008f8e:	2b07      	cmp	r3, #7
 8008f90:	d830      	bhi.n	8008ff4 <CAN2_RX1_IRQHandler+0x88>
 8008f92:	a201      	add	r2, pc, #4	; (adr r2, 8008f98 <CAN2_RX1_IRQHandler+0x2c>)
 8008f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f98:	08008fb9 	.word	0x08008fb9
 8008f9c:	08008fcf 	.word	0x08008fcf
 8008fa0:	08008fdf 	.word	0x08008fdf
 8008fa4:	08008ff5 	.word	0x08008ff5
 8008fa8:	08008ff5 	.word	0x08008ff5
 8008fac:	08008ff5 	.word	0x08008ff5
 8008fb0:	08008ff5 	.word	0x08008ff5
 8008fb4:	08008ff5 	.word	0x08008ff5
		case RNS_TO_mainboard:
			memcpy(&insData_receive, &CAN2_RxMessage.Data, CAN2_RxMessage.DLC);
 8008fb8:	4b28      	ldr	r3, [pc, #160]	; (800905c <CAN2_RX1_IRQHandler+0xf0>)
 8008fba:	7a9b      	ldrb	r3, [r3, #10]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	4928      	ldr	r1, [pc, #160]	; (8009060 <CAN2_RX1_IRQHandler+0xf4>)
 8008fc0:	4828      	ldr	r0, [pc, #160]	; (8009064 <CAN2_RX1_IRQHandler+0xf8>)
 8008fc2:	f000 fdd9 	bl	8009b78 <memcpy>
			buf2_flag = 0;
 8008fc6:	4b28      	ldr	r3, [pc, #160]	; (8009068 <CAN2_RX1_IRQHandler+0xfc>)
 8008fc8:	2200      	movs	r2, #0
 8008fca:	701a      	strb	r2, [r3, #0]

			break;
 8008fcc:	e013      	b.n	8008ff6 <CAN2_RX1_IRQHandler+0x8a>
		case RNS_TO_mainboard_buf1:
			memcpy(&buf1_receive, &CAN2_RxMessage.Data, CAN2_RxMessage.DLC);
 8008fce:	4b23      	ldr	r3, [pc, #140]	; (800905c <CAN2_RX1_IRQHandler+0xf0>)
 8008fd0:	7a9b      	ldrb	r3, [r3, #10]
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	4922      	ldr	r1, [pc, #136]	; (8009060 <CAN2_RX1_IRQHandler+0xf4>)
 8008fd6:	4825      	ldr	r0, [pc, #148]	; (800906c <CAN2_RX1_IRQHandler+0x100>)
 8008fd8:	f000 fdce 	bl	8009b78 <memcpy>

			break;
 8008fdc:	e00b      	b.n	8008ff6 <CAN2_RX1_IRQHandler+0x8a>
		case RNS_TO_mainboard_buf2:
			memcpy(&buf2_receive, &CAN2_RxMessage.Data, CAN2_RxMessage.DLC);
 8008fde:	4b1f      	ldr	r3, [pc, #124]	; (800905c <CAN2_RX1_IRQHandler+0xf0>)
 8008fe0:	7a9b      	ldrb	r3, [r3, #10]
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	491e      	ldr	r1, [pc, #120]	; (8009060 <CAN2_RX1_IRQHandler+0xf4>)
 8008fe6:	4822      	ldr	r0, [pc, #136]	; (8009070 <CAN2_RX1_IRQHandler+0x104>)
 8008fe8:	f000 fdc6 	bl	8009b78 <memcpy>
			buf2_flag = 1;
 8008fec:	4b1e      	ldr	r3, [pc, #120]	; (8009068 <CAN2_RX1_IRQHandler+0xfc>)
 8008fee:	2201      	movs	r2, #1
 8008ff0:	701a      	strb	r2, [r3, #0]
			break;
 8008ff2:	e000      	b.n	8008ff6 <CAN2_RX1_IRQHandler+0x8a>

		case XY_feedback_state :

			break;
		default:
			break;
 8008ff4:	bf00      	nop
	}
	CAN_PROCESS();
 8008ff6:	f000 f851 	bl	800909c <CAN_PROCESS>
	CAN_ClearITPendingBit(CAN2, CAN_IT_FF1);
 8008ffa:	2120      	movs	r1, #32
 8008ffc:	4816      	ldr	r0, [pc, #88]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8008ffe:	f7f8 fa49 	bl	8001494 <CAN_ClearITPendingBit>
	CAN_ClearFlag(CAN2, CAN_FLAG_EWG);
 8009002:	491c      	ldr	r1, [pc, #112]	; (8009074 <CAN2_RX1_IRQHandler+0x108>)
 8009004:	4814      	ldr	r0, [pc, #80]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8009006:	f7f8 f941 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_EPV);
 800900a:	491b      	ldr	r1, [pc, #108]	; (8009078 <CAN2_RX1_IRQHandler+0x10c>)
 800900c:	4812      	ldr	r0, [pc, #72]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 800900e:	f7f8 f93d 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_BOF);
 8009012:	491a      	ldr	r1, [pc, #104]	; (800907c <CAN2_RX1_IRQHandler+0x110>)
 8009014:	4810      	ldr	r0, [pc, #64]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8009016:	f7f8 f939 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_LEC);
 800901a:	4919      	ldr	r1, [pc, #100]	; (8009080 <CAN2_RX1_IRQHandler+0x114>)
 800901c:	480e      	ldr	r0, [pc, #56]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 800901e:	f7f8 f935 	bl	800128c <CAN_ClearFlag>

	CAN_ClearFlag(CAN2, CAN_FLAG_FMP0);
 8009022:	4918      	ldr	r1, [pc, #96]	; (8009084 <CAN2_RX1_IRQHandler+0x118>)
 8009024:	480c      	ldr	r0, [pc, #48]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8009026:	f7f8 f931 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_FF0);
 800902a:	4917      	ldr	r1, [pc, #92]	; (8009088 <CAN2_RX1_IRQHandler+0x11c>)
 800902c:	480a      	ldr	r0, [pc, #40]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 800902e:	f7f8 f92d 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_FOV0);
 8009032:	4916      	ldr	r1, [pc, #88]	; (800908c <CAN2_RX1_IRQHandler+0x120>)
 8009034:	4808      	ldr	r0, [pc, #32]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8009036:	f7f8 f929 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_FMP1);
 800903a:	4915      	ldr	r1, [pc, #84]	; (8009090 <CAN2_RX1_IRQHandler+0x124>)
 800903c:	4806      	ldr	r0, [pc, #24]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 800903e:	f7f8 f925 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_FF1);
 8009042:	4914      	ldr	r1, [pc, #80]	; (8009094 <CAN2_RX1_IRQHandler+0x128>)
 8009044:	4804      	ldr	r0, [pc, #16]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 8009046:	f7f8 f921 	bl	800128c <CAN_ClearFlag>
	CAN_ClearFlag(CAN2, CAN_FLAG_FOV1);
 800904a:	4913      	ldr	r1, [pc, #76]	; (8009098 <CAN2_RX1_IRQHandler+0x12c>)
 800904c:	4802      	ldr	r0, [pc, #8]	; (8009058 <CAN2_RX1_IRQHandler+0xec>)
 800904e:	f7f8 f91d 	bl	800128c <CAN_ClearFlag>
}
 8009052:	bf00      	nop
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	40006800 	.word	0x40006800
 800905c:	200001d0 	.word	0x200001d0
 8009060:	200001db 	.word	0x200001db
 8009064:	20000ecc 	.word	0x20000ecc
 8009068:	20000040 	.word	0x20000040
 800906c:	200012e4 	.word	0x200012e4
 8009070:	2000131c 	.word	0x2000131c
 8009074:	10f00001 	.word	0x10f00001
 8009078:	10f00002 	.word	0x10f00002
 800907c:	10f00004 	.word	0x10f00004
 8009080:	30f00070 	.word	0x30f00070
 8009084:	12000003 	.word	0x12000003
 8009088:	32000008 	.word	0x32000008
 800908c:	32000010 	.word	0x32000010
 8009090:	14000003 	.word	0x14000003
 8009094:	34000008 	.word	0x34000008
 8009098:	34000010 	.word	0x34000010

0800909c <CAN_PROCESS>:

void CAN_PROCESS(void){
 800909c:	b480      	push	{r7}
 800909e:	af00      	add	r7, sp, #0
	if(insData_receive[0] == 1){
 80090a0:	4b18      	ldr	r3, [pc, #96]	; (8009104 <CAN_PROCESS+0x68>)
 80090a2:	781b      	ldrb	r3, [r3, #0]
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d107      	bne.n	80090b8 <CAN_PROCESS+0x1c>
		rns.RNS_data.common_instruction = insData_receive[1];
 80090a8:	4b16      	ldr	r3, [pc, #88]	; (8009104 <CAN_PROCESS+0x68>)
 80090aa:	785a      	ldrb	r2, [r3, #1]
 80090ac:	4b16      	ldr	r3, [pc, #88]	; (8009108 <CAN_PROCESS+0x6c>)
 80090ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		insData_receive[0]=2;
 80090b2:	4b14      	ldr	r3, [pc, #80]	; (8009104 <CAN_PROCESS+0x68>)
 80090b4:	2202      	movs	r2, #2
 80090b6:	701a      	strb	r2, [r3, #0]
	}
	if(insData_receive[0] == 17){
 80090b8:	4b12      	ldr	r3, [pc, #72]	; (8009104 <CAN_PROCESS+0x68>)
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	2b11      	cmp	r3, #17
 80090be:	d11b      	bne.n	80090f8 <CAN_PROCESS+0x5c>
		if(buf2_flag == 1){
 80090c0:	4b12      	ldr	r3, [pc, #72]	; (800910c <CAN_PROCESS+0x70>)
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	d117      	bne.n	80090f8 <CAN_PROCESS+0x5c>
			rns.RNS_data.common_instruction = insData_receive[1];
 80090c8:	4b0e      	ldr	r3, [pc, #56]	; (8009104 <CAN_PROCESS+0x68>)
 80090ca:	785a      	ldrb	r2, [r3, #1]
 80090cc:	4b0e      	ldr	r3, [pc, #56]	; (8009108 <CAN_PROCESS+0x6c>)
 80090ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			rns.RNS_data.common_buffer[0].data = buf1_receive[0].data;
 80090d2:	4b0f      	ldr	r3, [pc, #60]	; (8009110 <CAN_PROCESS+0x74>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a0c      	ldr	r2, [pc, #48]	; (8009108 <CAN_PROCESS+0x6c>)
 80090d8:	64d3      	str	r3, [r2, #76]	; 0x4c
			rns.RNS_data.common_buffer[1].data = buf1_receive[1].data;
 80090da:	4b0d      	ldr	r3, [pc, #52]	; (8009110 <CAN_PROCESS+0x74>)
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	4a0a      	ldr	r2, [pc, #40]	; (8009108 <CAN_PROCESS+0x6c>)
 80090e0:	6513      	str	r3, [r2, #80]	; 0x50
			rns.RNS_data.common_buffer[2].data = buf2_receive[0].data;
 80090e2:	4b0c      	ldr	r3, [pc, #48]	; (8009114 <CAN_PROCESS+0x78>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a08      	ldr	r2, [pc, #32]	; (8009108 <CAN_PROCESS+0x6c>)
 80090e8:	6553      	str	r3, [r2, #84]	; 0x54
			rns.RNS_data.common_buffer[3].data = buf2_receive[1].data;
 80090ea:	4b0a      	ldr	r3, [pc, #40]	; (8009114 <CAN_PROCESS+0x78>)
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	4a06      	ldr	r2, [pc, #24]	; (8009108 <CAN_PROCESS+0x6c>)
 80090f0:	6593      	str	r3, [r2, #88]	; 0x58
			insData_receive[0]=3;
 80090f2:	4b04      	ldr	r3, [pc, #16]	; (8009104 <CAN_PROCESS+0x68>)
 80090f4:	2203      	movs	r2, #3
 80090f6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80090f8:	bf00      	nop
 80090fa:	46bd      	mov	sp, r7
 80090fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	20000ecc 	.word	0x20000ecc
 8009108:	20000f44 	.word	0x20000f44
 800910c:	20000040 	.word	0x20000040
 8009110:	200012e4 	.word	0x200012e4
 8009114:	2000131c 	.word	0x2000131c

08009118 <RNS_config>:
#define COMMON_C_

#include "common.h"
#include "math.h"

void RNS_config(CAN_TypeDef* CANx) {
 8009118:	b590      	push	{r4, r7, lr}
 800911a:	b089      	sub	sp, #36	; 0x24
 800911c:	af06      	add	r7, sp, #24
 800911e:	6078      	str	r0, [r7, #4]
	RNSInit(CANx, &rns);
 8009120:	498d      	ldr	r1, [pc, #564]	; (8009358 <RNS_config+0x240>)
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f7ff fa8a 	bl	800863c <RNSInit>
	led3 = 1;
 8009128:	4a8c      	ldr	r2, [pc, #560]	; (800935c <RNS_config+0x244>)
 800912a:	7853      	ldrb	r3, [r2, #1]
 800912c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009130:	7053      	strb	r3, [r2, #1]
	BIOSDelay(500);
 8009132:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009136:	f7fc fa8b 	bl	8005650 <BIOSDelay>
	RNSSet(&rns, RNS_DEVICE_CONFIG, (float) 0b11100101, (float) fwd_omni,
 800913a:	f04f 0300 	mov.w	r3, #0
 800913e:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8009142:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009146:	f04f 0300 	mov.w	r3, #0
 800914a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800914e:	e88d 0018 	stmia.w	sp, {r3, r4}
 8009152:	a36b      	add	r3, pc, #428	; (adr r3, 8009300 <RNS_config+0x1e8>)
 8009154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009158:	211e      	movs	r1, #30
 800915a:	487f      	ldr	r0, [pc, #508]	; (8009358 <RNS_config+0x240>)
 800915c:	f7ff fa9e 	bl	800869c <RNSSet>
			(float) roboconPID);
	RNSSet(&rns, RNS_X_Y_ENC_CONFIG, 0.05 / 2000.0 * 3.142, 2.0,
 8009160:	f04f 0300 	mov.w	r3, #0
 8009164:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8009168:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800916c:	a466      	add	r4, pc, #408	; (adr r4, 8009308 <RNS_config+0x1f0>)
 800916e:	cc18      	ldmia	r4, {r3, r4}
 8009170:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009174:	f04f 0300 	mov.w	r3, #0
 8009178:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800917c:	e88d 0018 	stmia.w	sp, {r3, r4}
 8009180:	a361      	add	r3, pc, #388	; (adr r3, 8009308 <RNS_config+0x1f0>)
 8009182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009186:	2143      	movs	r1, #67	; 0x43
 8009188:	4873      	ldr	r0, [pc, #460]	; (8009358 <RNS_config+0x240>)
 800918a:	f7ff fa87 	bl	800869c <RNSSet>
			0.05 / 2000.0 * 3.142, 2.0); //1.0 for nonswap , 2.0 for swap
	RNSSet(&rns, RNS_F_KCD_PTD, 2636.018 / 2412.559, 0.127 * 3.142 / 263.6018);
 800918e:	a460      	add	r4, pc, #384	; (adr r4, 8009310 <RNS_config+0x1f8>)
 8009190:	cc18      	ldmia	r4, {r3, r4}
 8009192:	e88d 0018 	stmia.w	sp, {r3, r4}
 8009196:	a360      	add	r3, pc, #384	; (adr r3, 8009318 <RNS_config+0x200>)
 8009198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800919c:	211a      	movs	r1, #26
 800919e:	486e      	ldr	r0, [pc, #440]	; (8009358 <RNS_config+0x240>)
 80091a0:	f7ff fa7c 	bl	800869c <RNSSet>
	RNSSet(&rns, RNS_B_KCD_PTD, 2420.540 / 2410.963, 0.127 * 3.142 / 242.0540);
 80091a4:	a45e      	add	r4, pc, #376	; (adr r4, 8009320 <RNS_config+0x208>)
 80091a6:	cc18      	ldmia	r4, {r3, r4}
 80091a8:	e88d 0018 	stmia.w	sp, {r3, r4}
 80091ac:	a35e      	add	r3, pc, #376	; (adr r3, 8009328 <RNS_config+0x210>)
 80091ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b2:	211b      	movs	r1, #27
 80091b4:	4868      	ldr	r0, [pc, #416]	; (8009358 <RNS_config+0x240>)
 80091b6:	f7ff fa71 	bl	800869c <RNSSet>

	RNSSet(&rns, RNS_F_LEFT_VEL_SATEU, 1.0, 1.0 / 7.390, 19999.0);
 80091ba:	a45d      	add	r4, pc, #372	; (adr r4, 8009330 <RNS_config+0x218>)
 80091bc:	cc18      	ldmia	r4, {r3, r4}
 80091be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80091c2:	a45d      	add	r4, pc, #372	; (adr r4, 8009338 <RNS_config+0x220>)
 80091c4:	cc18      	ldmia	r4, {r3, r4}
 80091c6:	e88d 0018 	stmia.w	sp, {r3, r4}
 80091ca:	f04f 0200 	mov.w	r2, #0
 80091ce:	4b64      	ldr	r3, [pc, #400]	; (8009360 <RNS_config+0x248>)
 80091d0:	2125      	movs	r1, #37	; 0x25
 80091d2:	4861      	ldr	r0, [pc, #388]	; (8009358 <RNS_config+0x240>)
 80091d4:	f7ff fa62 	bl	800869c <RNSSet>
	RNSSet(&rns, RNS_F_LEFT_VEL_PID, 1.5, 1.0, 0.0); //1.5,1.7
 80091d8:	f04f 0300 	mov.w	r3, #0
 80091dc:	f04f 0400 	mov.w	r4, #0
 80091e0:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80091e4:	f04f 0300 	mov.w	r3, #0
 80091e8:	4c5d      	ldr	r4, [pc, #372]	; (8009360 <RNS_config+0x248>)
 80091ea:	e88d 0018 	stmia.w	sp, {r3, r4}
 80091ee:	f04f 0200 	mov.w	r2, #0
 80091f2:	4b5c      	ldr	r3, [pc, #368]	; (8009364 <RNS_config+0x24c>)
 80091f4:	2129      	movs	r1, #41	; 0x29
 80091f6:	4858      	ldr	r0, [pc, #352]	; (8009358 <RNS_config+0x240>)
 80091f8:	f7ff fa50 	bl	800869c <RNSSet>

	RNSSet(&rns, RNS_F_RIGHT_VEL_SATEU, 1.0, 1.0 / 8.203, 19999.0);
 80091fc:	a44c      	add	r4, pc, #304	; (adr r4, 8009330 <RNS_config+0x218>)
 80091fe:	cc18      	ldmia	r4, {r3, r4}
 8009200:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009204:	a44e      	add	r4, pc, #312	; (adr r4, 8009340 <RNS_config+0x228>)
 8009206:	cc18      	ldmia	r4, {r3, r4}
 8009208:	e88d 0018 	stmia.w	sp, {r3, r4}
 800920c:	f04f 0200 	mov.w	r2, #0
 8009210:	4b53      	ldr	r3, [pc, #332]	; (8009360 <RNS_config+0x248>)
 8009212:	2126      	movs	r1, #38	; 0x26
 8009214:	4850      	ldr	r0, [pc, #320]	; (8009358 <RNS_config+0x240>)
 8009216:	f7ff fa41 	bl	800869c <RNSSet>
	RNSSet(&rns, RNS_F_RIGHT_VEL_PID, 1.0, 1.0, 0.0); //1.65,1.7
 800921a:	f04f 0300 	mov.w	r3, #0
 800921e:	f04f 0400 	mov.w	r4, #0
 8009222:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009226:	f04f 0300 	mov.w	r3, #0
 800922a:	4c4d      	ldr	r4, [pc, #308]	; (8009360 <RNS_config+0x248>)
 800922c:	e88d 0018 	stmia.w	sp, {r3, r4}
 8009230:	f04f 0200 	mov.w	r2, #0
 8009234:	4b4a      	ldr	r3, [pc, #296]	; (8009360 <RNS_config+0x248>)
 8009236:	212a      	movs	r1, #42	; 0x2a
 8009238:	4847      	ldr	r0, [pc, #284]	; (8009358 <RNS_config+0x240>)
 800923a:	f7ff fa2f 	bl	800869c <RNSSet>

	RNSSet(&rns, RNS_B_LEFT_VEL_SATEU, 1.0, 1.0 / 8.236, 19999.0);
 800923e:	a43c      	add	r4, pc, #240	; (adr r4, 8009330 <RNS_config+0x218>)
 8009240:	cc18      	ldmia	r4, {r3, r4}
 8009242:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009246:	a440      	add	r4, pc, #256	; (adr r4, 8009348 <RNS_config+0x230>)
 8009248:	cc18      	ldmia	r4, {r3, r4}
 800924a:	e88d 0018 	stmia.w	sp, {r3, r4}
 800924e:	f04f 0200 	mov.w	r2, #0
 8009252:	4b43      	ldr	r3, [pc, #268]	; (8009360 <RNS_config+0x248>)
 8009254:	2127      	movs	r1, #39	; 0x27
 8009256:	4840      	ldr	r0, [pc, #256]	; (8009358 <RNS_config+0x240>)
 8009258:	f7ff fa20 	bl	800869c <RNSSet>
	RNSSet(&rns, RNS_B_LEFT_VEL_PID, 1.0, 1.0, 0.0);
 800925c:	f04f 0300 	mov.w	r3, #0
 8009260:	f04f 0400 	mov.w	r4, #0
 8009264:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009268:	f04f 0300 	mov.w	r3, #0
 800926c:	4c3c      	ldr	r4, [pc, #240]	; (8009360 <RNS_config+0x248>)
 800926e:	e88d 0018 	stmia.w	sp, {r3, r4}
 8009272:	f04f 0200 	mov.w	r2, #0
 8009276:	4b3a      	ldr	r3, [pc, #232]	; (8009360 <RNS_config+0x248>)
 8009278:	212b      	movs	r1, #43	; 0x2b
 800927a:	4837      	ldr	r0, [pc, #220]	; (8009358 <RNS_config+0x240>)
 800927c:	f7ff fa0e 	bl	800869c <RNSSet>

	RNSSet(&rns, RNS_B_RIGHT_VEL_SATEU, 1.0, 1.0 / 7.851, 19999.0);
 8009280:	a42b      	add	r4, pc, #172	; (adr r4, 8009330 <RNS_config+0x218>)
 8009282:	cc18      	ldmia	r4, {r3, r4}
 8009284:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009288:	a431      	add	r4, pc, #196	; (adr r4, 8009350 <RNS_config+0x238>)
 800928a:	cc18      	ldmia	r4, {r3, r4}
 800928c:	e88d 0018 	stmia.w	sp, {r3, r4}
 8009290:	f04f 0200 	mov.w	r2, #0
 8009294:	4b32      	ldr	r3, [pc, #200]	; (8009360 <RNS_config+0x248>)
 8009296:	2128      	movs	r1, #40	; 0x28
 8009298:	482f      	ldr	r0, [pc, #188]	; (8009358 <RNS_config+0x240>)
 800929a:	f7ff f9ff 	bl	800869c <RNSSet>
	RNSSet(&rns, RNS_B_RIGHT_VEL_PID, 1.5, 1.0, 0.0);
 800929e:	f04f 0300 	mov.w	r3, #0
 80092a2:	f04f 0400 	mov.w	r4, #0
 80092a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80092aa:	f04f 0300 	mov.w	r3, #0
 80092ae:	4c2c      	ldr	r4, [pc, #176]	; (8009360 <RNS_config+0x248>)
 80092b0:	e88d 0018 	stmia.w	sp, {r3, r4}
 80092b4:	f04f 0200 	mov.w	r2, #0
 80092b8:	4b2a      	ldr	r3, [pc, #168]	; (8009364 <RNS_config+0x24c>)
 80092ba:	212c      	movs	r1, #44	; 0x2c
 80092bc:	4826      	ldr	r0, [pc, #152]	; (8009358 <RNS_config+0x240>)
 80092be:	f7ff f9ed 	bl	800869c <RNSSet>
//function of odn use in rns,speed,pulse per rotation,meter per rotation

	RNSSet(&rns, RNS_PPInit);
 80092c2:	2112      	movs	r1, #18
 80092c4:	4824      	ldr	r0, [pc, #144]	; (8009358 <RNS_config+0x240>)
 80092c6:	f7ff f9e9 	bl	800869c <RNSSet>
	RNSSet(&rns, RNS_LF_LSA_POS, (float) AT_FRONT, (float) AT_LEFT,
 80092ca:	f04f 0300 	mov.w	r3, #0
 80092ce:	4c26      	ldr	r4, [pc, #152]	; (8009368 <RNS_config+0x250>)
 80092d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80092d4:	f04f 0300 	mov.w	r3, #0
 80092d8:	4c24      	ldr	r4, [pc, #144]	; (800936c <RNS_config+0x254>)
 80092da:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80092de:	f04f 0300 	mov.w	r3, #0
 80092e2:	4c23      	ldr	r4, [pc, #140]	; (8009370 <RNS_config+0x258>)
 80092e4:	e88d 0018 	stmia.w	sp, {r3, r4}
 80092e8:	f04f 0200 	mov.w	r2, #0
 80092ec:	4b21      	ldr	r3, [pc, #132]	; (8009374 <RNS_config+0x25c>)
 80092ee:	2148      	movs	r1, #72	; 0x48
 80092f0:	4819      	ldr	r0, [pc, #100]	; (8009358 <RNS_config+0x240>)
 80092f2:	f7ff f9d3 	bl	800869c <RNSSet>
			(float) AT_BACK, (float) AT_RIGHT);
}
 80092f6:	bf00      	nop
 80092f8:	370c      	adds	r7, #12
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd90      	pop	{r4, r7, pc}
 80092fe:	bf00      	nop
 8009300:	00000000 	.word	0x00000000
 8009304:	406ca000 	.word	0x406ca000
 8009308:	b9727cf5 	.word	0xb9727cf5
 800930c:	3f149766 	.word	0x3f149766
 8009310:	48b63073 	.word	0x48b63073
 8009314:	3f58cd3c 	.word	0x3f58cd3c
 8009318:	7e2fa9d0 	.word	0x7e2fa9d0
 800931c:	3ff17b62 	.word	0x3ff17b62
 8009320:	ccddceb2 	.word	0xccddceb2
 8009324:	3f5b0272 	.word	0x3f5b0272
 8009328:	3a8dfac0 	.word	0x3a8dfac0
 800932c:	3ff01045 	.word	0x3ff01045
 8009330:	00000000 	.word	0x00000000
 8009334:	40d387c0 	.word	0x40d387c0
 8009338:	a277dbf9 	.word	0xa277dbf9
 800933c:	3fc15219 	.word	0x3fc15219
 8009340:	b00b7c0e 	.word	0xb00b7c0e
 8009344:	3fbf3545 	.word	0x3fbf3545
 8009348:	c4323aee 	.word	0xc4323aee
 800934c:	3fbf1542 	.word	0x3fbf1542
 8009350:	5f5801d3 	.word	0x5f5801d3
 8009354:	3fc04dbc 	.word	0x3fc04dbc
 8009358:	20000f44 	.word	0x20000f44
 800935c:	40020814 	.word	0x40020814
 8009360:	3ff00000 	.word	0x3ff00000
 8009364:	3ff80000 	.word	0x3ff80000
 8009368:	402a0000 	.word	0x402a0000
 800936c:	40260000 	.word	0x40260000
 8009370:	40280000 	.word	0x40280000
 8009374:	40240000 	.word	0x40240000

08009378 <manual_mode>:

void manual_mode(void) {
 8009378:	b5b0      	push	{r4, r5, r7, lr}
 800937a:	af00      	add	r7, sp, #0



		if (ps4.button == R1){
 800937c:	4b46      	ldr	r3, [pc, #280]	; (8009498 <manual_mode+0x120>)
 800937e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009380:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009384:	d110      	bne.n	80093a8 <manual_mode+0x30>
			speed = speed + 1.0;
 8009386:	4b45      	ldr	r3, [pc, #276]	; (800949c <manual_mode+0x124>)
 8009388:	edd3 7a00 	vldr	s15, [r3]
 800938c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009390:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009394:	4b41      	ldr	r3, [pc, #260]	; (800949c <manual_mode+0x124>)
 8009396:	edc3 7a00 	vstr	s15, [r3]
			while (ps4.button == R1);
 800939a:	bf00      	nop
 800939c:	4b3e      	ldr	r3, [pc, #248]	; (8009498 <manual_mode+0x120>)
 800939e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093a4:	d0fa      	beq.n	800939c <manual_mode+0x24>
 80093a6:	e014      	b.n	80093d2 <manual_mode+0x5a>
		}
		else if (ps4.button == L1){
 80093a8:	4b3b      	ldr	r3, [pc, #236]	; (8009498 <manual_mode+0x120>)
 80093aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093b0:	d10f      	bne.n	80093d2 <manual_mode+0x5a>
			speed = speed - 1.0;
 80093b2:	4b3a      	ldr	r3, [pc, #232]	; (800949c <manual_mode+0x124>)
 80093b4:	edd3 7a00 	vldr	s15, [r3]
 80093b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093c0:	4b36      	ldr	r3, [pc, #216]	; (800949c <manual_mode+0x124>)
 80093c2:	edc3 7a00 	vstr	s15, [r3]
			while (ps4.button == L1);
 80093c6:	bf00      	nop
 80093c8:	4b33      	ldr	r3, [pc, #204]	; (8009498 <manual_mode+0x120>)
 80093ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093d0:	d0fa      	beq.n	80093c8 <manual_mode+0x50>
		}

		if(ps4.button == SELECT){
 80093d2:	4b31      	ldr	r3, [pc, #196]	; (8009498 <manual_mode+0x120>)
 80093d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d102      	bne.n	80093e0 <manual_mode+0x68>
			manual=0;
 80093da:	4b31      	ldr	r3, [pc, #196]	; (80094a0 <manual_mode+0x128>)
 80093dc:	2200      	movs	r2, #0
 80093de:	601a      	str	r2, [r3, #0]
		}
		xr = ps4.joyL_x * -speed;
 80093e0:	4b2d      	ldr	r3, [pc, #180]	; (8009498 <manual_mode+0x120>)
 80093e2:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80093e6:	4b2d      	ldr	r3, [pc, #180]	; (800949c <manual_mode+0x124>)
 80093e8:	edd3 7a00 	vldr	s15, [r3]
 80093ec:	eef1 7a67 	vneg.f32	s15, s15
 80093f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093f4:	4b2b      	ldr	r3, [pc, #172]	; (80094a4 <manual_mode+0x12c>)
 80093f6:	edc3 7a00 	vstr	s15, [r3]
		yr = ps4.joyL_y * speed;
 80093fa:	4b27      	ldr	r3, [pc, #156]	; (8009498 <manual_mode+0x120>)
 80093fc:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8009400:	4b26      	ldr	r3, [pc, #152]	; (800949c <manual_mode+0x124>)
 8009402:	edd3 7a00 	vldr	s15, [r3]
 8009406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800940a:	4b27      	ldr	r3, [pc, #156]	; (80094a8 <manual_mode+0x130>)
 800940c:	edc3 7a00 	vstr	s15, [r3]
		wa = (ps4.joyR_2 * 1.5) - (ps4.joyL_2 * 1.5);
 8009410:	4b21      	ldr	r3, [pc, #132]	; (8009498 <manual_mode+0x120>)
 8009412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009414:	4618      	mov	r0, r3
 8009416:	f7f7 f83b 	bl	8000490 <__aeabi_f2d>
 800941a:	f04f 0200 	mov.w	r2, #0
 800941e:	4b23      	ldr	r3, [pc, #140]	; (80094ac <manual_mode+0x134>)
 8009420:	f7f7 f88a 	bl	8000538 <__aeabi_dmul>
 8009424:	4603      	mov	r3, r0
 8009426:	460c      	mov	r4, r1
 8009428:	4625      	mov	r5, r4
 800942a:	461c      	mov	r4, r3
 800942c:	4b1a      	ldr	r3, [pc, #104]	; (8009498 <manual_mode+0x120>)
 800942e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009430:	4618      	mov	r0, r3
 8009432:	f7f7 f82d 	bl	8000490 <__aeabi_f2d>
 8009436:	f04f 0200 	mov.w	r2, #0
 800943a:	4b1c      	ldr	r3, [pc, #112]	; (80094ac <manual_mode+0x134>)
 800943c:	f7f7 f87c 	bl	8000538 <__aeabi_dmul>
 8009440:	4602      	mov	r2, r0
 8009442:	460b      	mov	r3, r1
 8009444:	4620      	mov	r0, r4
 8009446:	4629      	mov	r1, r5
 8009448:	f7f6 fec2 	bl	80001d0 <__aeabi_dsub>
 800944c:	4603      	mov	r3, r0
 800944e:	460c      	mov	r4, r1
 8009450:	4618      	mov	r0, r3
 8009452:	4621      	mov	r1, r4
 8009454:	f7f7 fa82 	bl	800095c <__aeabi_d2f>
 8009458:	4602      	mov	r2, r0
 800945a:	4b15      	ldr	r3, [pc, #84]	; (80094b0 <manual_mode+0x138>)
 800945c:	601a      	str	r2, [r3, #0]

		if (yr == 0 && xr == -0 && wa == 0.0) {
 800945e:	4b12      	ldr	r3, [pc, #72]	; (80094a8 <manual_mode+0x130>)
 8009460:	edd3 7a00 	vldr	s15, [r3]
 8009464:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800946c:	d10f      	bne.n	800948e <manual_mode+0x116>
 800946e:	4b0d      	ldr	r3, [pc, #52]	; (80094a4 <manual_mode+0x12c>)
 8009470:	edd3 7a00 	vldr	s15, [r3]
 8009474:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800947c:	d107      	bne.n	800948e <manual_mode+0x116>
 800947e:	4b0c      	ldr	r3, [pc, #48]	; (80094b0 <manual_mode+0x138>)
 8009480:	edd3 7a00 	vldr	s15, [r3]
 8009484:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800948c:	d002      	beq.n	8009494 <manual_mode+0x11c>
			//RNSStop(&rns);
		} else {
			MODN(&Modn);
 800948e:	4809      	ldr	r0, [pc, #36]	; (80094b4 <manual_mode+0x13c>)
 8009490:	f7fe fb42 	bl	8007b18 <MODN>
			//RNSVelocity(v1, v2, v3, v4, &rns);

	}
}
 8009494:	bf00      	nop
 8009496:	bdb0      	pop	{r4, r5, r7, pc}
 8009498:	20001328 	.word	0x20001328
 800949c:	200012e0 	.word	0x200012e0
 80094a0:	20001324 	.word	0x20001324
 80094a4:	20001220 	.word	0x20001220
 80094a8:	2000121c 	.word	0x2000121c
 80094ac:	3ff80000 	.word	0x3ff80000
 80094b0:	20001390 	.word	0x20001390
 80094b4:	200012f0 	.word	0x200012f0

080094b8 <var_init>:

	RNSEnquire(RNS_ANGLE, &rns);
	z = rns.enq.enq_buffer[0].data;
}

void var_init (void){
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b082      	sub	sp, #8
 80094bc:	af02      	add	r7, sp, #8

	//Timer global variable

	speed = 1.0;
 80094be:	4b10      	ldr	r3, [pc, #64]	; (8009500 <var_init+0x48>)
 80094c0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80094c4:	601a      	str	r2, [r3, #0]
	manual = 0;
 80094c6:	4b0f      	ldr	r3, [pc, #60]	; (8009504 <var_init+0x4c>)
 80094c8:	2200      	movs	r2, #0
 80094ca:	601a      	str	r2, [r3, #0]

	MODNWheelVelInit(&v1, &v2, &v3, &v4, &Modn);
 80094cc:	4b0e      	ldr	r3, [pc, #56]	; (8009508 <var_init+0x50>)
 80094ce:	9300      	str	r3, [sp, #0]
 80094d0:	4b0e      	ldr	r3, [pc, #56]	; (800950c <var_init+0x54>)
 80094d2:	4a0f      	ldr	r2, [pc, #60]	; (8009510 <var_init+0x58>)
 80094d4:	490f      	ldr	r1, [pc, #60]	; (8009514 <var_init+0x5c>)
 80094d6:	4810      	ldr	r0, [pc, #64]	; (8009518 <var_init+0x60>)
 80094d8:	f7fe fb04 	bl	8007ae4 <MODNWheelVelInit>
	MODNRobotVelInit(&xr, &yr, &wa, &Modn);
 80094dc:	4b0a      	ldr	r3, [pc, #40]	; (8009508 <var_init+0x50>)
 80094de:	4a0f      	ldr	r2, [pc, #60]	; (800951c <var_init+0x64>)
 80094e0:	490f      	ldr	r1, [pc, #60]	; (8009520 <var_init+0x68>)
 80094e2:	4810      	ldr	r0, [pc, #64]	; (8009524 <var_init+0x6c>)
 80094e4:	f7fe fae8 	bl	8007ab8 <MODNRobotVelInit>
	MODNRobotBaseInit(MODN_FWD_OMNI, 1.0, 0.0, &Modn);
 80094e8:	4907      	ldr	r1, [pc, #28]	; (8009508 <var_init+0x50>)
 80094ea:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8009528 <var_init+0x70>
 80094ee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80094f2:	2000      	movs	r0, #0
 80094f4:	f7fe fac6 	bl	8007a84 <MODNRobotBaseInit>

}
 80094f8:	bf00      	nop
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
 80094fe:	bf00      	nop
 8009500:	200012e0 	.word	0x200012e0
 8009504:	20001324 	.word	0x20001324
 8009508:	200012f0 	.word	0x200012f0
 800950c:	200013d4 	.word	0x200013d4
 8009510:	20000f1c 	.word	0x20000f1c
 8009514:	20001244 	.word	0x20001244
 8009518:	20000ef0 	.word	0x20000ef0
 800951c:	20001390 	.word	0x20001390
 8009520:	2000121c 	.word	0x2000121c
 8009524:	20001220 	.word	0x20001220
 8009528:	00000000 	.word	0x00000000

0800952c <SysTick_Handler>:

int count = 0;
int count2 = 0;
int count3 = 0;
char uartbuff[200];
void SysTick_Handler(void){
 800952c:	b580      	push	{r7, lr}
 800952e:	af00      	add	r7, sp, #0

	BIOSTimingDelay_Decrement();
 8009530:	f7fc f8a2 	bl	8005678 <BIOSTimingDelay_Decrement>
	MUXUpdate(&MUX);
 8009534:	4803      	ldr	r0, [pc, #12]	; (8009544 <SysTick_Handler+0x18>)
 8009536:	f7f9 fc03 	bl	8002d40 <MUXUpdate>
	SHIFTREGShift(&SR);
 800953a:	4803      	ldr	r0, [pc, #12]	; (8009548 <SysTick_Handler+0x1c>)
 800953c:	f7fb ffb9 	bl	80054b2 <SHIFTREGShift>

}
 8009540:	bf00      	nop
 8009542:	bd80      	pop	{r7, pc}
 8009544:	200011d4 	.word	0x200011d4
 8009548:	200011a4 	.word	0x200011a4

0800954c <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	af00      	add	r7, sp, #0
#ifdef USED_QEI1
	if (TIM1 -> CR1 == 129)
 8009550:	4b18      	ldr	r3, [pc, #96]	; (80095b4 <TIM1_UP_TIM10_IRQHandler+0x68>)
 8009552:	881b      	ldrh	r3, [r3, #0]
 8009554:	b29b      	uxth	r3, r3
 8009556:	2b81      	cmp	r3, #129	; 0x81
 8009558:	d109      	bne.n	800956e <TIM1_UP_TIM10_IRQHandler+0x22>
		{
			BIOS_QEI1.signbit += 1;
 800955a:	4b17      	ldr	r3, [pc, #92]	; (80095b8 <TIM1_UP_TIM10_IRQHandler+0x6c>)
 800955c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009560:	b29b      	uxth	r3, r3
 8009562:	3301      	adds	r3, #1
 8009564:	b29b      	uxth	r3, r3
 8009566:	b21a      	sxth	r2, r3
 8009568:	4b13      	ldr	r3, [pc, #76]	; (80095b8 <TIM1_UP_TIM10_IRQHandler+0x6c>)
 800956a:	805a      	strh	r2, [r3, #2]
 800956c:	e00d      	b.n	800958a <TIM1_UP_TIM10_IRQHandler+0x3e>
		}
	else if (TIM1 ->CR1 == 145)
 800956e:	4b11      	ldr	r3, [pc, #68]	; (80095b4 <TIM1_UP_TIM10_IRQHandler+0x68>)
 8009570:	881b      	ldrh	r3, [r3, #0]
 8009572:	b29b      	uxth	r3, r3
 8009574:	2b91      	cmp	r3, #145	; 0x91
 8009576:	d108      	bne.n	800958a <TIM1_UP_TIM10_IRQHandler+0x3e>
	{
		BIOS_QEI1.signbit -= 1;
 8009578:	4b0f      	ldr	r3, [pc, #60]	; (80095b8 <TIM1_UP_TIM10_IRQHandler+0x6c>)
 800957a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800957e:	b29b      	uxth	r3, r3
 8009580:	3b01      	subs	r3, #1
 8009582:	b29b      	uxth	r3, r3
 8009584:	b21a      	sxth	r2, r3
 8009586:	4b0c      	ldr	r3, [pc, #48]	; (80095b8 <TIM1_UP_TIM10_IRQHandler+0x6c>)
 8009588:	805a      	strh	r2, [r3, #2]
	}
	TIM1 -> SR = 0;
 800958a:	4b0a      	ldr	r3, [pc, #40]	; (80095b4 <TIM1_UP_TIM10_IRQHandler+0x68>)
 800958c:	2200      	movs	r2, #0
 800958e:	821a      	strh	r2, [r3, #16]
	QEIDelay(200);
 8009590:	20c8      	movs	r0, #200	; 0xc8
 8009592:	f7fa fda3 	bl	80040dc <QEIDelay>
  if (TIM_GetITStatus(TIM1, TIM_IT_Update) != RESET)
	   {
		  TIM_ClearITPendingBit(TIM1, TIM_IT_Update);
	   }
#endif
  if (TIM_GetITStatus(TIM10, TIM_IT_Update) != RESET)
 8009596:	2101      	movs	r1, #1
 8009598:	4808      	ldr	r0, [pc, #32]	; (80095bc <TIM1_UP_TIM10_IRQHandler+0x70>)
 800959a:	f7f9 f869 	bl	8002670 <TIM_GetITStatus>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d004      	beq.n	80095ae <TIM1_UP_TIM10_IRQHandler+0x62>
	   {
		  TIM_ClearITPendingBit(TIM10, TIM_IT_Update);
 80095a4:	2101      	movs	r1, #1
 80095a6:	4805      	ldr	r0, [pc, #20]	; (80095bc <TIM1_UP_TIM10_IRQHandler+0x70>)
 80095a8:	f7f9 f88c 	bl	80026c4 <TIM_ClearITPendingBit>

	   }
   return;
 80095ac:	bf00      	nop
 80095ae:	bf00      	nop
}
 80095b0:	bd80      	pop	{r7, pc}
 80095b2:	bf00      	nop
 80095b4:	40010000 	.word	0x40010000
 80095b8:	20000128 	.word	0x20000128
 80095bc:	40014400 	.word	0x40014400

080095c0 <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	af00      	add	r7, sp, #0
		BIOS_QEI2.signbit -= 1;
	}
	TIM2 -> SR = 0;
	QEIDelay(100);
#else
  if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET)
 80095c4:	2101      	movs	r1, #1
 80095c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80095ca:	f7f9 f851 	bl	8002670 <TIM_GetITStatus>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d005      	beq.n	80095e0 <TIM2_IRQHandler+0x20>
	   {
//	  	  USB_OTG_BSP_TimerIRQ();
		  TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 80095d4:	2101      	movs	r1, #1
 80095d6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80095da:	f7f9 f873 	bl	80026c4 <TIM_ClearITPendingBit>
	   }


   return;
 80095de:	bf00      	nop
 80095e0:	bf00      	nop
#endif
}
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <TIM3_IRQHandler>:


void TIM3_IRQHandler(void)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	af00      	add	r7, sp, #0
		BIOS_QEI3.signbit -= 1;
	}
	TIM3 -> SR = 0;
	QEIDelay(100);
#else
  if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
 80095e8:	2101      	movs	r1, #1
 80095ea:	4806      	ldr	r0, [pc, #24]	; (8009604 <TIM3_IRQHandler+0x20>)
 80095ec:	f7f9 f840 	bl	8002670 <TIM_GetITStatus>
 80095f0:	4603      	mov	r3, r0
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d004      	beq.n	8009600 <TIM3_IRQHandler+0x1c>
	   {
		  TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 80095f6:	2101      	movs	r1, #1
 80095f8:	4802      	ldr	r0, [pc, #8]	; (8009604 <TIM3_IRQHandler+0x20>)
 80095fa:	f7f9 f863 	bl	80026c4 <TIM_ClearITPendingBit>

	   }
   return;
 80095fe:	bf00      	nop
 8009600:	bf00      	nop
#endif
}
 8009602:	bd80      	pop	{r7, pc}
 8009604:	40000400 	.word	0x40000400

08009608 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	af00      	add	r7, sp, #0
#ifdef USED_QEI4
  if (TIM4 -> CR1 == 129)
 800960c:	4b12      	ldr	r3, [pc, #72]	; (8009658 <TIM4_IRQHandler+0x50>)
 800960e:	881b      	ldrh	r3, [r3, #0]
 8009610:	b29b      	uxth	r3, r3
 8009612:	2b81      	cmp	r3, #129	; 0x81
 8009614:	d109      	bne.n	800962a <TIM4_IRQHandler+0x22>
  {
		BIOS_QEI4.signbit += 1;
 8009616:	4b11      	ldr	r3, [pc, #68]	; (800965c <TIM4_IRQHandler+0x54>)
 8009618:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800961c:	b29b      	uxth	r3, r3
 800961e:	3301      	adds	r3, #1
 8009620:	b29b      	uxth	r3, r3
 8009622:	b21a      	sxth	r2, r3
 8009624:	4b0d      	ldr	r3, [pc, #52]	; (800965c <TIM4_IRQHandler+0x54>)
 8009626:	805a      	strh	r2, [r3, #2]
 8009628:	e00d      	b.n	8009646 <TIM4_IRQHandler+0x3e>
  }
  else if (TIM4 ->CR1 == 145)
 800962a:	4b0b      	ldr	r3, [pc, #44]	; (8009658 <TIM4_IRQHandler+0x50>)
 800962c:	881b      	ldrh	r3, [r3, #0]
 800962e:	b29b      	uxth	r3, r3
 8009630:	2b91      	cmp	r3, #145	; 0x91
 8009632:	d108      	bne.n	8009646 <TIM4_IRQHandler+0x3e>
  {
		BIOS_QEI4.signbit -= 1;
 8009634:	4b09      	ldr	r3, [pc, #36]	; (800965c <TIM4_IRQHandler+0x54>)
 8009636:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800963a:	b29b      	uxth	r3, r3
 800963c:	3b01      	subs	r3, #1
 800963e:	b29b      	uxth	r3, r3
 8009640:	b21a      	sxth	r2, r3
 8009642:	4b06      	ldr	r3, [pc, #24]	; (800965c <TIM4_IRQHandler+0x54>)
 8009644:	805a      	strh	r2, [r3, #2]
  }
  TIM4 -> SR = 0;
 8009646:	4b04      	ldr	r3, [pc, #16]	; (8009658 <TIM4_IRQHandler+0x50>)
 8009648:	2200      	movs	r2, #0
 800964a:	821a      	strh	r2, [r3, #16]
  QEIDelay(100);
 800964c:	2064      	movs	r0, #100	; 0x64
 800964e:	f7fa fd45 	bl	80040dc <QEIDelay>
	  	  TIM_ClearITPendingBit(TIM4, TIM_IT_Update);

	   }
   return;
#endif
}
 8009652:	bf00      	nop
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	40000800 	.word	0x40000800
 800965c:	20000184 	.word	0x20000184

08009660 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	af00      	add	r7, sp, #0
			BIOS_QEI5.signbit -= 1;
	  }
	  TIM5 -> SR = 0;
	  QEIDelay(100);
#else
  if (TIM_GetITStatus(TIM5, TIM_IT_Update) != RESET)
 8009664:	2101      	movs	r1, #1
 8009666:	4806      	ldr	r0, [pc, #24]	; (8009680 <TIM5_IRQHandler+0x20>)
 8009668:	f7f9 f802 	bl	8002670 <TIM_GetITStatus>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d004      	beq.n	800967c <TIM5_IRQHandler+0x1c>
	   {
		  TIM_ClearITPendingBit(TIM5, TIM_IT_Update);
 8009672:	2101      	movs	r1, #1
 8009674:	4802      	ldr	r0, [pc, #8]	; (8009680 <TIM5_IRQHandler+0x20>)
 8009676:	f7f9 f825 	bl	80026c4 <TIM_ClearITPendingBit>

	   }
   return;
 800967a:	bf00      	nop
 800967c:	bf00      	nop
#endif
}
 800967e:	bd80      	pop	{r7, pc}
 8009680:	40000c00 	.word	0x40000c00

08009684 <TIM7_IRQHandler>:



void TIM7_IRQHandler(void)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	af00      	add	r7, sp, #0
  if (TIM_GetITStatus(TIM7, TIM_IT_Update) != RESET)
 8009688:	2101      	movs	r1, #1
 800968a:	4806      	ldr	r0, [pc, #24]	; (80096a4 <TIM7_IRQHandler+0x20>)
 800968c:	f7f8 fff0 	bl	8002670 <TIM_GetITStatus>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d004      	beq.n	80096a0 <TIM7_IRQHandler+0x1c>
		{
			TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8009696:	2101      	movs	r1, #1
 8009698:	4802      	ldr	r0, [pc, #8]	; (80096a4 <TIM7_IRQHandler+0x20>)
 800969a:	f7f9 f813 	bl	80026c4 <TIM_ClearITPendingBit>
		}
   return;
 800969e:	bf00      	nop
 80096a0:	bf00      	nop
}
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	40001400 	.word	0x40001400

080096a8 <TIM8_UP_TIM13_IRQHandler>:

void TIM8_UP_TIM13_IRQHandler(void)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	af00      	add	r7, sp, #0
#ifdef USED_QEI6
	if (TIM8 -> CR1 == 129)
 80096ac:	4b18      	ldr	r3, [pc, #96]	; (8009710 <TIM8_UP_TIM13_IRQHandler+0x68>)
 80096ae:	881b      	ldrh	r3, [r3, #0]
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	2b81      	cmp	r3, #129	; 0x81
 80096b4:	d109      	bne.n	80096ca <TIM8_UP_TIM13_IRQHandler+0x22>
		{
			BIOS_QEI6.signbit += 1;
 80096b6:	4b17      	ldr	r3, [pc, #92]	; (8009714 <TIM8_UP_TIM13_IRQHandler+0x6c>)
 80096b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80096bc:	b29b      	uxth	r3, r3
 80096be:	3301      	adds	r3, #1
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	b21a      	sxth	r2, r3
 80096c4:	4b13      	ldr	r3, [pc, #76]	; (8009714 <TIM8_UP_TIM13_IRQHandler+0x6c>)
 80096c6:	805a      	strh	r2, [r3, #2]
 80096c8:	e00d      	b.n	80096e6 <TIM8_UP_TIM13_IRQHandler+0x3e>
		}
	else if (TIM8 ->CR1 == 145)
 80096ca:	4b11      	ldr	r3, [pc, #68]	; (8009710 <TIM8_UP_TIM13_IRQHandler+0x68>)
 80096cc:	881b      	ldrh	r3, [r3, #0]
 80096ce:	b29b      	uxth	r3, r3
 80096d0:	2b91      	cmp	r3, #145	; 0x91
 80096d2:	d108      	bne.n	80096e6 <TIM8_UP_TIM13_IRQHandler+0x3e>
	{
		BIOS_QEI6.signbit -= 1;
 80096d4:	4b0f      	ldr	r3, [pc, #60]	; (8009714 <TIM8_UP_TIM13_IRQHandler+0x6c>)
 80096d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80096da:	b29b      	uxth	r3, r3
 80096dc:	3b01      	subs	r3, #1
 80096de:	b29b      	uxth	r3, r3
 80096e0:	b21a      	sxth	r2, r3
 80096e2:	4b0c      	ldr	r3, [pc, #48]	; (8009714 <TIM8_UP_TIM13_IRQHandler+0x6c>)
 80096e4:	805a      	strh	r2, [r3, #2]
	}
	TIM8 -> SR = 0;
 80096e6:	4b0a      	ldr	r3, [pc, #40]	; (8009710 <TIM8_UP_TIM13_IRQHandler+0x68>)
 80096e8:	2200      	movs	r2, #0
 80096ea:	821a      	strh	r2, [r3, #16]
	QEIDelay(200);
 80096ec:	20c8      	movs	r0, #200	; 0xc8
 80096ee:	f7fa fcf5 	bl	80040dc <QEIDelay>

		}
#endif


	if (TIM_GetITStatus(TIM13, TIM_IT_Update) != RESET)
 80096f2:	2101      	movs	r1, #1
 80096f4:	4808      	ldr	r0, [pc, #32]	; (8009718 <TIM8_UP_TIM13_IRQHandler+0x70>)
 80096f6:	f7f8 ffbb 	bl	8002670 <TIM_GetITStatus>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d004      	beq.n	800970a <TIM8_UP_TIM13_IRQHandler+0x62>
		{
		  TIM_ClearITPendingBit(TIM13, TIM_IT_Update);
 8009700:	2101      	movs	r1, #1
 8009702:	4805      	ldr	r0, [pc, #20]	; (8009718 <TIM8_UP_TIM13_IRQHandler+0x70>)
 8009704:	f7f8 ffde 	bl	80026c4 <TIM_ClearITPendingBit>
		}
return;
 8009708:	bf00      	nop
 800970a:	bf00      	nop

}
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	40010400 	.word	0x40010400
 8009714:	2000018c 	.word	0x2000018c
 8009718:	40001c00 	.word	0x40001c00

0800971c <TIM1_BRK_TIM9_IRQHandler>:

void TIM1_BRK_TIM9_IRQHandler(void)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM9, TIM_IT_Update) != RESET)
 8009720:	2101      	movs	r1, #1
 8009722:	4806      	ldr	r0, [pc, #24]	; (800973c <TIM1_BRK_TIM9_IRQHandler+0x20>)
 8009724:	f7f8 ffa4 	bl	8002670 <TIM_GetITStatus>
 8009728:	4603      	mov	r3, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	d004      	beq.n	8009738 <TIM1_BRK_TIM9_IRQHandler+0x1c>
	   {
		  TIM_ClearITPendingBit(TIM9, TIM_IT_Update);
 800972e:	2101      	movs	r1, #1
 8009730:	4802      	ldr	r0, [pc, #8]	; (800973c <TIM1_BRK_TIM9_IRQHandler+0x20>)
 8009732:	f7f8 ffc7 	bl	80026c4 <TIM_ClearITPendingBit>

	   }
	   return;
 8009736:	bf00      	nop
 8009738:	bf00      	nop
}
 800973a:	bd80      	pop	{r7, pc}
 800973c:	40014000 	.word	0x40014000

08009740 <TIM1_TRG_COM_TIM11_IRQHandler>:


void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM11, TIM_IT_Update) != RESET)
 8009744:	2101      	movs	r1, #1
 8009746:	4806      	ldr	r0, [pc, #24]	; (8009760 <TIM1_TRG_COM_TIM11_IRQHandler+0x20>)
 8009748:	f7f8 ff92 	bl	8002670 <TIM_GetITStatus>
 800974c:	4603      	mov	r3, r0
 800974e:	2b00      	cmp	r3, #0
 8009750:	d004      	beq.n	800975c <TIM1_TRG_COM_TIM11_IRQHandler+0x1c>
	   {
		  TIM_ClearITPendingBit(TIM11, TIM_IT_Update);
 8009752:	2101      	movs	r1, #1
 8009754:	4802      	ldr	r0, [pc, #8]	; (8009760 <TIM1_TRG_COM_TIM11_IRQHandler+0x20>)
 8009756:	f7f8 ffb5 	bl	80026c4 <TIM_ClearITPendingBit>

	   }
	return;
 800975a:	bf00      	nop
 800975c:	bf00      	nop
}
 800975e:	bd80      	pop	{r7, pc}
 8009760:	40014800 	.word	0x40014800

08009764 <TIM8_BRK_TIM12_IRQHandler>:

void TIM8_BRK_TIM12_IRQHandler(void)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM12, TIM_IT_Update) != RESET)
 8009768:	2101      	movs	r1, #1
 800976a:	4806      	ldr	r0, [pc, #24]	; (8009784 <TIM8_BRK_TIM12_IRQHandler+0x20>)
 800976c:	f7f8 ff80 	bl	8002670 <TIM_GetITStatus>
 8009770:	4603      	mov	r3, r0
 8009772:	2b00      	cmp	r3, #0
 8009774:	d004      	beq.n	8009780 <TIM8_BRK_TIM12_IRQHandler+0x1c>
	   {
		  TIM_ClearITPendingBit(TIM12, TIM_IT_Update);
 8009776:	2101      	movs	r1, #1
 8009778:	4802      	ldr	r0, [pc, #8]	; (8009784 <TIM8_BRK_TIM12_IRQHandler+0x20>)
 800977a:	f7f8 ffa3 	bl	80026c4 <TIM_ClearITPendingBit>

	   }
	return;
 800977e:	bf00      	nop
 8009780:	bf00      	nop
}
 8009782:	bd80      	pop	{r7, pc}
 8009784:	40001800 	.word	0x40001800

08009788 <TIM8_TRG_COM_TIM14_IRQHandler>:

void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM14, TIM_IT_Update) != RESET)
 800978c:	2101      	movs	r1, #1
 800978e:	4806      	ldr	r0, [pc, #24]	; (80097a8 <TIM8_TRG_COM_TIM14_IRQHandler+0x20>)
 8009790:	f7f8 ff6e 	bl	8002670 <TIM_GetITStatus>
 8009794:	4603      	mov	r3, r0
 8009796:	2b00      	cmp	r3, #0
 8009798:	d004      	beq.n	80097a4 <TIM8_TRG_COM_TIM14_IRQHandler+0x1c>
	   {
		  TIM_ClearITPendingBit(TIM14, TIM_IT_Update);
 800979a:	2101      	movs	r1, #1
 800979c:	4802      	ldr	r0, [pc, #8]	; (80097a8 <TIM8_TRG_COM_TIM14_IRQHandler+0x20>)
 800979e:	f7f8 ff91 	bl	80026c4 <TIM_ClearITPendingBit>

	   }
    return;
 80097a2:	bf00      	nop
 80097a4:	bf00      	nop
}
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	40002000 	.word	0x40002000

080097ac <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 80097ac:	b580      	push	{r7, lr}
 80097ae:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus(EXTI_Line15) != RESET) {
 80097b0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80097b4:	f7f7 fef6 	bl	80015a4 <EXTI_GetITStatus>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d003      	beq.n	80097c6 <EXTI15_10_IRQHandler+0x1a>
		EXTI_ClearITPendingBit(EXTI_Line15);
 80097be:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80097c2:	f7f7 ff13 	bl	80015ec <EXTI_ClearITPendingBit>
	}
}
 80097c6:	bf00      	nop
 80097c8:	bd80      	pop	{r7, pc}
	...

080097cc <main>:
#include "main.h"

int main(void) {
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af02      	add	r7, sp, #8
	Initialize();
 80097d2:	f7ff f863 	bl	800889c <Initialize>

	BIOSTIMx_Init(TIM6, 20000, 84, 2, 1);
 80097d6:	2301      	movs	r3, #1
 80097d8:	9300      	str	r3, [sp, #0]
 80097da:	2302      	movs	r3, #2
 80097dc:	2254      	movs	r2, #84	; 0x54
 80097de:	f644 6120 	movw	r1, #20000	; 0x4e20
 80097e2:	480b      	ldr	r0, [pc, #44]	; (8009810 <main+0x44>)
 80097e4:	f7fb ff5a 	bl	800569c <BIOSTIMx_Init>



	RNS_config(CAN1);
 80097e8:	480a      	ldr	r0, [pc, #40]	; (8009814 <main+0x48>)
 80097ea:	f7ff fc95 	bl	8009118 <RNS_config>

	var_init();
 80097ee:	f7ff fe63 	bl	80094b8 <var_init>

	while (1) {
		if(ps4.button==SELECT)
 80097f2:	4b09      	ldr	r3, [pc, #36]	; (8009818 <main+0x4c>)
 80097f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d105      	bne.n	8009806 <main+0x3a>
		manual=1;
 80097fa:	4b08      	ldr	r3, [pc, #32]	; (800981c <main+0x50>)
 80097fc:	2201      	movs	r2, #1
 80097fe:	601a      	str	r2, [r3, #0]


		while (manual) {
 8009800:	e001      	b.n	8009806 <main+0x3a>
			manual_mode();
 8009802:	f7ff fdb9 	bl	8009378 <manual_mode>
		while (manual) {
 8009806:	4b05      	ldr	r3, [pc, #20]	; (800981c <main+0x50>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d1f9      	bne.n	8009802 <main+0x36>
		if(ps4.button==SELECT)
 800980e:	e7f0      	b.n	80097f2 <main+0x26>
 8009810:	40001000 	.word	0x40001000
 8009814:	40006400 	.word	0x40006400
 8009818:	20001328 	.word	0x20001328
 800981c:	20001324 	.word	0x20001324

08009820 <TIM6_DAC_IRQHandler>:
		}
	}
	return 0;
}

void TIM6_DAC_IRQHandler(void) {
 8009820:	b580      	push	{r7, lr}
 8009822:	af00      	add	r7, sp, #0

	if (TIM_GetITStatus(TIM6, TIM_IT_Update) != RESET) {
 8009824:	2101      	movs	r1, #1
 8009826:	4812      	ldr	r0, [pc, #72]	; (8009870 <TIM6_DAC_IRQHandler+0x50>)
 8009828:	f7f8 ff22 	bl	8002670 <TIM_GetITStatus>
 800982c:	4603      	mov	r3, r0
 800982e:	2b00      	cmp	r3, #0
 8009830:	d01b      	beq.n	800986a <TIM6_DAC_IRQHandler+0x4a>
		TIM_ClearITPendingBit(TIM6, TIM_IT_Update);
 8009832:	2101      	movs	r1, #1
 8009834:	480e      	ldr	r0, [pc, #56]	; (8009870 <TIM6_DAC_IRQHandler+0x50>)
 8009836:	f7f8 ff45 	bl	80026c4 <TIM_ClearITPendingBit>
		led1 = !led1;
 800983a:	4a0e      	ldr	r2, [pc, #56]	; (8009874 <TIM6_DAC_IRQHandler+0x54>)
 800983c:	4b0d      	ldr	r3, [pc, #52]	; (8009874 <TIM6_DAC_IRQHandler+0x54>)
 800983e:	785b      	ldrb	r3, [r3, #1]
 8009840:	f003 0320 	and.w	r3, r3, #32
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b00      	cmp	r3, #0
 8009848:	bf0c      	ite	eq
 800984a:	2301      	moveq	r3, #1
 800984c:	2300      	movne	r3, #0
 800984e:	b2d9      	uxtb	r1, r3
 8009850:	7853      	ldrb	r3, [r2, #1]
 8009852:	f361 1345 	bfi	r3, r1, #5, #1
 8009856:	7053      	strb	r3, [r2, #1]


		PS4Request(I2C1);
 8009858:	220a      	movs	r2, #10
 800985a:	2144      	movs	r1, #68	; 0x44
 800985c:	4806      	ldr	r0, [pc, #24]	; (8009878 <TIM6_DAC_IRQHandler+0x58>)
 800985e:	f7fd fa2d 	bl	8006cbc <I2CMasterReadII>
		PSx_HandlerI2C(&ps4);
 8009862:	4806      	ldr	r0, [pc, #24]	; (800987c <TIM6_DAC_IRQHandler+0x5c>)
 8009864:	f7fe fbe8 	bl	8008038 <PSx_HandlerI2C>
	}
	return;
 8009868:	bf00      	nop
 800986a:	bf00      	nop
}
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	40001000 	.word	0x40001000
 8009874:	40020814 	.word	0x40020814
 8009878:	40005400 	.word	0x40005400
 800987c:	20001328 	.word	0x20001328

08009880 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009880:	f8df d034 	ldr.w	sp, [pc, #52]	; 80098b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009884:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009886:	e003      	b.n	8009890 <LoopCopyDataInit>

08009888 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009888:	4b0c      	ldr	r3, [pc, #48]	; (80098bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800988a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800988c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800988e:	3104      	adds	r1, #4

08009890 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009890:	480b      	ldr	r0, [pc, #44]	; (80098c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009892:	4b0c      	ldr	r3, [pc, #48]	; (80098c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009894:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009896:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009898:	d3f6      	bcc.n	8009888 <CopyDataInit>
  ldr  r2, =_sbss
 800989a:	4a0b      	ldr	r2, [pc, #44]	; (80098c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800989c:	e002      	b.n	80098a4 <LoopFillZerobss>

0800989e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800989e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80098a0:	f842 3b04 	str.w	r3, [r2], #4

080098a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80098a4:	4b09      	ldr	r3, [pc, #36]	; (80098cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80098a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80098a8:	d3f9      	bcc.n	800989e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80098aa:	f000 f813 	bl	80098d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80098ae:	f000 f93f 	bl	8009b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80098b2:	f7ff ff8b 	bl	80097cc <main>
  bx  lr    
 80098b6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80098b8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80098bc:	08009bb4 	.word	0x08009bb4
  ldr  r0, =_sdata
 80098c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80098c4:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 80098c8:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 80098cc:	200013d8 	.word	0x200013d8

080098d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80098d0:	e7fe      	b.n	80098d0 <ADC_IRQHandler>
	...

080098d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80098d8:	4a16      	ldr	r2, [pc, #88]	; (8009934 <SystemInit+0x60>)
 80098da:	4b16      	ldr	r3, [pc, #88]	; (8009934 <SystemInit+0x60>)
 80098dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80098e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80098e8:	4a13      	ldr	r2, [pc, #76]	; (8009938 <SystemInit+0x64>)
 80098ea:	4b13      	ldr	r3, [pc, #76]	; (8009938 <SystemInit+0x64>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f043 0301 	orr.w	r3, r3, #1
 80098f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80098f4:	4b10      	ldr	r3, [pc, #64]	; (8009938 <SystemInit+0x64>)
 80098f6:	2200      	movs	r2, #0
 80098f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80098fa:	4a0f      	ldr	r2, [pc, #60]	; (8009938 <SystemInit+0x64>)
 80098fc:	4b0e      	ldr	r3, [pc, #56]	; (8009938 <SystemInit+0x64>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009904:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009908:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800990a:	4b0b      	ldr	r3, [pc, #44]	; (8009938 <SystemInit+0x64>)
 800990c:	4a0b      	ldr	r2, [pc, #44]	; (800993c <SystemInit+0x68>)
 800990e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009910:	4a09      	ldr	r2, [pc, #36]	; (8009938 <SystemInit+0x64>)
 8009912:	4b09      	ldr	r3, [pc, #36]	; (8009938 <SystemInit+0x64>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800991a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800991c:	4b06      	ldr	r3, [pc, #24]	; (8009938 <SystemInit+0x64>)
 800991e:	2200      	movs	r2, #0
 8009920:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8009922:	f000 f889 	bl	8009a38 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009926:	4b03      	ldr	r3, [pc, #12]	; (8009934 <SystemInit+0x60>)
 8009928:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800992c:	609a      	str	r2, [r3, #8]
#endif
}
 800992e:	bf00      	nop
 8009930:	bd80      	pop	{r7, pc}
 8009932:	bf00      	nop
 8009934:	e000ed00 	.word	0xe000ed00
 8009938:	40023800 	.word	0x40023800
 800993c:	24003010 	.word	0x24003010

08009940 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8009940:	b480      	push	{r7}
 8009942:	b087      	sub	sp, #28
 8009944:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8009946:	2300      	movs	r3, #0
 8009948:	613b      	str	r3, [r7, #16]
 800994a:	2300      	movs	r3, #0
 800994c:	617b      	str	r3, [r7, #20]
 800994e:	2302      	movs	r3, #2
 8009950:	60fb      	str	r3, [r7, #12]
 8009952:	2300      	movs	r3, #0
 8009954:	60bb      	str	r3, [r7, #8]
 8009956:	2302      	movs	r3, #2
 8009958:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800995a:	4b32      	ldr	r3, [pc, #200]	; (8009a24 <SystemCoreClockUpdate+0xe4>)
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	f003 030c 	and.w	r3, r3, #12
 8009962:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	2b04      	cmp	r3, #4
 8009968:	d007      	beq.n	800997a <SystemCoreClockUpdate+0x3a>
 800996a:	2b08      	cmp	r3, #8
 800996c:	d009      	beq.n	8009982 <SystemCoreClockUpdate+0x42>
 800996e:	2b00      	cmp	r3, #0
 8009970:	d13d      	bne.n	80099ee <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8009972:	4b2d      	ldr	r3, [pc, #180]	; (8009a28 <SystemCoreClockUpdate+0xe8>)
 8009974:	4a2d      	ldr	r2, [pc, #180]	; (8009a2c <SystemCoreClockUpdate+0xec>)
 8009976:	601a      	str	r2, [r3, #0]
      break;
 8009978:	e03d      	b.n	80099f6 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800997a:	4b2b      	ldr	r3, [pc, #172]	; (8009a28 <SystemCoreClockUpdate+0xe8>)
 800997c:	4a2c      	ldr	r2, [pc, #176]	; (8009a30 <SystemCoreClockUpdate+0xf0>)
 800997e:	601a      	str	r2, [r3, #0]
      break;
 8009980:	e039      	b.n	80099f6 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8009982:	4b28      	ldr	r3, [pc, #160]	; (8009a24 <SystemCoreClockUpdate+0xe4>)
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	0d9b      	lsrs	r3, r3, #22
 8009988:	f003 0301 	and.w	r3, r3, #1
 800998c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800998e:	4b25      	ldr	r3, [pc, #148]	; (8009a24 <SystemCoreClockUpdate+0xe4>)
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009996:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d00c      	beq.n	80099b8 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800999e:	4a24      	ldr	r2, [pc, #144]	; (8009a30 <SystemCoreClockUpdate+0xf0>)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80099a6:	4a1f      	ldr	r2, [pc, #124]	; (8009a24 <SystemCoreClockUpdate+0xe4>)
 80099a8:	6852      	ldr	r2, [r2, #4]
 80099aa:	0992      	lsrs	r2, r2, #6
 80099ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099b0:	fb02 f303 	mul.w	r3, r2, r3
 80099b4:	617b      	str	r3, [r7, #20]
 80099b6:	e00b      	b.n	80099d0 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80099b8:	4a1c      	ldr	r2, [pc, #112]	; (8009a2c <SystemCoreClockUpdate+0xec>)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80099c0:	4a18      	ldr	r2, [pc, #96]	; (8009a24 <SystemCoreClockUpdate+0xe4>)
 80099c2:	6852      	ldr	r2, [r2, #4]
 80099c4:	0992      	lsrs	r2, r2, #6
 80099c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099ca:	fb02 f303 	mul.w	r3, r2, r3
 80099ce:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80099d0:	4b14      	ldr	r3, [pc, #80]	; (8009a24 <SystemCoreClockUpdate+0xe4>)
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	0c1b      	lsrs	r3, r3, #16
 80099d6:	f003 0303 	and.w	r3, r3, #3
 80099da:	3301      	adds	r3, #1
 80099dc:	005b      	lsls	r3, r3, #1
 80099de:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80099e0:	697a      	ldr	r2, [r7, #20]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80099e8:	4a0f      	ldr	r2, [pc, #60]	; (8009a28 <SystemCoreClockUpdate+0xe8>)
 80099ea:	6013      	str	r3, [r2, #0]
      break;
 80099ec:	e003      	b.n	80099f6 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80099ee:	4b0e      	ldr	r3, [pc, #56]	; (8009a28 <SystemCoreClockUpdate+0xe8>)
 80099f0:	4a0e      	ldr	r2, [pc, #56]	; (8009a2c <SystemCoreClockUpdate+0xec>)
 80099f2:	601a      	str	r2, [r3, #0]
      break;
 80099f4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80099f6:	4b0b      	ldr	r3, [pc, #44]	; (8009a24 <SystemCoreClockUpdate+0xe4>)
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	091b      	lsrs	r3, r3, #4
 80099fc:	f003 030f 	and.w	r3, r3, #15
 8009a00:	4a0c      	ldr	r2, [pc, #48]	; (8009a34 <SystemCoreClockUpdate+0xf4>)
 8009a02:	5cd3      	ldrb	r3, [r2, r3]
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8009a08:	4b07      	ldr	r3, [pc, #28]	; (8009a28 <SystemCoreClockUpdate+0xe8>)
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8009a12:	4a05      	ldr	r2, [pc, #20]	; (8009a28 <SystemCoreClockUpdate+0xe8>)
 8009a14:	6013      	str	r3, [r2, #0]
}
 8009a16:	bf00      	nop
 8009a18:	371c      	adds	r7, #28
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop
 8009a24:	40023800 	.word	0x40023800
 8009a28:	20000010 	.word	0x20000010
 8009a2c:	00f42400 	.word	0x00f42400
 8009a30:	017d7840 	.word	0x017d7840
 8009a34:	20000014 	.word	0x20000014

08009a38 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b083      	sub	sp, #12
 8009a3c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	607b      	str	r3, [r7, #4]
 8009a42:	2300      	movs	r3, #0
 8009a44:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8009a46:	4a36      	ldr	r2, [pc, #216]	; (8009b20 <SetSysClock+0xe8>)
 8009a48:	4b35      	ldr	r3, [pc, #212]	; (8009b20 <SetSysClock+0xe8>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a50:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8009a52:	4b33      	ldr	r3, [pc, #204]	; (8009b20 <SetSysClock+0xe8>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a5a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	3301      	adds	r3, #1
 8009a60:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d103      	bne.n	8009a70 <SetSysClock+0x38>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8009a6e:	d1f0      	bne.n	8009a52 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8009a70:	4b2b      	ldr	r3, [pc, #172]	; (8009b20 <SetSysClock+0xe8>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d002      	beq.n	8009a82 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	603b      	str	r3, [r7, #0]
 8009a80:	e001      	b.n	8009a86 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8009a82:	2300      	movs	r3, #0
 8009a84:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d142      	bne.n	8009b12 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8009a8c:	4a24      	ldr	r2, [pc, #144]	; (8009b20 <SetSysClock+0xe8>)
 8009a8e:	4b24      	ldr	r3, [pc, #144]	; (8009b20 <SetSysClock+0xe8>)
 8009a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a96:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8009a98:	4a22      	ldr	r2, [pc, #136]	; (8009b24 <SetSysClock+0xec>)
 8009a9a:	4b22      	ldr	r3, [pc, #136]	; (8009b24 <SetSysClock+0xec>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009aa2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8009aa4:	4a1e      	ldr	r2, [pc, #120]	; (8009b20 <SetSysClock+0xe8>)
 8009aa6:	4b1e      	ldr	r3, [pc, #120]	; (8009b20 <SetSysClock+0xe8>)
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8009aac:	4a1c      	ldr	r2, [pc, #112]	; (8009b20 <SetSysClock+0xe8>)
 8009aae:	4b1c      	ldr	r3, [pc, #112]	; (8009b20 <SetSysClock+0xe8>)
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ab6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8009ab8:	4a19      	ldr	r2, [pc, #100]	; (8009b20 <SetSysClock+0xe8>)
 8009aba:	4b19      	ldr	r3, [pc, #100]	; (8009b20 <SetSysClock+0xe8>)
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8009ac2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8009ac4:	4b16      	ldr	r3, [pc, #88]	; (8009b20 <SetSysClock+0xe8>)
 8009ac6:	4a18      	ldr	r2, [pc, #96]	; (8009b28 <SetSysClock+0xf0>)
 8009ac8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8009aca:	4a15      	ldr	r2, [pc, #84]	; (8009b20 <SetSysClock+0xe8>)
 8009acc:	4b14      	ldr	r3, [pc, #80]	; (8009b20 <SetSysClock+0xe8>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009ad4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8009ad6:	bf00      	nop
 8009ad8:	4b11      	ldr	r3, [pc, #68]	; (8009b20 <SetSysClock+0xe8>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d0f9      	beq.n	8009ad8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8009ae4:	4b11      	ldr	r3, [pc, #68]	; (8009b2c <SetSysClock+0xf4>)
 8009ae6:	f240 7205 	movw	r2, #1797	; 0x705
 8009aea:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8009aec:	4a0c      	ldr	r2, [pc, #48]	; (8009b20 <SetSysClock+0xe8>)
 8009aee:	4b0c      	ldr	r3, [pc, #48]	; (8009b20 <SetSysClock+0xe8>)
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	f023 0303 	bic.w	r3, r3, #3
 8009af6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8009af8:	4a09      	ldr	r2, [pc, #36]	; (8009b20 <SetSysClock+0xe8>)
 8009afa:	4b09      	ldr	r3, [pc, #36]	; (8009b20 <SetSysClock+0xe8>)
 8009afc:	689b      	ldr	r3, [r3, #8]
 8009afe:	f043 0302 	orr.w	r3, r3, #2
 8009b02:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8009b04:	bf00      	nop
 8009b06:	4b06      	ldr	r3, [pc, #24]	; (8009b20 <SetSysClock+0xe8>)
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	f003 030c 	and.w	r3, r3, #12
 8009b0e:	2b08      	cmp	r3, #8
 8009b10:	d1f9      	bne.n	8009b06 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8009b12:	bf00      	nop
 8009b14:	370c      	adds	r7, #12
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	40023800 	.word	0x40023800
 8009b24:	40007000 	.word	0x40007000
 8009b28:	07405408 	.word	0x07405408
 8009b2c:	40023c00 	.word	0x40023c00

08009b30 <__libc_init_array>:
 8009b30:	b570      	push	{r4, r5, r6, lr}
 8009b32:	4e0d      	ldr	r6, [pc, #52]	; (8009b68 <__libc_init_array+0x38>)
 8009b34:	4c0d      	ldr	r4, [pc, #52]	; (8009b6c <__libc_init_array+0x3c>)
 8009b36:	1ba4      	subs	r4, r4, r6
 8009b38:	10a4      	asrs	r4, r4, #2
 8009b3a:	2500      	movs	r5, #0
 8009b3c:	42a5      	cmp	r5, r4
 8009b3e:	d109      	bne.n	8009b54 <__libc_init_array+0x24>
 8009b40:	4e0b      	ldr	r6, [pc, #44]	; (8009b70 <__libc_init_array+0x40>)
 8009b42:	4c0c      	ldr	r4, [pc, #48]	; (8009b74 <__libc_init_array+0x44>)
 8009b44:	f000 f824 	bl	8009b90 <_init>
 8009b48:	1ba4      	subs	r4, r4, r6
 8009b4a:	10a4      	asrs	r4, r4, #2
 8009b4c:	2500      	movs	r5, #0
 8009b4e:	42a5      	cmp	r5, r4
 8009b50:	d105      	bne.n	8009b5e <__libc_init_array+0x2e>
 8009b52:	bd70      	pop	{r4, r5, r6, pc}
 8009b54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b58:	4798      	blx	r3
 8009b5a:	3501      	adds	r5, #1
 8009b5c:	e7ee      	b.n	8009b3c <__libc_init_array+0xc>
 8009b5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b62:	4798      	blx	r3
 8009b64:	3501      	adds	r5, #1
 8009b66:	e7f2      	b.n	8009b4e <__libc_init_array+0x1e>
 8009b68:	08009bac 	.word	0x08009bac
 8009b6c:	08009bac 	.word	0x08009bac
 8009b70:	08009bac 	.word	0x08009bac
 8009b74:	08009bb0 	.word	0x08009bb0

08009b78 <memcpy>:
 8009b78:	b510      	push	{r4, lr}
 8009b7a:	1e43      	subs	r3, r0, #1
 8009b7c:	440a      	add	r2, r1
 8009b7e:	4291      	cmp	r1, r2
 8009b80:	d100      	bne.n	8009b84 <memcpy+0xc>
 8009b82:	bd10      	pop	{r4, pc}
 8009b84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b8c:	e7f7      	b.n	8009b7e <memcpy+0x6>
	...

08009b90 <_init>:
 8009b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b92:	bf00      	nop
 8009b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b96:	bc08      	pop	{r3}
 8009b98:	469e      	mov	lr, r3
 8009b9a:	4770      	bx	lr

08009b9c <_fini>:
 8009b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9e:	bf00      	nop
 8009ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba2:	bc08      	pop	{r3}
 8009ba4:	469e      	mov	lr, r3
 8009ba6:	4770      	bx	lr
