Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 06 14:40:12 2018
| Host         : Ericks-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |              23 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------+------------------+------------------+----------------+
|    Clock Signal   |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG    |                          |                  |                2 |              2 |
|  c/CLK            |                          |                  |                2 |              4 |
|  c/CLK            | a/segment_dis[6]_i_1_n_0 |                  |                3 |              7 |
|  PS2Clk_IBUF_BUFG | k/E[0]                   |                  |                3 |             16 |
| ~PS2Clk_IBUF_BUFG |                          |                  |                6 |             19 |
|  clk_IBUF_BUFG    |                          | c/slowClk3       |                7 |             27 |
+-------------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


