{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731521691977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731521691977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 13:14:51 2024 " "Processing started: Wed Nov 13 13:14:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731521691977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521691977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_path_risc_architecture -c single_path_risc_architecture " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_path_risc_architecture -c single_path_risc_architecture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521691977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731521692145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731521692145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731521695853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731521695854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_top " "Found entity 1: testbench_top" {  } { { "testbench_top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/testbench_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731521695854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731521695855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731521695869 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "display_led top.sv(8) " "Output port \"display_led\" at top.sv(8) has no driver" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731521695870 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:r_f " "Elaborating entity \"register_file\" for hierarchy \"register_file:r_f\"" {  } { { "top.sv" "r_f" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731521695870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:t1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:t1\"" {  } { { "top.sv" "t1" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731521695875 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(10) " "Verilog HDL Case Statement warning at ALU.sv(10): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult ALU.sv(10) " "Verilog HDL Always Construct warning at ALU.sv(10): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] ALU.sv(10) " "Inferred latch for \"ALUResult\[0\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] ALU.sv(10) " "Inferred latch for \"ALUResult\[1\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] ALU.sv(10) " "Inferred latch for \"ALUResult\[2\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] ALU.sv(10) " "Inferred latch for \"ALUResult\[3\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] ALU.sv(10) " "Inferred latch for \"ALUResult\[4\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] ALU.sv(10) " "Inferred latch for \"ALUResult\[5\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695876 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] ALU.sv(10) " "Inferred latch for \"ALUResult\[6\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] ALU.sv(10) " "Inferred latch for \"ALUResult\[7\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] ALU.sv(10) " "Inferred latch for \"ALUResult\[8\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] ALU.sv(10) " "Inferred latch for \"ALUResult\[9\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] ALU.sv(10) " "Inferred latch for \"ALUResult\[10\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] ALU.sv(10) " "Inferred latch for \"ALUResult\[11\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] ALU.sv(10) " "Inferred latch for \"ALUResult\[12\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] ALU.sv(10) " "Inferred latch for \"ALUResult\[13\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] ALU.sv(10) " "Inferred latch for \"ALUResult\[14\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] ALU.sv(10) " "Inferred latch for \"ALUResult\[15\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] ALU.sv(10) " "Inferred latch for \"ALUResult\[16\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] ALU.sv(10) " "Inferred latch for \"ALUResult\[17\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] ALU.sv(10) " "Inferred latch for \"ALUResult\[18\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] ALU.sv(10) " "Inferred latch for \"ALUResult\[19\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] ALU.sv(10) " "Inferred latch for \"ALUResult\[20\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] ALU.sv(10) " "Inferred latch for \"ALUResult\[21\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] ALU.sv(10) " "Inferred latch for \"ALUResult\[22\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] ALU.sv(10) " "Inferred latch for \"ALUResult\[23\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] ALU.sv(10) " "Inferred latch for \"ALUResult\[24\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] ALU.sv(10) " "Inferred latch for \"ALUResult\[25\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] ALU.sv(10) " "Inferred latch for \"ALUResult\[26\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] ALU.sv(10) " "Inferred latch for \"ALUResult\[27\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] ALU.sv(10) " "Inferred latch for \"ALUResult\[28\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] ALU.sv(10) " "Inferred latch for \"ALUResult\[29\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] ALU.sv(10) " "Inferred latch for \"ALUResult\[30\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] ALU.sv(10) " "Inferred latch for \"ALUResult\[31\]\" at ALU.sv(10)" {  } { { "ALU.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/ALU.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521695877 "|top|ALU:t1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731521696116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_led\[0\] GND " "Pin \"display_led\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731521696130 "|top|display_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_led\[1\] GND " "Pin \"display_led\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731521696130 "|top|display_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_led\[2\] GND " "Pin \"display_led\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731521696130 "|top|display_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_led\[3\] GND " "Pin \"display_led\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731521696130 "|top|display_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_led\[4\] GND " "Pin \"display_led\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731521696130 "|top|display_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_led\[5\] GND " "Pin \"display_led\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731521696130 "|top|display_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_led\[6\] GND " "Pin \"display_led\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Prashanth/Desktop/DSD Labs/DSD-Labs-Fall-2024/Lab6/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731521696130 "|top|display_led[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731521696130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731521696163 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731521696305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731521696449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731521696449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731521696478 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731521696478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Implemented 229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731521696478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731521696478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731521696486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 13:14:56 2024 " "Processing ended: Wed Nov 13 13:14:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731521696486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731521696486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731521696486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731521696486 ""}
