var struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n =
[
    [ "BitMapping", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a28115d96c4d5d6ffd48c4b96bacb7bc5", null ],
    [ "CasLatencies", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a76ecb48bacc2b7ed1bf7b895a86bd529", null ],
    [ "Crc", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ab23d2943e9f417864201d1567a0c2162", null ],
    [ "Description", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a5dc7d31add4138d18775245af41a2b53", null ],
    [ "DramDeviceType", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a57568325896d952cd0c22d7c814d634a", null ],
    [ "ExtendedModuleType", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aa4d10d4d4411fcd717b2fa778cc1371d", null ],
    [ "LatencySetOptions", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a3c791e1c4d9aa22465e76a2c0eedfab8", null ],
    [ "ModuleMemoryBusWidth", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a87227486c3cea28746e2d7f9eb77383f", null ],
    [ "ModuleNominalVoltage", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ad4b790c8e4d47a24c530675a031640c5", null ],
    [ "ModuleOrganization", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a7bd8eaf766e0e4e08028b20059ae8284", null ],
    [ "ModuleThermalSensor", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#af5b88115c5450bad838ee8e6b072c6b9", null ],
    [ "ModuleType", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a5c0b5aafca62db7f2578ca119eeacf6a", null ],
    [ "OtherOptionalFeatures", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a113c24ae916d4756dcfb4bc93fe83589", null ],
    [ "Reserved0", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a4239b1e3c174611e3dbb4fa5ca43b575", null ],
    [ "Reserved1", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a336219015743a3ef79d6b46bcb9629a9", null ],
    [ "Reserved2", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a9634347e220b80be2872f84580da1fa6", null ],
    [ "Revision", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a275733e54e98240e27cf30fa7426b31f", null ],
    [ "SdramAddressing", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ae86a31c11a8abcb1f0398d0d5119d6f8", null ],
    [ "SdramDensityAndBanks", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aac47fbc530764b091c4a4a6108f9712d", null ],
    [ "SdramOptionalFeatures", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a67e9f032f5df5cbdf165e0d0ead41594", null ],
    [ "SdramPackageType", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a78c039d357bda8c89fbc8c5ccd5e3b17", null ],
    [ "SignalLoading", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a156af554467206126cfcf0a1737a4b18", null ],
    [ "tAAmin", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a53a426a16132059d66237880d5c56de0", null ],
    [ "tAAminFine", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a8b689327b473d694fa6d000339e2010b", null ],
    [ "tCKmax", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a370e2e50facb3541c6e2cf9d71404c28", null ],
    [ "tCKmaxFine", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#acf5a1d9a59d14b002ee684c85947df21", null ],
    [ "tCKmin", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a3f0a9b16fbe74b4994be8ba1c432bc36", null ],
    [ "tCKminFine", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aaa003ba79a3f397fba4fd581b11066f1", null ],
    [ "ThermalAndRefreshOptions", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aa1fb550c97a2126494d9da2bf37801da", null ],
    [ "Timebase", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a72a2cb6dda29e41c2f88610631d4d40c", null ],
    [ "tRCDmin", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a1c7fa6860a94648877fdc4598288f98e", null ],
    [ "tRCDminFine", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a7364fc92e4c55c6ec7674600d1be572a", null ],
    [ "tRFCab", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#aeae026bb6f21e37b3aa0ca6398ebb75f", null ],
    [ "tRFCpb", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#abad513147be296c55b5a9f9ef16cb2ff", null ],
    [ "tRPab", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#ae4d070f74c5004e899ef5c1df71ee999", null ],
    [ "tRPabFine", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a9a0b684358e17b3c60a9413487a4e7cd", null ],
    [ "tRPpb", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a58e239ef1ab4b6b48077f28faa4b9577", null ],
    [ "tRPpbFine", "struct_s_p_d___l_p_d_d_r___b_a_s_e___s_e_c_t_i_o_n.html#a963eb49feca71ab407995d1917711e52", null ]
];