digraph "0_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_0" {
"1000209" [label="(MethodReturn,RET)"];
"1000104" [label="(MethodParameterIn,int irq_num)"];
"1000318" [label="(MethodParameterOut,int irq_num)"];
"1000115" [label="(ControlStructure,if (!armv6_pmcr_has_overflowed(pmcr)))"];
"1000118" [label="(Identifier,pmcr)"];
"1000116" [label="(Call,!armv6_pmcr_has_overflowed(pmcr))"];
"1000117" [label="(Call,armv6_pmcr_has_overflowed(pmcr))"];
"1000119" [label="(Return,return IRQ_NONE;)"];
"1000120" [label="(Identifier,IRQ_NONE)"];
"1000121" [label="(Call,regs = get_irq_regs())"];
"1000122" [label="(Identifier,regs)"];
"1000123" [label="(Call,get_irq_regs())"];
"1000105" [label="(MethodParameterIn,void *dev)"];
"1000319" [label="(MethodParameterOut,void *dev)"];
"1000124" [label="(Call,armv6_pmcr_write(pmcr))"];
"1000125" [label="(Identifier,pmcr)"];
"1000126" [label="(Call,perf_sample_data_init(&data, 0))"];
"1000127" [label="(Call,&data)"];
"1000128" [label="(Identifier,data)"];
"1000129" [label="(Literal,0)"];
"1000130" [label="(Call,cpuc = &__get_cpu_var(cpu_hw_events))"];
"1000131" [label="(Identifier,cpuc)"];
"1000134" [label="(Identifier,cpu_hw_events)"];
"1000132" [label="(Call,&__get_cpu_var(cpu_hw_events))"];
"1000133" [label="(Call,__get_cpu_var(cpu_hw_events))"];
"1000135" [label="(ControlStructure,for (idx = 0; idx <= armpmu->num_events; ++idx))"];
"1000138" [label="(Literal,0)"];
"1000139" [label="(Call,idx <= armpmu->num_events)"];
"1000140" [label="(Identifier,idx)"];
"1000141" [label="(Call,armpmu->num_events)"];
"1000142" [label="(Identifier,armpmu)"];
"1000143" [label="(FieldIdentifier,num_events)"];
"1000144" [label="(Call,++idx)"];
"1000145" [label="(Identifier,idx)"];
"1000136" [label="(Call,idx = 0)"];
"1000137" [label="(Identifier,idx)"];
"1000148" [label="(Call,*event = cpuc->events[idx])"];
"1000149" [label="(Identifier,event)"];
"1000150" [label="(Call,cpuc->events[idx])"];
"1000151" [label="(Call,cpuc->events)"];
"1000152" [label="(Identifier,cpuc)"];
"1000153" [label="(FieldIdentifier,events)"];
"1000154" [label="(Identifier,idx)"];
"1000146" [label="(Block,)"];
"1000159" [label="(Identifier,idx)"];
"1000156" [label="(ControlStructure,if (!test_bit(idx, cpuc->active_mask)))"];
"1000160" [label="(Call,cpuc->active_mask)"];
"1000161" [label="(Identifier,cpuc)"];
"1000162" [label="(FieldIdentifier,active_mask)"];
"1000157" [label="(Call,!test_bit(idx, cpuc->active_mask))"];
"1000158" [label="(Call,test_bit(idx, cpuc->active_mask))"];
"1000106" [label="(Block,)"];
"1000163" [label="(ControlStructure,continue;)"];
"1000164" [label="(ControlStructure,if (!armv6_pmcr_counter_has_overflowed(pmcr, idx)))"];
"1000167" [label="(Identifier,pmcr)"];
"1000168" [label="(Identifier,idx)"];
"1000165" [label="(Call,!armv6_pmcr_counter_has_overflowed(pmcr, idx))"];
"1000166" [label="(Call,armv6_pmcr_counter_has_overflowed(pmcr, idx))"];
"1000169" [label="(ControlStructure,continue;)"];
"1000175" [label="(FieldIdentifier,hw)"];
"1000170" [label="(Call,hwc = &event->hw)"];
"1000171" [label="(Identifier,hwc)"];
"1000172" [label="(Call,&event->hw)"];
"1000173" [label="(Call,event->hw)"];
"1000174" [label="(Identifier,event)"];
"1000108" [label="(Call,pmcr = armv6_pmcr_read())"];
"1000109" [label="(Identifier,pmcr)"];
"1000110" [label="(Call,armv6_pmcr_read())"];
"1000176" [label="(Call,armpmu_event_update(event, hwc, idx, 1))"];
"1000177" [label="(Identifier,event)"];
"1000178" [label="(Identifier,hwc)"];
"1000179" [label="(Identifier,idx)"];
"1000180" [label="(Literal,1)"];
"1000185" [label="(Call,event->hw.last_period)"];
"1000186" [label="(Call,event->hw)"];
"1000187" [label="(Identifier,event)"];
"1000181" [label="(Call,data.period = event->hw.last_period)"];
"1000182" [label="(Call,data.period)"];
"1000183" [label="(Identifier,data)"];
"1000188" [label="(FieldIdentifier,hw)"];
"1000189" [label="(FieldIdentifier,last_period)"];
"1000184" [label="(FieldIdentifier,period)"];
"1000190" [label="(ControlStructure,if (!armpmu_event_set_period(event, hwc, idx)))"];
"1000193" [label="(Identifier,event)"];
"1000194" [label="(Identifier,hwc)"];
"1000195" [label="(Identifier,idx)"];
"1000191" [label="(Call,!armpmu_event_set_period(event, hwc, idx))"];
"1000192" [label="(Call,armpmu_event_set_period(event, hwc, idx))"];
"1000196" [label="(ControlStructure,continue;)"];
"1000197" [label="(ControlStructure,if (perf_event_overflow(event, &data, regs)))"];
"1000199" [label="(Identifier,event)"];
"1000200" [label="(Call,&data)"];
"1000201" [label="(Identifier,data)"];
"1000202" [label="(Identifier,regs)"];
"1000198" [label="(Call,perf_event_overflow(event, &data, regs))"];
"1000204" [label="(Identifier,hwc)"];
"1000205" [label="(Identifier,idx)"];
"1000203" [label="(Call,armpmu->disable(hwc, idx))"];
"1000206" [label="(Call,irq_work_run())"];
"1000207" [label="(Return,return IRQ_HANDLED;)"];
"1000208" [label="(Identifier,IRQ_HANDLED)"];
"1000209" -> "1000103"  [label="AST: "];
"1000209" -> "1000119"  [label="CFG: "];
"1000209" -> "1000207"  [label="CFG: "];
"1000119" -> "1000209"  [label="DDG: <RET>"];
"1000170" -> "1000209"  [label="DDG: &event->hw"];
"1000181" -> "1000209"  [label="DDG: event->hw.last_period"];
"1000181" -> "1000209"  [label="DDG: data.period"];
"1000104" -> "1000209"  [label="DDG: irq_num"];
"1000105" -> "1000209"  [label="DDG: dev"];
"1000158" -> "1000209"  [label="DDG: cpuc->active_mask"];
"1000126" -> "1000209"  [label="DDG: &data"];
"1000126" -> "1000209"  [label="DDG: perf_sample_data_init(&data, 0)"];
"1000117" -> "1000209"  [label="DDG: pmcr"];
"1000198" -> "1000209"  [label="DDG: event"];
"1000198" -> "1000209"  [label="DDG: &data"];
"1000198" -> "1000209"  [label="DDG: perf_event_overflow(event, &data, regs)"];
"1000198" -> "1000209"  [label="DDG: regs"];
"1000116" -> "1000209"  [label="DDG: armv6_pmcr_has_overflowed(pmcr)"];
"1000116" -> "1000209"  [label="DDG: !armv6_pmcr_has_overflowed(pmcr)"];
"1000124" -> "1000209"  [label="DDG: pmcr"];
"1000124" -> "1000209"  [label="DDG: armv6_pmcr_write(pmcr)"];
"1000192" -> "1000209"  [label="DDG: hwc"];
"1000192" -> "1000209"  [label="DDG: event"];
"1000157" -> "1000209"  [label="DDG: !test_bit(idx, cpuc->active_mask)"];
"1000157" -> "1000209"  [label="DDG: test_bit(idx, cpuc->active_mask)"];
"1000206" -> "1000209"  [label="DDG: irq_work_run()"];
"1000121" -> "1000209"  [label="DDG: get_irq_regs()"];
"1000121" -> "1000209"  [label="DDG: regs"];
"1000130" -> "1000209"  [label="DDG: &__get_cpu_var(cpu_hw_events)"];
"1000130" -> "1000209"  [label="DDG: cpuc"];
"1000139" -> "1000209"  [label="DDG: armpmu->num_events"];
"1000139" -> "1000209"  [label="DDG: idx <= armpmu->num_events"];
"1000139" -> "1000209"  [label="DDG: idx"];
"1000165" -> "1000209"  [label="DDG: armv6_pmcr_counter_has_overflowed(pmcr, idx)"];
"1000165" -> "1000209"  [label="DDG: !armv6_pmcr_counter_has_overflowed(pmcr, idx)"];
"1000166" -> "1000209"  [label="DDG: pmcr"];
"1000133" -> "1000209"  [label="DDG: cpu_hw_events"];
"1000191" -> "1000209"  [label="DDG: !armpmu_event_set_period(event, hwc, idx)"];
"1000191" -> "1000209"  [label="DDG: armpmu_event_set_period(event, hwc, idx)"];
"1000203" -> "1000209"  [label="DDG: armpmu->disable(hwc, idx)"];
"1000203" -> "1000209"  [label="DDG: hwc"];
"1000148" -> "1000209"  [label="DDG: event"];
"1000148" -> "1000209"  [label="DDG: cpuc->events[idx]"];
"1000176" -> "1000209"  [label="DDG: armpmu_event_update(event, hwc, idx, 1)"];
"1000108" -> "1000209"  [label="DDG: armv6_pmcr_read()"];
"1000207" -> "1000209"  [label="DDG: <RET>"];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000209"  [label="DDG: irq_num"];
"1000318" -> "1000103"  [label="AST: "];
"1000115" -> "1000106"  [label="AST: "];
"1000116" -> "1000115"  [label="AST: "];
"1000119" -> "1000115"  [label="AST: "];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000108"  [label="CFG: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="CFG: "];
"1000122" -> "1000116"  [label="CFG: "];
"1000116" -> "1000209"  [label="DDG: armv6_pmcr_has_overflowed(pmcr)"];
"1000116" -> "1000209"  [label="DDG: !armv6_pmcr_has_overflowed(pmcr)"];
"1000117" -> "1000116"  [label="DDG: pmcr"];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000117" -> "1000209"  [label="DDG: pmcr"];
"1000117" -> "1000116"  [label="DDG: pmcr"];
"1000108" -> "1000117"  [label="DDG: pmcr"];
"1000117" -> "1000124"  [label="DDG: pmcr"];
"1000119" -> "1000115"  [label="AST: "];
"1000119" -> "1000120"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000209" -> "1000119"  [label="CFG: "];
"1000119" -> "1000209"  [label="DDG: <RET>"];
"1000120" -> "1000119"  [label="DDG: IRQ_NONE"];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000116"  [label="CFG: "];
"1000119" -> "1000120"  [label="CFG: "];
"1000120" -> "1000119"  [label="DDG: IRQ_NONE"];
"1000121" -> "1000106"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000121" -> "1000209"  [label="DDG: get_irq_regs()"];
"1000121" -> "1000209"  [label="DDG: regs"];
"1000121" -> "1000198"  [label="DDG: regs"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000116"  [label="CFG: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000209"  [label="DDG: dev"];
"1000319" -> "1000103"  [label="AST: "];
"1000124" -> "1000106"  [label="AST: "];
"1000124" -> "1000125"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000128" -> "1000124"  [label="CFG: "];
"1000124" -> "1000209"  [label="DDG: pmcr"];
"1000124" -> "1000209"  [label="DDG: armv6_pmcr_write(pmcr)"];
"1000117" -> "1000124"  [label="DDG: pmcr"];
"1000124" -> "1000166"  [label="DDG: pmcr"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000121"  [label="CFG: "];
"1000124" -> "1000125"  [label="CFG: "];
"1000126" -> "1000106"  [label="AST: "];
"1000126" -> "1000129"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000129" -> "1000126"  [label="AST: "];
"1000131" -> "1000126"  [label="CFG: "];
"1000126" -> "1000209"  [label="DDG: &data"];
"1000126" -> "1000209"  [label="DDG: perf_sample_data_init(&data, 0)"];
"1000126" -> "1000198"  [label="DDG: &data"];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000128"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000124"  [label="CFG: "];
"1000127" -> "1000128"  [label="CFG: "];
"1000129" -> "1000126"  [label="AST: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000126" -> "1000129"  [label="CFG: "];
"1000130" -> "1000106"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000137" -> "1000130"  [label="CFG: "];
"1000130" -> "1000209"  [label="DDG: &__get_cpu_var(cpu_hw_events)"];
"1000130" -> "1000209"  [label="DDG: cpuc"];
"1000133" -> "1000130"  [label="DDG: cpu_hw_events"];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000126"  [label="CFG: "];
"1000134" -> "1000131"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000131"  [label="CFG: "];
"1000133" -> "1000134"  [label="CFG: "];
"1000132" -> "1000130"  [label="AST: "];
"1000132" -> "1000133"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000134"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000132" -> "1000133"  [label="CFG: "];
"1000133" -> "1000209"  [label="DDG: cpu_hw_events"];
"1000133" -> "1000130"  [label="DDG: cpu_hw_events"];
"1000135" -> "1000106"  [label="AST: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000144" -> "1000135"  [label="AST: "];
"1000146" -> "1000135"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000139" -> "1000135"  [label="AST: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000141" -> "1000139"  [label="AST: "];
"1000149" -> "1000139"  [label="CFG: "];
"1000206" -> "1000139"  [label="CFG: "];
"1000139" -> "1000209"  [label="DDG: armpmu->num_events"];
"1000139" -> "1000209"  [label="DDG: idx <= armpmu->num_events"];
"1000139" -> "1000209"  [label="DDG: idx"];
"1000144" -> "1000139"  [label="DDG: idx"];
"1000136" -> "1000139"  [label="DDG: idx"];
"1000139" -> "1000158"  [label="DDG: idx"];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000136"  [label="CFG: "];
"1000140" -> "1000144"  [label="CFG: "];
"1000142" -> "1000140"  [label="CFG: "];
"1000141" -> "1000139"  [label="AST: "];
"1000141" -> "1000143"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000143" -> "1000141"  [label="AST: "];
"1000139" -> "1000141"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000140"  [label="CFG: "];
"1000143" -> "1000142"  [label="CFG: "];
"1000143" -> "1000141"  [label="AST: "];
"1000143" -> "1000142"  [label="CFG: "];
"1000141" -> "1000143"  [label="CFG: "];
"1000144" -> "1000135"  [label="AST: "];
"1000144" -> "1000145"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000140" -> "1000144"  [label="CFG: "];
"1000144" -> "1000139"  [label="DDG: idx"];
"1000158" -> "1000144"  [label="DDG: idx"];
"1000166" -> "1000144"  [label="DDG: idx"];
"1000192" -> "1000144"  [label="DDG: idx"];
"1000203" -> "1000144"  [label="DDG: idx"];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000163"  [label="CFG: "];
"1000145" -> "1000169"  [label="CFG: "];
"1000145" -> "1000196"  [label="CFG: "];
"1000145" -> "1000203"  [label="CFG: "];
"1000145" -> "1000198"  [label="CFG: "];
"1000144" -> "1000145"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000140" -> "1000136"  [label="CFG: "];
"1000136" -> "1000139"  [label="DDG: idx"];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000130"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000148" -> "1000146"  [label="AST: "];
"1000148" -> "1000150"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000150" -> "1000148"  [label="AST: "];
"1000159" -> "1000148"  [label="CFG: "];
"1000148" -> "1000209"  [label="DDG: event"];
"1000148" -> "1000209"  [label="DDG: cpuc->events[idx]"];
"1000148" -> "1000176"  [label="DDG: event"];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000139"  [label="CFG: "];
"1000152" -> "1000149"  [label="CFG: "];
"1000150" -> "1000148"  [label="AST: "];
"1000150" -> "1000154"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000154" -> "1000150"  [label="AST: "];
"1000148" -> "1000150"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000151" -> "1000153"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000153" -> "1000151"  [label="AST: "];
"1000154" -> "1000151"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000152" -> "1000149"  [label="CFG: "];
"1000153" -> "1000152"  [label="CFG: "];
"1000153" -> "1000151"  [label="AST: "];
"1000153" -> "1000152"  [label="CFG: "];
"1000151" -> "1000153"  [label="CFG: "];
"1000154" -> "1000150"  [label="AST: "];
"1000154" -> "1000151"  [label="CFG: "];
"1000150" -> "1000154"  [label="CFG: "];
"1000146" -> "1000135"  [label="AST: "];
"1000147" -> "1000146"  [label="AST: "];
"1000148" -> "1000146"  [label="AST: "];
"1000155" -> "1000146"  [label="AST: "];
"1000156" -> "1000146"  [label="AST: "];
"1000164" -> "1000146"  [label="AST: "];
"1000170" -> "1000146"  [label="AST: "];
"1000176" -> "1000146"  [label="AST: "];
"1000181" -> "1000146"  [label="AST: "];
"1000190" -> "1000146"  [label="AST: "];
"1000197" -> "1000146"  [label="AST: "];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000148"  [label="CFG: "];
"1000161" -> "1000159"  [label="CFG: "];
"1000156" -> "1000146"  [label="AST: "];
"1000157" -> "1000156"  [label="AST: "];
"1000163" -> "1000156"  [label="AST: "];
"1000160" -> "1000158"  [label="AST: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000162" -> "1000160"  [label="AST: "];
"1000158" -> "1000160"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000161" -> "1000159"  [label="CFG: "];
"1000162" -> "1000161"  [label="CFG: "];
"1000162" -> "1000160"  [label="AST: "];
"1000162" -> "1000161"  [label="CFG: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000157" -> "1000158"  [label="CFG: "];
"1000158" -> "1000157"  [label="AST: "];
"1000163" -> "1000157"  [label="CFG: "];
"1000167" -> "1000157"  [label="CFG: "];
"1000157" -> "1000209"  [label="DDG: !test_bit(idx, cpuc->active_mask)"];
"1000157" -> "1000209"  [label="DDG: test_bit(idx, cpuc->active_mask)"];
"1000158" -> "1000157"  [label="DDG: idx"];
"1000158" -> "1000157"  [label="DDG: cpuc->active_mask"];
"1000158" -> "1000157"  [label="AST: "];
"1000158" -> "1000160"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000160" -> "1000158"  [label="AST: "];
"1000157" -> "1000158"  [label="CFG: "];
"1000158" -> "1000209"  [label="DDG: cpuc->active_mask"];
"1000158" -> "1000144"  [label="DDG: idx"];
"1000158" -> "1000157"  [label="DDG: idx"];
"1000158" -> "1000157"  [label="DDG: cpuc->active_mask"];
"1000139" -> "1000158"  [label="DDG: idx"];
"1000158" -> "1000166"  [label="DDG: idx"];
"1000106" -> "1000103"  [label="AST: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000111" -> "1000106"  [label="AST: "];
"1000112" -> "1000106"  [label="AST: "];
"1000113" -> "1000106"  [label="AST: "];
"1000114" -> "1000106"  [label="AST: "];
"1000115" -> "1000106"  [label="AST: "];
"1000121" -> "1000106"  [label="AST: "];
"1000124" -> "1000106"  [label="AST: "];
"1000126" -> "1000106"  [label="AST: "];
"1000130" -> "1000106"  [label="AST: "];
"1000135" -> "1000106"  [label="AST: "];
"1000206" -> "1000106"  [label="AST: "];
"1000207" -> "1000106"  [label="AST: "];
"1000163" -> "1000156"  [label="AST: "];
"1000163" -> "1000157"  [label="CFG: "];
"1000145" -> "1000163"  [label="CFG: "];
"1000164" -> "1000146"  [label="AST: "];
"1000165" -> "1000164"  [label="AST: "];
"1000169" -> "1000164"  [label="AST: "];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000157"  [label="CFG: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000168" -> "1000166"  [label="AST: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000166"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000169" -> "1000165"  [label="CFG: "];
"1000171" -> "1000165"  [label="CFG: "];
"1000165" -> "1000209"  [label="DDG: armv6_pmcr_counter_has_overflowed(pmcr, idx)"];
"1000165" -> "1000209"  [label="DDG: !armv6_pmcr_counter_has_overflowed(pmcr, idx)"];
"1000166" -> "1000165"  [label="DDG: pmcr"];
"1000166" -> "1000165"  [label="DDG: idx"];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000168" -> "1000166"  [label="AST: "];
"1000165" -> "1000166"  [label="CFG: "];
"1000166" -> "1000209"  [label="DDG: pmcr"];
"1000166" -> "1000144"  [label="DDG: idx"];
"1000166" -> "1000165"  [label="DDG: pmcr"];
"1000166" -> "1000165"  [label="DDG: idx"];
"1000124" -> "1000166"  [label="DDG: pmcr"];
"1000158" -> "1000166"  [label="DDG: idx"];
"1000166" -> "1000176"  [label="DDG: idx"];
"1000169" -> "1000164"  [label="AST: "];
"1000169" -> "1000165"  [label="CFG: "];
"1000145" -> "1000169"  [label="CFG: "];
"1000175" -> "1000173"  [label="AST: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000170" -> "1000146"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000172" -> "1000170"  [label="AST: "];
"1000177" -> "1000170"  [label="CFG: "];
"1000170" -> "1000209"  [label="DDG: &event->hw"];
"1000170" -> "1000176"  [label="DDG: hwc"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000165"  [label="CFG: "];
"1000174" -> "1000171"  [label="CFG: "];
"1000172" -> "1000170"  [label="AST: "];
"1000172" -> "1000173"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000175" -> "1000173"  [label="AST: "];
"1000172" -> "1000173"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000171"  [label="CFG: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000118" -> "1000108"  [label="CFG: "];
"1000108" -> "1000209"  [label="DDG: armv6_pmcr_read()"];
"1000108" -> "1000117"  [label="DDG: pmcr"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000103"  [label="CFG: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000176" -> "1000146"  [label="AST: "];
"1000176" -> "1000180"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000179" -> "1000176"  [label="AST: "];
"1000180" -> "1000176"  [label="AST: "];
"1000183" -> "1000176"  [label="CFG: "];
"1000176" -> "1000209"  [label="DDG: armpmu_event_update(event, hwc, idx, 1)"];
"1000148" -> "1000176"  [label="DDG: event"];
"1000170" -> "1000176"  [label="DDG: hwc"];
"1000166" -> "1000176"  [label="DDG: idx"];
"1000176" -> "1000192"  [label="DDG: event"];
"1000176" -> "1000192"  [label="DDG: hwc"];
"1000176" -> "1000192"  [label="DDG: idx"];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000170"  [label="CFG: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000178" -> "1000176"  [label="AST: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000179" -> "1000178"  [label="CFG: "];
"1000179" -> "1000176"  [label="AST: "];
"1000179" -> "1000178"  [label="CFG: "];
"1000180" -> "1000179"  [label="CFG: "];
"1000180" -> "1000176"  [label="AST: "];
"1000180" -> "1000179"  [label="CFG: "];
"1000176" -> "1000180"  [label="CFG: "];
"1000185" -> "1000181"  [label="AST: "];
"1000185" -> "1000189"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000189" -> "1000185"  [label="AST: "];
"1000181" -> "1000185"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000186" -> "1000188"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000188" -> "1000186"  [label="AST: "];
"1000189" -> "1000186"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000182"  [label="CFG: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000181" -> "1000146"  [label="AST: "];
"1000181" -> "1000185"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000185" -> "1000181"  [label="AST: "];
"1000193" -> "1000181"  [label="CFG: "];
"1000181" -> "1000209"  [label="DDG: event->hw.last_period"];
"1000181" -> "1000209"  [label="DDG: data.period"];
"1000182" -> "1000181"  [label="AST: "];
"1000182" -> "1000184"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000184" -> "1000182"  [label="AST: "];
"1000187" -> "1000182"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000176"  [label="CFG: "];
"1000184" -> "1000183"  [label="CFG: "];
"1000188" -> "1000186"  [label="AST: "];
"1000188" -> "1000187"  [label="CFG: "];
"1000186" -> "1000188"  [label="CFG: "];
"1000189" -> "1000185"  [label="AST: "];
"1000189" -> "1000186"  [label="CFG: "];
"1000185" -> "1000189"  [label="CFG: "];
"1000184" -> "1000182"  [label="AST: "];
"1000184" -> "1000183"  [label="CFG: "];
"1000182" -> "1000184"  [label="CFG: "];
"1000190" -> "1000146"  [label="AST: "];
"1000191" -> "1000190"  [label="AST: "];
"1000196" -> "1000190"  [label="AST: "];
"1000193" -> "1000192"  [label="AST: "];
"1000193" -> "1000181"  [label="CFG: "];
"1000194" -> "1000193"  [label="CFG: "];
"1000194" -> "1000192"  [label="AST: "];
"1000194" -> "1000193"  [label="CFG: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000195" -> "1000192"  [label="AST: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000192" -> "1000195"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000192"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000196" -> "1000191"  [label="CFG: "];
"1000199" -> "1000191"  [label="CFG: "];
"1000191" -> "1000209"  [label="DDG: !armpmu_event_set_period(event, hwc, idx)"];
"1000191" -> "1000209"  [label="DDG: armpmu_event_set_period(event, hwc, idx)"];
"1000192" -> "1000191"  [label="DDG: event"];
"1000192" -> "1000191"  [label="DDG: hwc"];
"1000192" -> "1000191"  [label="DDG: idx"];
"1000192" -> "1000191"  [label="AST: "];
"1000192" -> "1000195"  [label="CFG: "];
"1000193" -> "1000192"  [label="AST: "];
"1000194" -> "1000192"  [label="AST: "];
"1000195" -> "1000192"  [label="AST: "];
"1000191" -> "1000192"  [label="CFG: "];
"1000192" -> "1000209"  [label="DDG: hwc"];
"1000192" -> "1000209"  [label="DDG: event"];
"1000192" -> "1000144"  [label="DDG: idx"];
"1000192" -> "1000191"  [label="DDG: event"];
"1000192" -> "1000191"  [label="DDG: hwc"];
"1000192" -> "1000191"  [label="DDG: idx"];
"1000176" -> "1000192"  [label="DDG: event"];
"1000176" -> "1000192"  [label="DDG: hwc"];
"1000176" -> "1000192"  [label="DDG: idx"];
"1000192" -> "1000198"  [label="DDG: event"];
"1000192" -> "1000203"  [label="DDG: hwc"];
"1000192" -> "1000203"  [label="DDG: idx"];
"1000196" -> "1000190"  [label="AST: "];
"1000196" -> "1000191"  [label="CFG: "];
"1000145" -> "1000196"  [label="CFG: "];
"1000197" -> "1000146"  [label="AST: "];
"1000198" -> "1000197"  [label="AST: "];
"1000203" -> "1000197"  [label="AST: "];
"1000199" -> "1000198"  [label="AST: "];
"1000199" -> "1000191"  [label="CFG: "];
"1000201" -> "1000199"  [label="CFG: "];
"1000200" -> "1000198"  [label="AST: "];
"1000200" -> "1000201"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000202" -> "1000200"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000201" -> "1000199"  [label="CFG: "];
"1000200" -> "1000201"  [label="CFG: "];
"1000202" -> "1000198"  [label="AST: "];
"1000202" -> "1000200"  [label="CFG: "];
"1000198" -> "1000202"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000202"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000200" -> "1000198"  [label="AST: "];
"1000202" -> "1000198"  [label="AST: "];
"1000204" -> "1000198"  [label="CFG: "];
"1000145" -> "1000198"  [label="CFG: "];
"1000198" -> "1000209"  [label="DDG: event"];
"1000198" -> "1000209"  [label="DDG: &data"];
"1000198" -> "1000209"  [label="DDG: perf_event_overflow(event, &data, regs)"];
"1000198" -> "1000209"  [label="DDG: regs"];
"1000192" -> "1000198"  [label="DDG: event"];
"1000126" -> "1000198"  [label="DDG: &data"];
"1000121" -> "1000198"  [label="DDG: regs"];
"1000204" -> "1000203"  [label="AST: "];
"1000204" -> "1000198"  [label="CFG: "];
"1000205" -> "1000204"  [label="CFG: "];
"1000205" -> "1000203"  [label="AST: "];
"1000205" -> "1000204"  [label="CFG: "];
"1000203" -> "1000205"  [label="CFG: "];
"1000203" -> "1000197"  [label="AST: "];
"1000203" -> "1000205"  [label="CFG: "];
"1000204" -> "1000203"  [label="AST: "];
"1000205" -> "1000203"  [label="AST: "];
"1000145" -> "1000203"  [label="CFG: "];
"1000203" -> "1000209"  [label="DDG: armpmu->disable(hwc, idx)"];
"1000203" -> "1000209"  [label="DDG: hwc"];
"1000203" -> "1000144"  [label="DDG: idx"];
"1000192" -> "1000203"  [label="DDG: hwc"];
"1000192" -> "1000203"  [label="DDG: idx"];
"1000206" -> "1000106"  [label="AST: "];
"1000206" -> "1000139"  [label="CFG: "];
"1000208" -> "1000206"  [label="CFG: "];
"1000206" -> "1000209"  [label="DDG: irq_work_run()"];
"1000207" -> "1000106"  [label="AST: "];
"1000207" -> "1000208"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000209" -> "1000207"  [label="CFG: "];
"1000207" -> "1000209"  [label="DDG: <RET>"];
"1000208" -> "1000207"  [label="DDG: IRQ_HANDLED"];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000206"  [label="CFG: "];
"1000207" -> "1000208"  [label="CFG: "];
"1000208" -> "1000207"  [label="DDG: IRQ_HANDLED"];
}
