Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri Apr 17 15:24:55 2015
| Host              : M210-23 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file lab1top_timing_summary_routed.rpt -rpx lab1top_timing_summary_routed.rpx
| Design            : lab1top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.491        0.000                      0                  416        0.092        0.000                      0                  416        3.750        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.491        0.000                      0                  416        0.092        0.000                      0                  416        3.750        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/curr_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.342ns (25.573%)  route 3.906ns (74.427%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y23                                                      r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/Q
                         net (fo=12, routed)          1.477     7.037    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRB1
    SLICE_X64Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     7.364 f  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.811     8.175    ModemTransmitter/CharBuffer/D[2]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.348     8.523 r  ModemTransmitter/CharBuffer/curr_state[3]_i_8/O
                         net (fo=1, routed)           0.613     9.135    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_8
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.259 r  ModemTransmitter/CharBuffer/curr_state[3]_i_3/O
                         net (fo=3, routed)           0.615     9.874    ModemTransmitter/CharBuffer/stop
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.998 r  ModemTransmitter/CharBuffer/curr_state[3]_i_1/O
                         net (fo=4, routed)           0.391    10.389    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_1
    SLICE_X63Y22         FDRE                                         r  ModemTransmitter/CharBuffer/curr_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.505    14.846    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X63Y22                                                      r  ModemTransmitter/CharBuffer/curr_state_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.880    ModemTransmitter/CharBuffer/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/curr_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.342ns (25.816%)  route 3.856ns (74.184%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y23                                                      r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/Q
                         net (fo=12, routed)          1.477     7.037    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRB1
    SLICE_X64Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     7.364 f  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.811     8.175    ModemTransmitter/CharBuffer/D[2]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.348     8.523 r  ModemTransmitter/CharBuffer/curr_state[3]_i_8/O
                         net (fo=1, routed)           0.613     9.135    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_8
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.259 r  ModemTransmitter/CharBuffer/curr_state[3]_i_3/O
                         net (fo=3, routed)           0.615     9.874    ModemTransmitter/CharBuffer/stop
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.998 r  ModemTransmitter/CharBuffer/curr_state[3]_i_1/O
                         net (fo=4, routed)           0.342    10.340    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_1
    SLICE_X63Y23         FDRE                                         r  ModemTransmitter/CharBuffer/curr_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.504    14.845    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X63Y23                                                      r  ModemTransmitter/CharBuffer/curr_state_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    ModemTransmitter/CharBuffer/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/curr_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.342ns (25.816%)  route 3.856ns (74.184%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y23                                                      r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/Q
                         net (fo=12, routed)          1.477     7.037    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRB1
    SLICE_X64Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     7.364 f  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.811     8.175    ModemTransmitter/CharBuffer/D[2]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.348     8.523 r  ModemTransmitter/CharBuffer/curr_state[3]_i_8/O
                         net (fo=1, routed)           0.613     9.135    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_8
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.259 r  ModemTransmitter/CharBuffer/curr_state[3]_i_3/O
                         net (fo=3, routed)           0.615     9.874    ModemTransmitter/CharBuffer/stop
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.998 r  ModemTransmitter/CharBuffer/curr_state[3]_i_1/O
                         net (fo=4, routed)           0.342    10.340    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_1
    SLICE_X63Y23         FDRE                                         r  ModemTransmitter/CharBuffer/curr_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.504    14.845    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X63Y23                                                      r  ModemTransmitter/CharBuffer/curr_state_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    ModemTransmitter/CharBuffer/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/curr_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.342ns (25.816%)  route 3.856ns (74.184%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y23                                                      r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/Q
                         net (fo=12, routed)          1.477     7.037    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRB1
    SLICE_X64Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     7.364 f  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.811     8.175    ModemTransmitter/CharBuffer/D[2]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.348     8.523 r  ModemTransmitter/CharBuffer/curr_state[3]_i_8/O
                         net (fo=1, routed)           0.613     9.135    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_8
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.259 r  ModemTransmitter/CharBuffer/curr_state[3]_i_3/O
                         net (fo=3, routed)           0.615     9.874    ModemTransmitter/CharBuffer/stop
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.998 r  ModemTransmitter/CharBuffer/curr_state[3]_i_1/O
                         net (fo=4, routed)           0.342    10.340    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_1
    SLICE_X63Y23         FDRE                                         r  ModemTransmitter/CharBuffer/curr_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.504    14.845    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X63Y23                                                      r  ModemTransmitter/CharBuffer/curr_state_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.879    ModemTransmitter/CharBuffer/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.370ns (26.245%)  route 3.850ns (73.755%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y23                                                      r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/Q
                         net (fo=12, routed)          1.477     7.037    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRB1
    SLICE_X64Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     7.364 r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.811     8.175    ModemTransmitter/CharBuffer/D[2]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.348     8.523 f  ModemTransmitter/CharBuffer/curr_state[3]_i_8/O
                         net (fo=1, routed)           0.613     9.135    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_8
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.259 f  ModemTransmitter/CharBuffer/curr_state[3]_i_3/O
                         net (fo=3, routed)           0.950    10.209    ModemTransmitter/CharBuffer/stop
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.152    10.361 r  ModemTransmitter/CharBuffer/curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.361    ModemTransmitter/CharBuffer/n_0_curr_state[2]_i_1
    SLICE_X63Y23         FDRE                                         r  ModemTransmitter/CharBuffer/curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.504    14.845    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X63Y23                                                      r  ModemTransmitter/CharBuffer/curr_state_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.075    15.159    ModemTransmitter/CharBuffer/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.342ns (29.454%)  route 3.214ns (70.546%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y23                                                      r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  ModemTransmitter/CharBuffer/rd_address_reg_rep[1]/Q
                         net (fo=12, routed)          1.477     7.037    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRB1
    SLICE_X64Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     7.364 r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.811     8.175    ModemTransmitter/CharBuffer/D[2]
    SLICE_X62Y24         LUT6 (Prop_lut6_I1_O)        0.348     8.523 f  ModemTransmitter/CharBuffer/curr_state[3]_i_8/O
                         net (fo=1, routed)           0.613     9.135    ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_8
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.259 f  ModemTransmitter/CharBuffer/curr_state[3]_i_3/O
                         net (fo=3, routed)           0.314     9.574    ModemTransmitter/CharBuffer/stop
    SLICE_X63Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.698 r  ModemTransmitter/CharBuffer/curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.698    ModemTransmitter/CharBuffer/n_0_curr_state[1]_i_1
    SLICE_X63Y22         FDRE                                         r  ModemTransmitter/CharBuffer/curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.505    14.846    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X63Y22                                                      r  ModemTransmitter/CharBuffer/curr_state_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.031    15.116    ModemTransmitter/CharBuffer/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 SymbolClk/CDcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SymbolClk/CDcount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.766ns (21.035%)  route 2.876ns (78.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y22                                                      r  SymbolClk/CDcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  SymbolClk/CDcount_reg[3]/Q
                         net (fo=2, routed)           1.074     6.733    SymbolClk/CDcount_reg[3]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.857 f  SymbolClk/CDcount[0]_i_4/O
                         net (fo=1, routed)           0.798     7.655    SymbolClk/n_0_CDcount[0]_i_4
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.779 r  SymbolClk/CDcount[0]_i_1/O
                         net (fo=14, routed)          1.003     8.783    SymbolClk/n_0_CDcount[0]_i_1
    SLICE_X60Y25         FDRE                                         r  SymbolClk/CDcount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501    14.842    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y25                                                      r  SymbolClk/CDcount_reg[12]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.543    SymbolClk/CDcount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 SymbolClk/CDcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SymbolClk/CDcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.037%)  route 2.710ns (77.963%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y22                                                      r  SymbolClk/CDcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  SymbolClk/CDcount_reg[3]/Q
                         net (fo=2, routed)           1.074     6.733    SymbolClk/CDcount_reg[3]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.857 f  SymbolClk/CDcount[0]_i_4/O
                         net (fo=1, routed)           0.798     7.655    SymbolClk/n_0_CDcount[0]_i_4
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.779 r  SymbolClk/CDcount[0]_i_1/O
                         net (fo=14, routed)          0.838     8.617    SymbolClk/n_0_CDcount[0]_i_1
    SLICE_X60Y24         FDRE                                         r  SymbolClk/CDcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501    14.842    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y24                                                      r  SymbolClk/CDcount_reg[10]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    SymbolClk/CDcount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 SymbolClk/CDcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SymbolClk/CDcount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.037%)  route 2.710ns (77.963%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y22                                                      r  SymbolClk/CDcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  SymbolClk/CDcount_reg[3]/Q
                         net (fo=2, routed)           1.074     6.733    SymbolClk/CDcount_reg[3]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.857 f  SymbolClk/CDcount[0]_i_4/O
                         net (fo=1, routed)           0.798     7.655    SymbolClk/n_0_CDcount[0]_i_4
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.779 r  SymbolClk/CDcount[0]_i_1/O
                         net (fo=14, routed)          0.838     8.617    SymbolClk/n_0_CDcount[0]_i_1
    SLICE_X60Y24         FDRE                                         r  SymbolClk/CDcount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501    14.842    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y24                                                      r  SymbolClk/CDcount_reg[11]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    SymbolClk/CDcount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 SymbolClk/CDcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SymbolClk/CDcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.037%)  route 2.710ns (77.963%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.141    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y22                                                      r  SymbolClk/CDcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  SymbolClk/CDcount_reg[3]/Q
                         net (fo=2, routed)           1.074     6.733    SymbolClk/CDcount_reg[3]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.857 f  SymbolClk/CDcount[0]_i_4/O
                         net (fo=1, routed)           0.798     7.655    SymbolClk/n_0_CDcount[0]_i_4
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.779 r  SymbolClk/CDcount[0]_i_1/O
                         net (fo=14, routed)          0.838     8.617    SymbolClk/n_0_CDcount[0]_i_1
    SLICE_X60Y24         FDRE                                         r  SymbolClk/CDcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501    14.842    SymbolClk/clk_IBUF_BUFG
    SLICE_X60Y24                                                      r  SymbolClk/CDcount_reg[8]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.524    14.557    SymbolClk/CDcount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMS32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[1]/Q
                         net (fo=21, routed)          0.274     1.880    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/ADDRD1
    SLICE_X64Y23         RAMS32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.851     1.978    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/WCLK
    SLICE_X64Y23                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.861%)  route 0.275ns (66.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[0]/Q
                         net (fo=22, routed)          0.275     1.882    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRD0
    SLICE_X64Y24         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.850     1.977    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/WCLK
    SLICE_X64Y24                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ModemTransmitter/CharBuffer/wr_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.861%)  route 0.275ns (66.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.582     1.465    ModemTransmitter/CharBuffer/clk_IBUF_BUFG
    SLICE_X62Y24                                                      r  ModemTransmitter/CharBuffer/wr_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ModemTransmitter/CharBuffer/wr_address_reg[0]/Q
                         net (fo=22, routed)          0.275     1.882    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/ADDRD0
    SLICE_X64Y24         RAMD32                                       r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.850     1.977    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/WCLK
    SLICE_X64Y24                                                      r  ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.788    ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location       Pin                                                             
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I                                            
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X64Y27   Display/CE_reg/C                                                
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X64Y27   Display/adcount_reg[0]/C                                        
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X64Y27   Display/adcount_reg[1]/C                                        
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X65Y27   Display/cdcount_reg[0]/C                                        
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X65Y29   Display/cdcount_reg[10]/C                                       
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X65Y29   Display/cdcount_reg[11]/C                                       
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X65Y30   Display/cdcount_reg[12]/C                                       
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X65Y30   Display/cdcount_reg[13]/C                                       
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X65Y30   Display/cdcount_reg[14]/C                                       
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMC/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMC_D1/CLK  
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMD/CLK     
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMD_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y23   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y23   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_6_7/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/CLK     
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/CLK  
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMA_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/CLK     
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB_D1/CLK  
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMB_D1/CLK  
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMC/CLK     
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X64Y24   ModemTransmitter/CharBuffer/theBuffer_reg_0_31_0_5/RAMC/CLK     



