Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug 25 10:44:25 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   996 |
| Unused register locations in slices containing registers |   867 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10417 |         1639 |
| No           | No                    | Yes                    |             191 |           52 |
| No           | Yes                   | No                     |            5159 |          795 |
| Yes          | No                    | No                     |            6556 |          827 |
| Yes          | No                    | Yes                    |             459 |           99 |
| Yes          | Yes                   | No                     |            3515 |          639 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                 |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                       | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                           | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                           | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                             | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                            |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/periodic_read_address[48]_i_1_n_0                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                              |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevGroup                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[2][0]                                                                                                                       |                                                                                                                                                                                                                                         |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/trans_buf_out_r1_reg[6][0]                                                                                                                      |                                                                                                                                                                                                                                         |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr_reg[0]                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                            |                                                                                                                                                                                                                                         |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                         | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                       | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                       |                1 |              2 |
|  sys_clk                                                                     |                                                                                                                                                                                                                                     | key1_IBUF_inst/O                                                                                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                          |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                              |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                        |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                            |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_cs_pos_reg[1][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                            |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/lopt_10                                           |                                                                                                                                                                                                                                         |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                  |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[3]                                                                                                       |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_cmd_r2_reg[0]_0                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lrdimm_drive_dq_reg                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                            | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                             |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                            | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                             |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/ub_initDone_reg                                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/reset                                                                                                                                    |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                              |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/state[1]_i_1_n_0                                                                                                                                                                                         | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                  |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                           |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r_reg[0][0]                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw0_inferred__0/i__n_0                                                                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                   |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/en_vtc_reg                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/clb2phy_wrcs0_low_reg[31]                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_valid_jump_reg                                     |                0 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                          |                0 |              2 |
|  sys_clk                                                                     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                        |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][0][0][0][0]                                                                                                                          |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/set_pre_req                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group//i__n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                      |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                               |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                      |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_reg[2][0]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                            |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/set_pre_req                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                 |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group//i__n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group//i__n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_pre_req                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group//i__n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/set_pre_req                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][0][1][0][0]                                                                                                                          |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][2][0][0]                                                                                                                          |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                   |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][0][0][0]                                                                                                                          |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][1][0][0]                                                                                                                          |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][0][2][0][0]                                                                                                                          |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/timerRAS_reg[0][0][1][3][0][0]                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_clk                                                                     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][4]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][5]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][0]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][7]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][6]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/retSt_reg[0][0]                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][2]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][3]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][1]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                    |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                           |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                    | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                        |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf_we_r1_reg_0                                                                                                      |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                            | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                       |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/sel                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][0]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/data_buf_addr_cnt_r_reg[3][0]                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                       |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/rd_data_indx_r_reg[3][0]                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][39]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][40]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][17]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][9]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][6]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][18]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][16]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][7]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][31]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                 |                2 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cmp_byte_reg[2][0]                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_cmd_r2_reg[0]_0                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                    |                0 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                             |                2 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_cmd_r2_reg[0]_0                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                    |                0 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/sel                                                                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                      |                2 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                |                0 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                 |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                   |                0 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/ui_mc_idle_cnt0                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/ui_mc_idle_cnt[4]_i_1_n_0                                                                                                                                 |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/sre_wait_cnt0                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/sre_wait_cnt[4]_i_1_n_0                                                                                                                                   |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_q                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                0 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                0 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/FSM_onehot_state[3]_i_1_n_0                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                                                                    |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[44]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[33]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[34]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[40]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[37]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[43]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/FSM_sequential_wr_state[2]_i_1_n_0                                                                                                                                                                   | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[32]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[35]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/rd_state                                                                                                                                                                                             | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[49]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[51]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[39]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[30]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[55]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_12[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[69]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[83]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[65]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[64]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[75]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[59]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[63]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[85]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[81]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[71]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[73]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[68]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[70]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[84]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[66]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[80]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[82]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[62]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[67]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[61]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[74]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[72]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[76]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[77]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[78]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[79]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/traffic_instr_nxt_instr_r1_reg[0][0]                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/max_rd_lat_reg[5][0]                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[60]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[5].rd_buf_indx_r[5][5]_i_1_n_0                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[26]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[25]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[28]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[22]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[27]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[23]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[29]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[24]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[57]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_0[1]                                                                                                                                     |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_32[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_48[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_56[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_72[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_80[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_40[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_24[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_112[1]                                                                                                                                   |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_64[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_8[1]                                                                                                                                     |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff[1]                                                                                                                                       |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_104[1]                                                                                                                                   |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_16[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_36[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_4[1]                                                                                                                                     |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_96[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_98[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_50[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_74[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_90[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_82[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff[1]                                                                                                                                       |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_58[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_114[1]                                                                                                                                   |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_34[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_42[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_116[1]                                                                                                                                   |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_44[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_106[1]                                                                                                                                   |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_26[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_2[1]                                                                                                                                     |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_52[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_88[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_18[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_60[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_68[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_76[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_10[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff[1]                                                                                                                                       |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_108[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_66[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_28[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_20[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_100[1]                                                                                                                                   |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_22[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_92[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_6[1]                                                                                                                                     |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_38[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_94[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff[1]                                                                                                                                       |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_14[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_46[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_118[1]                                                                                                                                   |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_30[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_62[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_110[1]                                                                                                                                   |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_70[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_86[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_54[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_102[1]                                                                                                                                   |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_84[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_78[1]                                                                                                                                    |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[46]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[53]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[54]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[58]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[38]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[31]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[56]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[47]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[45]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[41]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                             |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[36]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[50]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[48]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[52]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[42]                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                0 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                         |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                7 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[32]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                             |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[1]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[3]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[0]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[7]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[2]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[4]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[6]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value0_out[5]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                       | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                 |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                    | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                 |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                           | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                     |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                           | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                     |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                         |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[32]                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_18                                                                                                                                    |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[4]_0                                                                                               |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[2]_0                                                                                               |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[1]_0                                                                                               |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[0]_0                                                                                               |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[3]_0                                                                                               |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[7]_0                                                                                               |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[6]_0                                                                                               |                5 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DMOut_n_reg[5]_0                                                                                               |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                              |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                            |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[50]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[49]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[48]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_24                                                                                                                                    |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_0                                                                                                                                     |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_16                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_20                                                                                                                                    |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_10                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_26                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_28                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_4                                                                                                                                     |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_8                                                                                                                                     |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_12                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_22                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_18                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_2                                                                                                                                     |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_6                                                                                                                                     |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_14                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[1][18]_30                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_6                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_14                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_12                                                                                                                                    |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_16                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_4                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_18                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_28                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_8                                                                                                                                     |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_2                                                                                                                                     |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_20                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_22                                                                                                                                    |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_10                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_24                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_0                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_30                                                                                                                                    |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[3][18]_26                                                                                                                                    |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_12                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_2                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_16                                                                                                                                    |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_0                                                                                                                                     |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_10                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_14                                                                                                                                    |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_18                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_20                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_26                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_22                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_24                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_30                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_8                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_28                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_4                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[5][18]_6                                                                                                                                     |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_2                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_20                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_0                                                                                                                                     |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_12                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_14                                                                                                                                    |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_22                                                                                                                                    |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_10                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_16                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_28                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_30                                                                                                                                    |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_24                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_4                                                                                                                                     |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_6                                                                                                                                     |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_8                                                                                                                                     |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask_reg[7][18]_26                                                                                                                                    |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[47]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[46]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[45]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[44]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[43]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[42]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[41]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[40]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[13]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[39]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[37]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[21]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[35]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[38]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[20]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[19]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[8]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/rd_cnt[7]_i_1_n_0                                                                                                                                                                                        | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[18]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[29]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[24]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/wr_cnt[7]_i_1_n_0                                                                                                                                                                                        | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[11]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[10]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_r_len                                                                                                                                                                                            | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[22]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_w_len[7]_i_1_n_0                                                                                                                                                                                 | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_wr_len[10]_i_1_n_0                                                                                                                                                                               | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[34]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_rd_len[10]                                                                                                                                                                                       | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[32]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[33]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[28]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                5 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[30]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[25]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[23]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[14]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[9]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[12]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[0]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[4]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[36]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[27]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[31]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[17]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[15]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[2]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[26]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[16]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[7]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                         |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[3]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[1]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[6]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[5]                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  sys_clk                                                                     |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[70]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[77]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[58]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[64]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[68]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[67]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[76]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[81]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[62]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[72]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[56]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[66]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[59]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[78]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[54]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[84]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[61]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[51]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[82]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[75]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[69]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[52]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[57]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[71]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[55]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[60]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[85]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[53]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CS_B_reg[7][0]                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[63]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CS_A_reg[7][0]                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[79]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_b_a_dly_reg[7][0]                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[73]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_a_a_dly_reg[7][0]                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_a_b_dly_reg[7][0]                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[80]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_cmp_en_reg[7][0]                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[74]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[65]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.app_rd_data_ns_reg[511]_1[83]                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[47][8]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][19]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][22]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                5 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][28]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][29]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][10]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][30]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][8]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][15]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][23]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][2]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][25]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][27]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][1]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][3]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][12]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][14]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][11]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][35]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][37]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][38]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][36]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][34]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/int_addr_reg[3][0]                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3][0]                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][24]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                    | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                0 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                  | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                            |                0 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                            |                0 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/SS[0]                                                                                                                                                                |                1 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/SR[0]                                                                                                                                                                |                1 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |                2 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/pop_mi_data                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                |                0 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone                                                                                                                                                 |                3 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                           |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/state[1]_i_2_n_0                                                                                                                                                                                         | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                1 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                |                0 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             11 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][5]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                   | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                    |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                       | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                        |                1 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                       | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |                2 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][32]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                   | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                              |                2 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/E[0]                                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                1 |             13 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                7 |             13 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |             13 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/dram_device_sel_reg[7]                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |             14 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                3 |             15 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                     |                5 |             15 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                              |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                    |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/test_cnt[15]_i_1_n_0                                                                                                                                                                                     | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][21]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                6 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][13]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][26]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                4 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][20]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][33]                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                            |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL2_reg[47][4]                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cplx_config_reg[1]_0                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                              |                                                                                                                                                                                                                                         |                0 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             17 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             17 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                  |                0 |             17 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                         |                0 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                         |                5 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cntr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                         |                4 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                                                         |                0 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                3 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                0 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                4 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                         |                0 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |                7 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                                                         |                2 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                                                         |                5 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                                                         |                7 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                                                         |                2 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                                                         |                0 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                         |                5 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                                                         |                4 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                                                         |                4 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                4 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_rd_len[31]_i_1_n_0                                                                                                                                                                               | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                5 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                 |                2 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_wr_len[31]_i_1_n_0                                                                                                                                                                               | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                5 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CAS_A_reg[0][0]                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                7 |             24 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_1010                                                                                   |                4 |             24 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             24 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[0]                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[31]                                                                                                                                            |                0 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[32]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_pre_reg[39]                                                                                                                                            |                1 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[0]                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[31]                                                                                                                                           |                2 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[32]                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_post_reg[39]                                                                                                                                           |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_cmd_r2_reg[0]_0                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                3 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/app_addr_r1_reg[28][0]                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |               16 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/set_act_req                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |               12 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/cnt_read_reg[3]_rep__2                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                7 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                   |                                                                                                                                                                                                                                         |               18 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                           |               24 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                    |               11 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_rd_adrs[31]                                                                                                                                                                                      | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                7 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |                2 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                2 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                          |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/genblk10[6].cal_DMOut_n_A_r_reg[48][0]                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                0 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/rd_fifo_cnt[31]_i_1_n_0                                                                                                                                                                              | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                6 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/reg_wr_adrs[31]                                                                                                                                                                                      | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                7 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg[0]_0                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_106_out                                                                                                                         |               13 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_0_in__0[63]                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ADR_A_reg[31]_0[0]                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A0_out[0]                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_A0_out[1]                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B0_out[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQPat_B0_out[1]                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DQOut_A_reg[6][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_ADR_B_reg[31][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_DMOut_n_A_reg[31][0]                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                8 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_CAS_B_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_RST_CKE_ODT_PAR_reg[31][0]                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/genblk10[3].cal_DMOut_n_A_r_reg[24][0]                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                 |                9 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/SR[0]                              |                5 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                              |                7 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo[1][4]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                3 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[7][0]                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                3 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/E[0]                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                5 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_63                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_65                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo[0][4]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                         |               12 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_64                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo[3][4]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo[3][4]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo[2][4]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                         |                2 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo[1][4]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                         |                2 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_dbuf_fifo[0][4]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                                         |               12 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_70                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo[2][4]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                         |                3 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0][0]                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                       |               10 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axaddr_reg[31]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo[3][4]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo[2][4]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo[1][4]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo[0][4]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                    |                                                                                                                                                                                                                                         |                6 |             37 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                         |                7 |             38 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                6 |             38 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/M_READY_I                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                8 |             39 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             41 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             41 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             41 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[65]_i_1__0_n_0                                                                                                 |                                                                                                                                                                                                                                         |                5 |             43 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[65]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                3 |             43 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |               10 |             56 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/p_22_out                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                            |               10 |             60 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                  |                7 |             63 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                           |                0 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/SR[0]                                                                                                            |                8 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/u_aq_axi_master/WR_FIFO_RE                                                                                                                                                                                           | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               18 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                      |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             65 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |                6 |             65 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               19 |             66 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RLAST_q_reg_0                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                                                          |               14 |             66 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                              |               11 |             68 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/mem_test_m0/wr_burst_addr[28]_i_1_n_0                                                                                                                                                                                | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               16 |             69 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                   |               10 |             71 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                |                7 |             71 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/Using_FPGA.Native_0     |                                                                                                                                                                                                                                         |                5 |             75 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ch1_mcal_clb2phy_fifo_rden_reg[0][0]                                                                                              |               32 |             80 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |               22 |            103 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |            103 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |               68 |            104 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |               32 |            105 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                                   |                                                                                                                                                                                                                                         |                8 |            128 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[14]_0                                                                              |               32 |            136 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                9 |            137 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]                                                                                                                            |               47 |            144 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                |               17 |            187 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/lopt_10                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |               44 |            188 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |               41 |            190 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |               15 |            231 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |               15 |            231 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |               19 |            231 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |               17 |            237 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |               70 |            272 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                            |               23 |            284 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                               |                                                                                                                                                                                                                                         |              135 |            512 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |            512 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                 |                                                                                                                                                                                                                                         |               72 |            512 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[518]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                3 |            513 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                       |                                                                                                                                                                                                                                         |               73 |            513 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                           |               14 |            522 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk     |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               86 |            562 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                             |                                                                                                                                                                                                                                         |               21 |            576 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_w_channel_0/wready_d3                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |            576 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                        |                                                                                                                                                                                                                                         |               48 |            768 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk        |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              367 |           2041 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |             1206 |           8260 |
+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    28 |
| 2      |                    39 |
| 3      |                    39 |
| 4      |                    92 |
| 5      |                    19 |
| 6      |                   167 |
| 7      |                    53 |
| 8      |                   275 |
| 9      |                    10 |
| 10     |                     8 |
| 11     |                     1 |
| 12     |                    11 |
| 13     |                     3 |
| 14     |                     1 |
| 15     |                     2 |
| 16+    |                   248 |
+--------+-----------------------+


