<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond1_fu_152_p2" SOURCE="" VARIABLE="exitcond1" MODULE="syr2k_Pipeline_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next_fu_158_p2" SOURCE="" VARIABLE="indvars_iv_next" MODULE="syr2k_Pipeline_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_178_p2" SOURCE="" VARIABLE="empty_91" MODULE="syr2k_Pipeline_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U1" SOURCE="" VARIABLE="empty_92" MODULE="syr2k_Pipeline_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_282_p2" SOURCE="" VARIABLE="empty_67" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_288_p2" SOURCE="" VARIABLE="empty_68" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond142_fu_318_p2" SOURCE="" VARIABLE="exitcond142" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond_flatten_fu_324_p2" SOURCE="" VARIABLE="exitcond_flatten" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next_fu_330_p2" SOURCE="" VARIABLE="indvar_flatten_next" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv8_mid2_fu_336_p3" SOURCE="" VARIABLE="indvars_iv8_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next16_dup315_fu_344_p2" SOURCE="" VARIABLE="indvars_iv_next16_dup315" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv15_cast_mid2_fu_354_p3" SOURCE="" VARIABLE="indvars_iv15_cast_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1228_fu_376_p2" SOURCE="" VARIABLE="p_mid1228" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1230_fu_382_p2" SOURCE="" VARIABLE="p_mid1230" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_71_fu_398_p3" SOURCE="" VARIABLE="empty_71" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_72_fu_426_p3" SOURCE="" VARIABLE="empty_72" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv15_mid2_fu_444_p3" SOURCE="" VARIABLE="indvars_iv15_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_466_p2" SOURCE="" VARIABLE="empty_73" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U8" SOURCE="" VARIABLE="empty_74" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U9" SOURCE="" VARIABLE="empty_75" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_492_p2" SOURCE="" VARIABLE="empty_76" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U10" SOURCE="" VARIABLE="empty_77" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U11" SOURCE="" VARIABLE="empty_78" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_532_p2" SOURCE="" VARIABLE="empty_79" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp1_fu_666_p2" SOURCE="" VARIABLE="tmp1" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add44_u0_32fixp_fu_671_p2" SOURCE="" VARIABLE="add44_u0_32fixp" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next9_fu_558_p2" SOURCE="" VARIABLE="indvars_iv_next9" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond254_fu_158_p2" SOURCE="" VARIABLE="exitcond254" MODULE="syr2k_Pipeline_VITIS_LOOP_48_21" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next20_fu_164_p2" SOURCE="" VARIABLE="indvars_iv_next20" MODULE="syr2k_Pipeline_VITIS_LOOP_48_21" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_194_p2" SOURCE="" VARIABLE="empty_89" MODULE="syr2k_Pipeline_VITIS_LOOP_48_21" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U21" SOURCE="" VARIABLE="empty_90" MODULE="syr2k_Pipeline_VITIS_LOOP_48_21" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_282_p2" SOURCE="" VARIABLE="empty_53" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_288_p2" SOURCE="" VARIABLE="empty_54" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond325_fu_318_p2" SOURCE="" VARIABLE="exitcond325" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond_flatten259_fu_324_p2" SOURCE="" VARIABLE="exitcond_flatten259" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next258_fu_330_p2" SOURCE="" VARIABLE="indvar_flatten_next258" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv26_mid2_fu_336_p3" SOURCE="" VARIABLE="indvars_iv26_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next34_dup317_fu_344_p2" SOURCE="" VARIABLE="indvars_iv_next34_dup317" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv33_cast_mid2_fu_354_p3" SOURCE="" VARIABLE="indvars_iv33_cast_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1249_fu_376_p2" SOURCE="" VARIABLE="p_mid1249" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1251_fu_382_p2" SOURCE="" VARIABLE="p_mid1251" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_57_fu_398_p3" SOURCE="" VARIABLE="empty_57" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_58_fu_426_p3" SOURCE="" VARIABLE="empty_58" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv33_mid2_fu_444_p3" SOURCE="" VARIABLE="indvars_iv33_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_466_p2" SOURCE="" VARIABLE="empty_59" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U27" SOURCE="" VARIABLE="empty_60" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U28" SOURCE="" VARIABLE="empty_61" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_492_p2" SOURCE="" VARIABLE="empty_62" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U29" SOURCE="" VARIABLE="empty_63" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U30" SOURCE="" VARIABLE="empty_64" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_532_p2" SOURCE="" VARIABLE="empty_65" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp2_fu_666_p2" SOURCE="" VARIABLE="tmp2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add44_u0_32fixp_1_fu_671_p2" SOURCE="" VARIABLE="add44_u0_32fixp_1" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next27_fu_558_p2" SOURCE="" VARIABLE="indvars_iv_next27" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond437_fu_158_p2" SOURCE="" VARIABLE="exitcond437" MODULE="syr2k_Pipeline_VITIS_LOOP_48_23" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next38_fu_164_p2" SOURCE="" VARIABLE="indvars_iv_next38" MODULE="syr2k_Pipeline_VITIS_LOOP_48_23" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_194_p2" SOURCE="" VARIABLE="empty_86" MODULE="syr2k_Pipeline_VITIS_LOOP_48_23" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U39" SOURCE="" VARIABLE="empty_87" MODULE="syr2k_Pipeline_VITIS_LOOP_48_23" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_282_p2" SOURCE="" VARIABLE="empty_39" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_288_p2" SOURCE="" VARIABLE="empty_40" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond508_fu_318_p2" SOURCE="" VARIABLE="exitcond508" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond_flatten283_fu_324_p2" SOURCE="" VARIABLE="exitcond_flatten283" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next282_fu_330_p2" SOURCE="" VARIABLE="indvar_flatten_next282" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv44_mid2_fu_336_p3" SOURCE="" VARIABLE="indvars_iv44_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52_dup319_fu_344_p2" SOURCE="" VARIABLE="indvars_iv_next52_dup319" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv51_cast_mid2_fu_354_p3" SOURCE="" VARIABLE="indvars_iv51_cast_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1273_fu_376_p2" SOURCE="" VARIABLE="p_mid1273" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1275_fu_382_p2" SOURCE="" VARIABLE="p_mid1275" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_43_fu_398_p3" SOURCE="" VARIABLE="empty_43" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_44_fu_426_p3" SOURCE="" VARIABLE="empty_44" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv51_mid2_fu_444_p3" SOURCE="" VARIABLE="indvars_iv51_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_466_p2" SOURCE="" VARIABLE="empty_45" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U45" SOURCE="" VARIABLE="empty_46" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U46" SOURCE="" VARIABLE="empty_47" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_492_p2" SOURCE="" VARIABLE="empty_48" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U47" SOURCE="" VARIABLE="empty_49" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U48" SOURCE="" VARIABLE="empty_50" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_532_p2" SOURCE="" VARIABLE="empty_51" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp3_fu_666_p2" SOURCE="" VARIABLE="tmp3" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add44_u0_32fixp_2_fu_671_p2" SOURCE="" VARIABLE="add44_u0_32fixp_2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next45_fu_558_p2" SOURCE="" VARIABLE="indvars_iv_next45" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond6110_fu_154_p2" SOURCE="" VARIABLE="exitcond6110" MODULE="syr2k_Pipeline_VITIS_LOOP_48_25" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next56_fu_160_p2" SOURCE="" VARIABLE="indvars_iv_next56" MODULE="syr2k_Pipeline_VITIS_LOOP_48_25" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_194_p2" SOURCE="" VARIABLE="empty_83" MODULE="syr2k_Pipeline_VITIS_LOOP_48_25" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U57" SOURCE="" VARIABLE="empty_84" MODULE="syr2k_Pipeline_VITIS_LOOP_48_25" LOOP="VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_275_p2" SOURCE="" VARIABLE="empty_24" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_281_p2" SOURCE="" VARIABLE="empty_25" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond_flatten307_fu_307_p2" SOURCE="" VARIABLE="exitcond_flatten307" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next306_fu_313_p2" SOURCE="" VARIABLE="indvar_flatten_next306" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond6811327_fu_322_p2" SOURCE="" VARIABLE="exitcond6811327" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv62_mid2_fu_328_p3" SOURCE="" VARIABLE="indvars_iv62_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next70_dup321_fu_336_p2" SOURCE="" VARIABLE="indvars_iv_next70_dup321" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv69_cast_mid2_fu_346_p3" SOURCE="" VARIABLE="indvars_iv69_cast_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1297_fu_368_p2" SOURCE="" VARIABLE="p_mid1297" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1299_fu_374_p2" SOURCE="" VARIABLE="p_mid1299" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_28_fu_390_p3" SOURCE="" VARIABLE="empty_28" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_29_fu_418_p3" SOURCE="" VARIABLE="empty_29" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv69_mid2_fu_436_p3" SOURCE="" VARIABLE="indvars_iv69_mid2" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_462_p2" SOURCE="" VARIABLE="empty_31" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U63" SOURCE="" VARIABLE="empty_32" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U64" SOURCE="" VARIABLE="empty_33" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_488_p2" SOURCE="" VARIABLE="empty_34" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_45_1_1_U65" SOURCE="" VARIABLE="empty_35" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_48_1_1_U66" SOURCE="" VARIABLE="empty_36" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_528_p2" SOURCE="" VARIABLE="empty_37" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="tmp4_fu_662_p2" SOURCE="" VARIABLE="tmp4" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add44_u0_32fixp_3_fu_667_p2" SOURCE="" VARIABLE="add44_u0_32fixp_3" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next63_fu_554_p2" SOURCE="" VARIABLE="indvars_iv_next63" MODULE="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="" VARIABLE="tmp" MODULE="syr2k" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptoui" ID="" IMPL="auto" LATENCY="1" OPTYPE="fptoui" PRAGMA="" RTLNAME="fptoui_32ns_32_2_no_dsp_1_U77" SOURCE="" VARIABLE="empty" MODULE="syr2k" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="" VARIABLE="tmp_1" MODULE="syr2k" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptoui" ID="" IMPL="auto" LATENCY="1" OPTYPE="fptoui" PRAGMA="" RTLNAME="fptoui_32ns_32_2_no_dsp_1_U78" SOURCE="" VARIABLE="empty_93" MODULE="syr2k" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next82_fu_319_p2" SOURCE="" VARIABLE="indvars_iv_next82" MODULE="syr2k" LOOP="VITIS_LOOP_46_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next80_fu_325_p2" SOURCE="" VARIABLE="indvars_iv_next80" MODULE="syr2k" LOOP="VITIS_LOOP_46_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next78_fu_377_p2" SOURCE="" VARIABLE="indvars_iv_next78" MODULE="syr2k" LOOP="VITIS_LOOP_46_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next76_fu_416_p2" SOURCE="" VARIABLE="indvars_iv_next76" MODULE="syr2k" LOOP="VITIS_LOOP_46_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next74_fu_455_p2" SOURCE="" VARIABLE="indvars_iv_next74" MODULE="syr2k" LOOP="VITIS_LOOP_46_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="syr2k" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="syr2k" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
