Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 13:55:37 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   109 |
|    Minimum number of control sets                        |   109 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   109 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    90 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             132 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           35 |
| Yes          | No                    | No                     |            2633 |          551 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+-------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm10/fsm10_write_en               |                   |                2 |              2 |
|  clk         | fsm2/out[1]_i_1__19_n_0            |                   |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__18_n_0            |                   |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__22_n_0            |                   |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__21_n_0            |                   |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__13_n_0            |                   |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                 |                   |                1 |              2 |
|  clk         | fsm/fsm_write_en                   |                   |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                   |                1 |              2 |
|  clk         | fsm11/fsm11_write_en               |                   |                1 |              3 |
|  clk         | fsm7/out[2]_i_1__13_n_0            |                   |                2 |              3 |
|  clk         | fsm4/fsm4_write_en                 |                   |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                 |                   |                2 |              3 |
|  clk         | fsm12/out[2]_i_1__5_n_0            |                   |                2 |              3 |
|  clk         | fsm8/done_reg_1                    | fsm8/done_reg_0   |                1 |              4 |
|  clk         | fsm8/E[0]                          |                   |                2 |              4 |
|  clk         | fsm12/E[0]                         |                   |                1 |              4 |
|  clk         | fsm12/i00_write_en                 | fsm12/done_reg    |                1 |              4 |
|  clk         | fsm/i0_write_en                    | fsm/done_reg_1    |                1 |              4 |
|  clk         | i00/out_reg[0]_9                   |                   |               23 |             32 |
|  clk         | i00/out_reg[0]_4                   |                   |               19 |             32 |
|  clk         | fsm9/out_reg[3]_0                  |                   |               23 |             32 |
|  clk         | i00/out_reg[0]_5                   |                   |               20 |             32 |
|  clk         | cond_stored4/out_reg[0]_22         |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_21         |                   |               28 |             32 |
|  clk         | i00/out_reg[0]_6                   |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_20         |                   |               27 |             32 |
|  clk         | i00/out_reg[0]_8                   |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_2          |                   |               29 |             32 |
|  clk         | cond_stored4/out_reg[0]_19         |                   |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_13         |                   |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_18         |                   |               23 |             32 |
|  clk         | cond_stored4/out_reg[0]_17         |                   |               26 |             32 |
|  clk         | cond_stored2/x1_write_en           |                   |                2 |             32 |
|  clk         | cond_stored4/out_reg[0]_16         |                   |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_15         |                   |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_0          |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_14         |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_10         |                   |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_11         |                   |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_12         |                   |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_4          |                   |               26 |             32 |
|  clk         | fsm10/A_sh_read0_0_write_en        |                   |               22 |             32 |
|  clk         | fsm1/x_int_read0_0_write_en        |                   |                5 |             32 |
|  clk         | fsm1/x0_write_en                   |                   |                2 |             32 |
|  clk         | mult_pipe1/E[0]                    |                   |               25 |             32 |
|  clk         | par_done_reg16/A_read1_10_write_en |                   |               12 |             32 |
|  clk         | cond_stored4/out_reg[0]_9          |                   |               25 |             32 |
|  clk         | cond_stored4/out_reg[0]_8          |                   |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_7          |                   |               25 |             32 |
|  clk         | cond_stored4/out_reg[0]_6          |                   |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_5          |                   |               27 |             32 |
|  clk         | cond_stored4/out_reg[0]_23         |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_32         |                   |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_31         |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_30         |                   |               26 |             32 |
|  clk         | cond_stored4/out_reg[0]_3          |                   |               29 |             32 |
|  clk         | cond_stored4/out_reg[0]_29         |                   |               24 |             32 |
|  clk         | cond_stored4/out_reg[0]_28         |                   |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_27         |                   |               29 |             32 |
|  clk         | cond_stored4/out_reg[0]_26         |                   |               25 |             32 |
|  clk         | cond_stored4/out_reg[0]_25         |                   |               28 |             32 |
|  clk         | cond_stored4/out_reg[0]_24         |                   |               26 |             32 |
|  clk         | fsm11/out_reg[0]_11[0]             |                   |               13 |             32 |
|  clk         | fsm7/y0_00_write_en                |                   |                9 |             32 |
|  clk         | fsm7/tmp_int_read0_10_write_en     |                   |               10 |             32 |
|  clk         | fsm7/tmp_int_read0_00_write_en     |                   |                8 |             32 |
|  clk         | fsm6/done_reg_33                   |                   |                2 |             32 |
|  clk         | fsm5/y0_write_en                   |                   |                2 |             32 |
|  clk         | fsm4/x_read0_10_write_en           |                   |               11 |             32 |
|  clk         | fsm4/x_read0_00_write_en           |                   |               11 |             32 |
|  clk         | fsm4/A_read0_10_write_en           |                   |               12 |             32 |
|  clk         | fsm3/t_10_write_en                 |                   |                5 |             32 |
|  clk         | fsm2/t_00_write_en                 |                   |               10 |             32 |
|  clk         | i00/out_reg[0]_2                   |                   |               22 |             32 |
|  clk         | fsm11/E[0]                         |                   |               13 |             32 |
|  clk         | fsm11/out_reg[3]_4                 |                   |               21 |             32 |
|  clk         | fsm11/out_reg[3]_3                 |                   |               19 |             32 |
|  clk         | fsm11/out_reg[3]_2                 |                   |               22 |             32 |
|  clk         | fsm11/out_reg[3]_1                 |                   |               22 |             32 |
|  clk         | fsm11/out_reg[0]_3                 |                   |               24 |             32 |
|  clk         | fsm11/out_reg[0]_2                 |                   |               21 |             32 |
|  clk         | fsm11/out_reg[0]_1                 |                   |               22 |             32 |
|  clk         | fsm11/out_reg[0]_0                 |                   |               25 |             32 |
|  clk         | mult_pipe3/E[0]                    |                   |               18 |             32 |
|  clk         | i00/out_reg[0]_3                   |                   |               20 |             32 |
|  clk         | i00/out_reg[0]_11                  |                   |               22 |             32 |
|  clk         | i00/out_reg[0]_10                  |                   |               24 |             32 |
|  clk         | i00/out_reg[0]_0                   |                   |               20 |             32 |
|  clk         | fsm9/out_reg[3]_3                  |                   |               25 |             32 |
|  clk         | fsm9/out_reg[3]_2                  |                   |               21 |             32 |
|  clk         | fsm9/out_reg[3]_1                  |                   |               25 |             32 |
|  clk         | fsm9/out_reg[0]_9                  |                   |               20 |             32 |
|  clk         | fsm9/out_reg[0]_8                  |                   |               21 |             32 |
|  clk         | fsm9/out_reg[0]_7                  |                   |               19 |             32 |
|  clk         | fsm9/out_reg[0]_6                  |                   |               23 |             32 |
|  clk         | fsm9/out_reg[0]_5                  |                   |               22 |             32 |
|  clk         | fsm9/out_reg[0]_4                  |                   |               23 |             32 |
|  clk         | fsm9/out_reg[0]_3                  |                   |               22 |             32 |
|  clk         | fsm9/out_reg[0]_2                  |                   |               21 |             32 |
|  clk         | fsm9/out_reg[0]_1                  |                   |               25 |             32 |
|  clk         | fsm9/out_reg[0]_0                  |                   |               24 |             32 |
|  clk         | mult_pipe0/E[0]                    |                   |               11 |             32 |
|  clk         | fsm7/y0_10_write_en                |                   |               15 |             32 |
|  clk         |                                    | mult_pipe1/p_0_in |                9 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in |                7 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in |                9 |             51 |
|  clk         |                                    |                   |               50 |            132 |
+--------------+------------------------------------+-------------------+------------------+----------------+


