#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Sep 10 21:53:45 2024
# Process ID: 1281172
# Current directory: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/vivado.jou
# Running On        :goossens-Precision-5530
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Xeon(R) E-2176M  CPU @ 2.70GHz
# CPU Frequency     :4200.004 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33276 MB
# Swap memory       :2147 MB
# Total Virtual     :35424 MB
# Available Virtual :22800 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1477.102 ; gain = 78.836 ; free physical = 8571 ; free virtual = 21371
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/workspace/hls_component/multicycle_pipeline_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3.dcp' for cell 'design_1_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4.dcp' for cell 'design_1_i/axi_bram_ctrl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_5.dcp' for cell 'design_1_i/axi_bram_ctrl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_6.dcp' for cell 'design_1_i/axi_bram_ctrl_6'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7.dcp' for cell 'design_1_i/axi_bram_ctrl_7'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2.dcp' for cell 'design_1_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_3/design_1_blk_mem_gen_0_3.dcp' for cell 'design_1_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_4/design_1_blk_mem_gen_0_4.dcp' for cell 'design_1_i/blk_mem_gen_4'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_5/design_1_blk_mem_gen_0_5.dcp' for cell 'design_1_i/blk_mem_gen_5'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_6/design_1_blk_mem_gen_0_6.dcp' for cell 'design_1_i/blk_mem_gen_6'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_7/design_1_blk_mem_gen_0_7.dcp' for cell 'design_1_i/blk_mem_gen_7'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_0/design_1_multicycle_pipeline_0_0.dcp' for cell 'design_1_i/multicycle_pipeline_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_1/design_1_multicycle_pipeline_0_1.dcp' for cell 'design_1_i/multicycle_pipeline_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_2/design_1_multicycle_pipeline_0_2.dcp' for cell 'design_1_i/multicycle_pipeline_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_3/design_1_multicycle_pipeline_0_3.dcp' for cell 'design_1_i/multicycle_pipeline_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_4/design_1_multicycle_pipeline_0_4.dcp' for cell 'design_1_i/multicycle_pipeline_4'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_5/design_1_multicycle_pipeline_0_5.dcp' for cell 'design_1_i/multicycle_pipeline_5'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_6/design_1_multicycle_pipeline_0_6.dcp' for cell 'design_1_i/multicycle_pipeline_6'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_7/design_1_multicycle_pipeline_0_7.dcp' for cell 'design_1_i/multicycle_pipeline_7'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/axi_interconnect_0/s04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/axi_interconnect_0/s05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6.dcp' for cell 'design_1_i/axi_interconnect_0/s06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7.dcp' for cell 'design_1_i/axi_interconnect_0/s07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8.dcp' for cell 'design_1_i/axi_interconnect_0/s08_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2056.391 ; gain = 3.000 ; free physical = 8008 ; free virtual = 20800
INFO: [Netlist 29-17] Analyzing 6779 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.535 ; gain = 0.000 ; free physical = 7664 ; free virtual = 20451
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2750.535 ; gain = 1233.777 ; free physical = 7664 ; free virtual = 20451
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2750.535 ; gain = 0.000 ; free physical = 7635 ; free virtual = 20432

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21e699418

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3002.668 ; gain = 252.133 ; free physical = 7020 ; free virtual = 19892

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21e699418

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6720 ; free virtual = 19553

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21e699418

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6720 ; free virtual = 19553
Phase 1 Initialization | Checksum: 21e699418

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6720 ; free virtual = 19553

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21e699418

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6721 ; free virtual = 19554

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21e699418

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6708 ; free virtual = 19541
Phase 2 Timer Update And Timing Data Collection | Checksum: 21e699418

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6708 ; free virtual = 19541

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 190 pins
INFO: [Opt 31-138] Pushed 16 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 20f416049

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6691 ; free virtual = 19529
Retarget | Checksum: 20f416049
INFO: [Opt 31-389] Phase Retarget created 336 cells and removed 459 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 32 load pin(s).
Phase 4 Constant propagation | Checksum: 2405fb3df

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6707 ; free virtual = 19538
Constant propagation | Checksum: 2405fb3df
INFO: [Opt 31-389] Phase Constant propagation created 765 cells and removed 1873 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 179257dc8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6745 ; free virtual = 19563
Sweep | Checksum: 179257dc8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1832 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 179257dc8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6889 ; free virtual = 19696
BUFG optimization | Checksum: 179257dc8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 179257dc8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6894 ; free virtual = 19701
Shift Register Optimization | Checksum: 179257dc8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bda1f815

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6894 ; free virtual = 19701
Post Processing Netlist | Checksum: 1bda1f815
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: a1c758f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6910 ; free virtual = 19717

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6910 ; free virtual = 19715
Phase 9.2 Verifying Netlist Connectivity | Checksum: a1c758f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6910 ; free virtual = 19715
Phase 9 Finalization | Checksum: a1c758f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6910 ; free virtual = 19715
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             336  |             459  |                                              0  |
|  Constant propagation         |             765  |            1873  |                                              0  |
|  Sweep                        |               0  |            1832  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a1c758f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.441 ; gain = 0.000 ; free physical = 6910 ; free virtual = 19715

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 160
Ending PowerOpt Patch Enables Task | Checksum: b3967368

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3872.695 ; gain = 0.000 ; free physical = 6272 ; free virtual = 19103
Ending Power Optimization Task | Checksum: b3967368

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3872.695 ; gain = 550.254 ; free physical = 6272 ; free virtual = 19103

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b3967368

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3872.695 ; gain = 0.000 ; free physical = 6272 ; free virtual = 19103

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3872.695 ; gain = 0.000 ; free physical = 6272 ; free virtual = 19103
Ending Netlist Obfuscation Task | Checksum: 17539bd81

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3872.695 ; gain = 0.000 ; free physical = 6272 ; free virtual = 19103
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 3872.695 ; gain = 1122.160 ; free physical = 6272 ; free virtual = 19103
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6258 ; free virtual = 19094
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6258 ; free virtual = 19094
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6258 ; free virtual = 19097
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6258 ; free virtual = 19097
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6258 ; free virtual = 19099
Write Physdb Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6258 ; free virtual = 19100
Write ShapeDB Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6255 ; free virtual = 19100
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6445 ; free virtual = 19237
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7b9c5e67

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6445 ; free virtual = 19237
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6445 ; free virtual = 19237

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d574904e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6437 ; free virtual = 19240

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b16966a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6424 ; free virtual = 19216

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b16966a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6424 ; free virtual = 19216
Phase 1 Placer Initialization | Checksum: 10b16966a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6424 ; free virtual = 19216

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1052cdb33

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6227 ; free virtual = 19101

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: da9aa2e6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:21 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6239 ; free virtual = 19073

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: da9aa2e6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:21 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6246 ; free virtual = 19070

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 154a63470

Time (s): cpu = 00:03:21 ; elapsed = 00:01:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6261 ; free virtual = 19104

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 834 LUTNM shape to break, 1104 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 227, two critical 607, total 834, new lutff created 41
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1082 nets or LUTs. Breaked 834 LUTs, combined 248 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 8 candidate nets for high-fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_0/inst/ap_enable_reg_pp0_iter2. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_7/inst/ap_enable_reg_pp0_iter2. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_1/inst/ap_enable_reg_pp0_iter2. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_6/inst/ap_enable_reg_pp0_iter2. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_4/inst/ap_enable_reg_pp0_iter2. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 31 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 31 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6262 ; free virtual = 19104
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 133 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6268 ; free virtual = 19104
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6269 ; free virtual = 19105
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_0/inst/ap_enable_reg_pp0_iter1. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_7/inst/ap_enable_reg_pp0_iter1. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_1/inst/ap_enable_reg_pp0_iter1. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_4/inst/ap_enable_reg_pp0_iter1. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/multicycle_pipeline_6/inst/ap_enable_reg_pp0_iter1. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 44 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 44 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6264 ; free virtual = 19100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6264 ; free virtual = 19100

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          834  |            248  |                  1082  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           31  |              0  |                     5  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            9  |              0  |                     8  |           0  |           1  |  00:00:02  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           44  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Total                                            |          918  |            248  |                  1100  |           0  |          10  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fe428725

Time (s): cpu = 00:03:42 ; elapsed = 00:01:12 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6264 ; free virtual = 19107
Phase 2.4 Global Placement Core | Checksum: 1bc27ed53

Time (s): cpu = 00:04:00 ; elapsed = 00:01:18 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6444 ; free virtual = 19245
Phase 2 Global Placement | Checksum: 1bc27ed53

Time (s): cpu = 00:04:00 ; elapsed = 00:01:18 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6442 ; free virtual = 19247

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d8d1c025

Time (s): cpu = 00:04:14 ; elapsed = 00:01:21 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6445 ; free virtual = 19244

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c4acb928

Time (s): cpu = 00:04:38 ; elapsed = 00:01:28 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6337 ; free virtual = 19153

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b8999e9a

Time (s): cpu = 00:04:40 ; elapsed = 00:01:29 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6341 ; free virtual = 19156

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1db90ef72

Time (s): cpu = 00:04:40 ; elapsed = 00:01:29 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6341 ; free virtual = 19157

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1daf29e09

Time (s): cpu = 00:05:17 ; elapsed = 00:01:42 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6385 ; free virtual = 19186

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1301e813e

Time (s): cpu = 00:06:02 ; elapsed = 00:02:23 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6405 ; free virtual = 19210

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b2f3b3f5

Time (s): cpu = 00:06:06 ; elapsed = 00:02:26 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6371 ; free virtual = 19162

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 146cb1305

Time (s): cpu = 00:06:07 ; elapsed = 00:02:28 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6375 ; free virtual = 19170

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19a15f419

Time (s): cpu = 00:06:54 ; elapsed = 00:02:43 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6380 ; free virtual = 19197
Phase 3 Detail Placement | Checksum: 19a15f419

Time (s): cpu = 00:06:54 ; elapsed = 00:02:43 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6380 ; free virtual = 19197

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 186e7a9bf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.679 | TNS=-142990.903 |
Phase 1 Physical Synthesis Initialization | Checksum: 16b238d1f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6406 ; free virtual = 19218
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 8, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a585710f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6408 ; free virtual = 19220
Phase 4.1.1.1 BUFG Insertion | Checksum: 186e7a9bf

Time (s): cpu = 00:07:40 ; elapsed = 00:03:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6408 ; free virtual = 19220

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.374. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bc3a7373

Time (s): cpu = 00:08:15 ; elapsed = 00:03:23 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6384 ; free virtual = 19207

Time (s): cpu = 00:08:15 ; elapsed = 00:03:23 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6384 ; free virtual = 19207
Phase 4.1 Post Commit Optimization | Checksum: 1bc3a7373

Time (s): cpu = 00:08:15 ; elapsed = 00:03:23 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6387 ; free virtual = 19208

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bc3a7373

Time (s): cpu = 00:08:16 ; elapsed = 00:03:24 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6387 ; free virtual = 19206

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bc3a7373

Time (s): cpu = 00:08:17 ; elapsed = 00:03:24 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6378 ; free virtual = 19199
Phase 4.3 Placer Reporting | Checksum: 1bc3a7373

Time (s): cpu = 00:08:17 ; elapsed = 00:03:24 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6378 ; free virtual = 19199

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6378 ; free virtual = 19199

Time (s): cpu = 00:08:17 ; elapsed = 00:03:24 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6378 ; free virtual = 19199
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e41a765a

Time (s): cpu = 00:08:18 ; elapsed = 00:03:25 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6378 ; free virtual = 19197
Ending Placer Task | Checksum: 10a27ec32

Time (s): cpu = 00:08:18 ; elapsed = 00:03:25 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6379 ; free virtual = 19199
134 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:24 ; elapsed = 00:03:27 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6379 ; free virtual = 19199
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6345 ; free virtual = 19166
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6338 ; free virtual = 19158
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6285 ; free virtual = 19122
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6178 ; free virtual = 19131
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6178 ; free virtual = 19131
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6178 ; free virtual = 19131
Wrote Netlist Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6170 ; free virtual = 19127
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6170 ; free virtual = 19128
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6170 ; free virtual = 19128
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5774 ; free virtual = 18728
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5973 ; free virtual = 18879
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 33.84s |  WALL: 8.88s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5973 ; free virtual = 18879

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.374 | TNS=-120997.582 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c4d7a6b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5936 ; free virtual = 18861
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.374 | TNS=-120997.582 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c4d7a6b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5934 ; free virtual = 18862

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.374 | TNS=-120997.582 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_4/inst/is_reg_computed_71_reg_9818. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.371 | TNS=-120997.436 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/is_reg_computed_93_reg_5374. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.370 | TNS=-120997.123 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_7/inst/is_reg_computed_93_reg_5374. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.367 | TNS=-120996.927 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_90_reg_5980. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.366 | TNS=-120996.876 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mOutPtr18_out.  Re-placed instance design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mOutPtr[8]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mOutPtr18_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.361 | TNS=-120995.930 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_4/inst/w_from_m_value_fu_598[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_598[31]_i_7_n_0.  Re-placed instance design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_598[31]_i_7
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_598[31]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.357 | TNS=-120995.413 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_92_reg_5576. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.357 | TNS=-120995.253 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_7/inst/is_reg_computed_71_reg_9818. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.355 | TNS=-120994.016 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_70_reg_10020. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.353 | TNS=-120992.656 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_6/inst/is_reg_computed_72_reg_9616. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.353 | TNS=-120990.488 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_6/inst/is_reg_computed_92_reg_5576. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.353 | TNS=-120990.248 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_4/inst/is_reg_computed_93_reg_5374. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.349 | TNS=-120990.051 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_4/inst/is_reg_computed_89_reg_6182. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_89_reg_6182[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_89_reg_6182[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_89_reg_6182[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.346 | TNS=-120989.520 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_7/inst/is_reg_computed_92_reg_5576. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.345 | TNS=-120989.418 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/is_reg_computed_71_reg_9818. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_71_reg_9818[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.343 | TNS=-120989.265 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_6/inst/trunc_ln2_fu_15197_p4[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/e_to_m_has_no_dest_1_fu_6180124_out.  Re-placed instance design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/d_i_is_jalr_fu_634[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/e_to_m_has_no_dest_1_fu_6180124_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.343 | TNS=-120978.555 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_85_reg_6990. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.338 | TNS=-120978.490 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_79_reg_8202. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8202[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8202[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8202[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.337 | TNS=-120977.929 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_6/inst/is_reg_computed_82_reg_7596. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7798[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7798[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7798[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.336 | TNS=-120977.886 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_4/inst/is_reg_computed_90_reg_5980. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.335 | TNS=-120977.493 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_72_reg_9616. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.335 | TNS=-120976.147 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.335 | TNS=-120976.147 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5947 ; free virtual = 18873
Phase 3 Critical Path Optimization | Checksum: 1ef91c468

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5947 ; free virtual = 18873

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.335 | TNS=-120976.147 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_7/inst/is_reg_computed_85_reg_6990. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.331 | TNS=-120976.096 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/is_reg_computed_85_reg_6990. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.328 | TNS=-120975.717 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/is_reg_computed_92_reg_5576. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.326 | TNS=-120975.514 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_76_reg_8808. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_76_reg_8808_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_76_reg_8808[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.324 | TNS=-120975.201 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_4/inst/w_from_m_value_fu_598[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_598[28]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_598[28]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/w_from_m_value_fu_598[28]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.320 | TNS=-120974.619 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_85_reg_6990. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_85_reg_6990_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7394[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.318 | TNS=-120974.219 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_93_reg_5374. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5374[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.317 | TNS=-120974.131 |
INFO: [Physopt 32-702] Processed net design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ip_data_ram_EN_A. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[0].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.316 | TNS=-120914.367 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_4/inst/is_reg_computed_92_reg_5576. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_4/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.315 | TNS=-120914.083 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_92_reg_5576. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.315 | TNS=-120913.879 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_6/inst/is_reg_computed_82_reg_7596. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7798[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.315 | TNS=-120913.071 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/trunc_ln2_fu_15197_p4[9].  Re-placed instance design_1_i/multicycle_pipeline_7/inst/d_i_imm_6_fu_650_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/trunc_ln2_fu_15197_p4[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.315 | TNS=-120912.679 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/trunc_ln2_fu_15197_p4[4].  Re-placed instance design_1_i/multicycle_pipeline_7/inst/d_i_imm_6_fu_650_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/trunc_ln2_fu_15197_p4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.312 | TNS=-120912.504 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_90_reg_5980. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.309 | TNS=-120912.257 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_90_reg_5980. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.304 | TNS=-120912.176 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/is_reg_computed_73_reg_9414. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_69_reg_10222[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.300 | TNS=-120911.922 |
INFO: [Physopt 32-702] Processed net design_1_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/store_unit/user_resp/ip_data_ram_EN_A. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[0].  Re-placed instance design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ip_data_ram_EN_A_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.297 | TNS=-120909.725 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_92_reg_5576. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5576[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.296 | TNS=-120909.484 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_79_reg_8202. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8202[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8202[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8202[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.296 | TNS=-120909.048 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_5/inst/is_reg_computed_86_reg_6788. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_86_reg_6788[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.294 | TNS=-120909.004 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/trunc_ln2_fu_15197_p4[10].  Re-placed instance design_1_i/multicycle_pipeline_7/inst/d_i_imm_6_fu_650_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/trunc_ln2_fu_15197_p4[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.294 | TNS=-120908.997 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_7/inst/trunc_ln2_fu_15197_p4[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/e_to_m_has_no_dest_1_fu_6180124_out.  Re-placed instance design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/d_i_is_jalr_fu_634[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_7/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/e_to_m_has_no_dest_1_fu_6180124_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.293 | TNS=-120890.771 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_6/inst/is_reg_computed_90_reg_5980. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5980[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.292 | TNS=-120890.749 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.292 | TNS=-120890.749 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5973 ; free virtual = 18888
Phase 4 Critical Path Optimization | Checksum: 1cba368b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5970 ; free virtual = 18888
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5970 ; free virtual = 18890
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.292 | TNS=-120890.749 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.082  |        106.833  |            0  |              0  |                    44  |           0  |           2  |  00:00:06  |
|  Total          |          0.082  |        106.833  |            0  |              0  |                    44  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5972 ; free virtual = 18890
Ending Physical Synthesis Task | Checksum: 14ee667ef

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5974 ; free virtual = 18892
INFO: [Common 17-83] Releasing license: Implementation
334 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5974 ; free virtual = 18892
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5956 ; free virtual = 18890
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5921 ; free virtual = 18932
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5921 ; free virtual = 18932
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5921 ; free virtual = 18931
Wrote Netlist Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5914 ; free virtual = 18927
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5914 ; free virtual = 18928
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5914 ; free virtual = 18928
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5940 ; free virtual = 18886
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bbb52024 ConstDB: 0 ShapeSum: 25f5f480 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 3c50b7d | NumContArr: 74738001 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1fd8a80b8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5962 ; free virtual = 18913

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fd8a80b8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5973 ; free virtual = 18922

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fd8a80b8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 5973 ; free virtual = 18922
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ab878dbe

Time (s): cpu = 00:01:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6260 ; free virtual = 19139
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.155 | TNS=-110415.794| WHS=-0.244 | THS=-497.066|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 79061
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 79061
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f9428bda

Time (s): cpu = 00:01:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6260 ; free virtual = 19142

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f9428bda

Time (s): cpu = 00:01:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6260 ; free virtual = 19142

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1f4ad4f0b

Time (s): cpu = 00:02:35 ; elapsed = 00:00:48 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6095 ; free virtual = 19009
Phase 4 Initial Routing | Checksum: 1f4ad4f0b

Time (s): cpu = 00:02:35 ; elapsed = 00:00:48 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6095 ; free virtual = 19009
INFO: [Route 35-580] Design has 1111 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                        |
+====================+===================+============================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr_reg[3]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_0/inst/is_reg_computed_89_reg_6182_reg[0]/D                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_3/inst/is_reg_computed_80_reg_8000_reg[0]/D                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_2/inst/is_reg_computed_70_reg_10020_reg[0]/D                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_0/inst/is_reg_computed_84_reg_7192_reg[0]/D                 |
+--------------------+-------------------+--------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 26471
 Number of Nodes with overlaps = 6996
 Number of Nodes with overlaps = 2525
 Number of Nodes with overlaps = 1318
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.620 | TNS=-150308.184| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 156bc8302

Time (s): cpu = 00:09:44 ; elapsed = 00:03:36 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6186 ; free virtual = 19072

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 8515
 Number of Nodes with overlaps = 2712
 Number of Nodes with overlaps = 1281
 Number of Nodes with overlaps = 573
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.340 | TNS=-144359.486| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 22356401a

Time (s): cpu = 00:14:18 ; elapsed = 00:05:42 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6063 ; free virtual = 18992

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 5635
Phase 5.3 Global Iteration 2 | Checksum: 27d470a30

Time (s): cpu = 00:14:24 ; elapsed = 00:05:49 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6069 ; free virtual = 18998
Phase 5 Rip-up And Reroute | Checksum: 27d470a30

Time (s): cpu = 00:14:24 ; elapsed = 00:05:49 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6069 ; free virtual = 18998

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b3bee11e

Time (s): cpu = 00:14:34 ; elapsed = 00:05:51 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6100 ; free virtual = 19016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.225 | TNS=-140454.343| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2368ab8aa

Time (s): cpu = 00:14:35 ; elapsed = 00:05:51 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6100 ; free virtual = 19016

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2368ab8aa

Time (s): cpu = 00:14:35 ; elapsed = 00:05:51 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6100 ; free virtual = 19016
Phase 6 Delay and Skew Optimization | Checksum: 2368ab8aa

Time (s): cpu = 00:14:36 ; elapsed = 00:05:51 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6100 ; free virtual = 19016

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.225 | TNS=-140222.280| WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2e0670d43

Time (s): cpu = 00:14:47 ; elapsed = 00:05:54 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6088 ; free virtual = 19024
Phase 7 Post Hold Fix | Checksum: 2e0670d43

Time (s): cpu = 00:14:47 ; elapsed = 00:05:54 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6088 ; free virtual = 19024

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 34.1176 %
  Global Horizontal Routing Utilization  = 42.0395 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 2x2 Area, Max Cong = 86.9369%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X60Y30 -> INT_R_X61Y31
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X59Y42 -> INT_R_X59Y42
   INT_R_X53Y32 -> INT_R_X53Y32
   INT_R_X59Y32 -> INT_R_X59Y32
   INT_R_X53Y28 -> INT_R_X53Y28
   INT_R_X57Y20 -> INT_R_X57Y20
East Dir 4x4 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y22 -> INT_R_X51Y25
   INT_L_X44Y2 -> INT_R_X47Y5
   INT_L_X44Y0 -> INT_R_X47Y1
West Dir 4x4 Area, Max Cong = 90.5331%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X56Y30 -> INT_R_X59Y33
   INT_L_X60Y30 -> INT_R_X63Y33
   INT_L_X56Y26 -> INT_R_X59Y29
   INT_L_X52Y10 -> INT_R_X55Y13

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 2e0670d43

Time (s): cpu = 00:14:48 ; elapsed = 00:05:55 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6088 ; free virtual = 19024

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2e0670d43

Time (s): cpu = 00:14:48 ; elapsed = 00:05:55 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6087 ; free virtual = 19023

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 320093e3c

Time (s): cpu = 00:14:55 ; elapsed = 00:05:59 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6093 ; free virtual = 19024

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 320093e3c

Time (s): cpu = 00:14:56 ; elapsed = 00:05:59 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6023 ; free virtual = 18968

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.225 | TNS=-140222.280| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 320093e3c

Time (s): cpu = 00:14:56 ; elapsed = 00:05:59 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6010 ; free virtual = 18960
Total Elapsed time in route_design: 359.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 141d8f64c

Time (s): cpu = 00:14:57 ; elapsed = 00:05:59 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6005 ; free virtual = 18955
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 141d8f64c

Time (s): cpu = 00:14:58 ; elapsed = 00:06:00 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6003 ; free virtual = 18951

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
353 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:07 ; elapsed = 00:06:05 . Memory (MB): peak = 3920.719 ; gain = 0.000 ; free physical = 6003 ; free virtual = 18949
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:04 ; elapsed = 00:00:16 . Memory (MB): peak = 4018.395 ; gain = 0.000 ; free physical = 5944 ; free virtual = 18899
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 4018.395 ; gain = 0.000 ; free physical = 5957 ; free virtual = 18898
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
373 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 4096.488 ; gain = 78.094 ; free physical = 5848 ; free virtual = 18791
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:02:27 ; elapsed = 00:00:46 . Memory (MB): peak = 4096.488 ; gain = 175.770 ; free physical = 5853 ; free virtual = 18791
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5833 ; free virtual = 18787
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5786 ; free virtual = 18817
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5786 ; free virtual = 18817
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5772 ; free virtual = 18818
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5764 ; free virtual = 18815
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5764 ; free virtual = 18816
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5764 ; free virtual = 18816
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4096.488 ; gain = 0.000 ; free physical = 5796 ; free virtual = 18758
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
384 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:11 ; elapsed = 00:00:23 . Memory (MB): peak = 4485.648 ; gain = 389.160 ; free physical = 5250 ; free virtual = 18398
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 22:06:49 2024...
