// Seed: 1831317366
module module_0 (
    input uwire id_0,
    input wor   id_1
    , id_3
);
endmodule
module module_1 #(
    parameter id_13 = 32'd66,
    parameter id_14 = 32'd98
) (
    output tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    output wor id_3,
    output uwire id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8
    , id_20,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11,
    output tri0 id_12,
    input tri0 _id_13,
    output wire _id_14,
    input supply0 id_15,
    output supply0 id_16,
    output supply0 id_17,
    output wire id_18
);
  wire [id_13 : ""] id_21;
  localparam id_22 = 1 == 1 && 1;
  module_0 modCall_1 (
      id_5,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_21 = 1;
  logic [id_14 : 1] id_23;
endmodule
