// Seed: 2521978836
module module_2 (
    output supply1 module_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output wor id_13,
    input tri id_14,
    output tri0 id_15,
    output uwire id_16,
    output wor id_17,
    input wor id_18,
    output tri1 id_19,
    output wand id_20,
    input uwire id_21,
    output tri1 id_22
);
  assign id_0 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output tri id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    output wor id_11,
    input wire id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_6,
      id_9,
      id_4,
      id_4,
      id_2,
      id_4,
      id_0,
      id_4,
      id_1,
      id_12,
      id_9,
      id_10,
      id_10,
      id_6,
      id_8,
      id_11,
      id_2,
      id_3,
      id_4,
      id_7,
      id_11,
      id_1,
      id_7
  );
endmodule
