<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p662" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_662{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_662{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_662{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_662{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_662{left:69px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t6_662{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t7_662{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_662{left:69px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t9_662{left:69px;bottom:544px;letter-spacing:-0.17px;word-spacing:-0.81px;}
#ta_662{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_662{left:69px;bottom:502px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tc_662{left:69px;bottom:486px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#td_662{left:670px;bottom:492px;}
#te_662{left:685px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_662{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tg_662{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_662{left:69px;bottom:426px;}
#ti_662{left:95px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_662{left:69px;bottom:403px;}
#tk_662{left:95px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_662{left:95px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_662{left:95px;bottom:373px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tn_662{left:69px;bottom:323px;letter-spacing:-0.09px;}
#to_662{left:155px;bottom:323px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tp_662{left:69px;bottom:299px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tq_662{left:69px;bottom:282px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_662{left:69px;bottom:265px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#ts_662{left:69px;bottom:240px;letter-spacing:-0.14px;}
#tt_662{left:95px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tu_662{left:95px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_662{left:69px;bottom:199px;letter-spacing:-0.15px;}
#tw_662{left:95px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_662{left:69px;bottom:175px;letter-spacing:-0.15px;}
#ty_662{left:95px;bottom:175px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_662{left:95px;bottom:158px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#t10_662{left:69px;bottom:134px;letter-spacing:-0.13px;}
#t11_662{left:95px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_662{left:95px;bottom:117px;letter-spacing:-0.48px;word-spacing:-0.09px;}
#t13_662{left:317px;bottom:712px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t14_662{left:418px;bottom:712px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t15_662{left:416px;bottom:1046px;letter-spacing:0.28px;}
#t16_662{left:624px;bottom:1045px;letter-spacing:0.13px;}
#t17_662{left:624px;bottom:1021px;letter-spacing:0.13px;}
#t18_662{left:621px;bottom:997px;letter-spacing:0.12px;}
#t19_662{left:616px;bottom:1066px;}
#t1a_662{left:264px;bottom:1068px;letter-spacing:0.2px;}
#t1b_662{left:430px;bottom:1020px;letter-spacing:0.16px;}
#t1c_662{left:621px;bottom:949px;letter-spacing:0.12px;}
#t1d_662{left:621px;bottom:901px;letter-spacing:0.12px;}
#t1e_662{left:621px;bottom:925px;letter-spacing:0.12px;}
#t1f_662{left:621px;bottom:877px;letter-spacing:0.12px;}
#t1g_662{left:621px;bottom:853px;letter-spacing:0.12px;}
#t1h_662{left:621px;bottom:829px;letter-spacing:0.12px;}
#t1i_662{left:621px;bottom:973px;letter-spacing:0.12px;}
#t1j_662{left:428px;bottom:997px;letter-spacing:0.24px;}
#t1k_662{left:428px;bottom:974px;letter-spacing:0.24px;}
#t1l_662{left:428px;bottom:951px;letter-spacing:0.28px;}
#t1m_662{left:428px;bottom:927px;letter-spacing:0.28px;}
#t1n_662{left:430px;bottom:903px;letter-spacing:0.18px;}
#t1o_662{left:430px;bottom:880px;letter-spacing:0.22px;}
#t1p_662{left:428px;bottom:856px;letter-spacing:0.24px;}
#t1q_662{left:428px;bottom:832px;letter-spacing:0.24px;}
#t1r_662{left:433px;bottom:809px;letter-spacing:0.25px;}
#t1s_662{left:435px;bottom:785px;letter-spacing:0.12px;}
#t1t_662{left:429px;bottom:761px;letter-spacing:0.24px;}
#t1u_662{left:621px;bottom:805px;letter-spacing:0.12px;}
#t1v_662{left:627px;bottom:781px;letter-spacing:0.06px;}
#t1w_662{left:621px;bottom:757px;letter-spacing:0.12px;}

.s1_662{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_662{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_662{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_662{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_662{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_662{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_662{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_662{font-size:11px;font-family:Arial_3ed;color:#000;}
.s9_662{font-size:12px;font-family:Arial_3ed;color:#000;}
.t.v0_662{transform:scaleX(1.069);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts662" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg662Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg662" style="-webkit-user-select: none;"><object width="935" height="1210" data="662/662.svg" type="image/svg+xml" id="pdf662" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_662" class="t s1_662">18-24 </span><span id="t2_662" class="t s1_662">Vol. 3B </span>
<span id="t3_662" class="t s2_662">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_662" class="t s3_662">Fields in the buffer management area of a DS save area are described in Section 18.4.9. </span>
<span id="t5_662" class="t s3_662">The format of a branch trace record and a PEBS record are the same as the 64-bit record formats shown in Figures </span>
<span id="t6_662" class="t s3_662">18-9 and Figures 18-10, with the exception that the branch predicted bit is not supported by Intel Core microarchi- </span>
<span id="t7_662" class="t s3_662">tecture or Intel Atom microarchitecture. The 64-bit record formats for BTS and PEBS apply to DS save area for all </span>
<span id="t8_662" class="t s3_662">operating modes. </span>
<span id="t9_662" class="t s3_662">The procedures used to program IA32_DEBUGCTL MSR to set up a BTS buffer or a CPL-qualified BTS are described </span>
<span id="ta_662" class="t s3_662">in Section 18.4.9.3 and Section 18.4.9.4. </span>
<span id="tb_662" class="t s3_662">Required elements for writing a DS interrupt service routine are largely the same on processors that support using </span>
<span id="tc_662" class="t s3_662">DS Save area for BTS or PEBS records. However, on processors based on Intel NetBurst </span>
<span id="td_662" class="t s4_662">® </span>
<span id="te_662" class="t s3_662">microarchitecture, re- </span>
<span id="tf_662" class="t s3_662">enabling counting requires writing to CCCRs. But a DS interrupt service routine on processors supporting architec- </span>
<span id="tg_662" class="t s3_662">tural performance monitoring should: </span>
<span id="th_662" class="t s5_662">• </span><span id="ti_662" class="t s3_662">Re-enable the enable bits in IA32_PERF_GLOBAL_CTRL MSR if it is servicing an overflow PMI due to PEBS. </span>
<span id="tj_662" class="t s5_662">• </span><span id="tk_662" class="t s3_662">Clear overflow indications by writing to IA32_PERF_GLOBAL_OVF_CTRL when a counting configuration is </span>
<span id="tl_662" class="t s3_662">changed. This includes bit 62 (ClrOvfBuffer) and the overflow indication of counters used in either PEBS or </span>
<span id="tm_662" class="t s3_662">general-purpose counting (specifically: bits 0 or 1; see Figures 20-3). </span>
<span id="tn_662" class="t s6_662">18.4.9.2 </span><span id="to_662" class="t s6_662">Setting Up the DS Save Area </span>
<span id="tp_662" class="t s3_662">To save branch records with the BTS buffer, the DS save area must first be set up in memory as described in the </span>
<span id="tq_662" class="t s3_662">following procedure (See Section 20.6.2.4.1, “Setting up the PEBS Buffer,” for instructions for setting up a PEBS </span>
<span id="tr_662" class="t s3_662">buffer, respectively, in the DS save area): </span>
<span id="ts_662" class="t s3_662">1. </span><span id="tt_662" class="t s3_662">Create the DS buffer management information area in memory (see Section 18.4.9, “BTS and DS Save Area,” </span>
<span id="tu_662" class="t s3_662">and Section 18.4.9.1, “64 Bit Format of the DS Save Area”). Also see the additional notes in this section. </span>
<span id="tv_662" class="t s3_662">2. </span><span id="tw_662" class="t s3_662">Write the base linear address of the DS buffer management area into the IA32_DS_AREA MSR. </span>
<span id="tx_662" class="t s3_662">3. </span><span id="ty_662" class="t s3_662">Set up the performance counter entry in the xAPIC LVT for fixed delivery and edge sensitive. See Section </span>
<span id="tz_662" class="t s3_662">11.5.1, “Local Vector Table.” </span>
<span id="t10_662" class="t s3_662">4. </span><span id="t11_662" class="t s3_662">Establish an interrupt handler in the IDT for the vector associated with the performance counter entry in the </span>
<span id="t12_662" class="t s3_662">xAPIC LVT. </span>
<span id="t13_662" class="t s7_662">Figure 18-10. </span><span id="t14_662" class="t s7_662">64-bit PEBS Record Format </span>
<span id="t15_662" class="t v0_662 s8_662">RFLAGS </span><span id="t16_662" class="t s9_662">0H </span>
<span id="t17_662" class="t s9_662">8H </span>
<span id="t18_662" class="t s9_662">10H </span>
<span id="t19_662" class="t s9_662">0 </span>
<span id="t1a_662" class="t s9_662">63 </span>
<span id="t1b_662" class="t s9_662">RIP </span>
<span id="t1c_662" class="t s9_662">20H </span>
<span id="t1d_662" class="t s9_662">30H </span>
<span id="t1e_662" class="t s9_662">28H </span>
<span id="t1f_662" class="t s9_662">38H </span>
<span id="t1g_662" class="t s9_662">40H </span>
<span id="t1h_662" class="t s9_662">48H </span>
<span id="t1i_662" class="t s9_662">18H </span>
<span id="t1j_662" class="t v0_662 s8_662">RAX </span>
<span id="t1k_662" class="t v0_662 s8_662">RBX </span>
<span id="t1l_662" class="t v0_662 s8_662">RCX </span>
<span id="t1m_662" class="t v0_662 s8_662">RDX </span>
<span id="t1n_662" class="t v0_662 s8_662">RSI </span>
<span id="t1o_662" class="t v0_662 s8_662">RDI </span>
<span id="t1p_662" class="t v0_662 s8_662">RBP </span>
<span id="t1q_662" class="t v0_662 s8_662">RSP </span>
<span id="t1r_662" class="t v0_662 s8_662">R8 </span>
<span id="t1s_662" class="t v0_662 s8_662">... </span>
<span id="t1t_662" class="t v0_662 s8_662">R15 </span>
<span id="t1u_662" class="t s9_662">50H </span>
<span id="t1v_662" class="t s9_662">... </span>
<span id="t1w_662" class="t s9_662">88H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
