// Seed: 2107348555
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1 + 1;
  wor id_3;
  assign id_3 = 1;
  assign id_2 = id_3;
  assign id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign id_1 = id_6;
endmodule
