Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu May 29 21:23:27 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.156        0.000                      0                30337        0.021        0.000                      0                30337        3.458        0.000                       0                 15714  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.156        0.000                      0                30337        0.021        0.000                      0                30337        3.458        0.000                       0                 15714  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 4.038ns (53.344%)  route 3.532ns (46.656%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[40])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<40>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[40]_P[40])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[40]
                         net (fo=5, routed)           0.581     6.335    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_65
    SLICE_X150Y30        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     6.485 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0/O
                         net (fo=1, routed)           0.302     6.787    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0_n_0
    SLICE_X151Y30        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     6.892 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.918    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[1]
                         net (fo=11, routed)          0.603     7.598    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/B[16]
    DSP48E2_X21Y1        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/CLK
    DSP48E2_X21Y1        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X21Y1        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.254     7.754    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 4.043ns (53.761%)  route 3.477ns (46.239%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[45])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<45>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[45]
                         net (fo=5, routed)           0.659     6.413    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_60
    SLICE_X150Y31        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.536 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0/O
                         net (fo=1, routed)           0.304     6.840    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.971 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.997    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X151Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.079 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[3]
                         net (fo=11, routed)          0.469     7.548    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/B[9]
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X20Y11       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[9])
                                                     -0.292     7.716    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 4.064ns (53.860%)  route 3.481ns (46.140%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[45])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<45>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[45]
                         net (fo=5, routed)           0.659     6.413    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_60
    SLICE_X150Y31        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.536 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0/O
                         net (fo=1, routed)           0.304     6.840    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.971 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.997    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X151Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     7.100 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[6]
                         net (fo=11, routed)          0.473     7.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/B[12]
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X20Y11       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.260     7.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_y_U_x/ram_reg_bram_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 1.863ns (24.679%)  route 5.686ns (75.321%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 8.040 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X146Y85        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y85        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.312     0.420    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X146Y81        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.568 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.183     0.751    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X146Y81        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.163     0.914 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.217     1.131    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X146Y77        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.266 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.147     1.413    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X146Y76        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     1.561 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.276     1.837    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X146Y76        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.893 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.382     2.275    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X20Y24       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.440 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.440    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X20Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[11])
                                                      0.541     2.981 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.981    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<11>
    DSP48E2_X20Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.252     3.342    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/P[10]
    SLICE_X149Y74        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.465 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_42/O
                         net (fo=23, routed)          1.110     4.575    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/D[10]
    SLICE_X170Y20        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     4.685 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ram_reg_bram_0_i_478/O
                         net (fo=1, routed)           1.455     6.140    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550_data_y_d0[10]
    SLICE_X112Y23        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     6.176 f  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ram_reg_bram_0_i_258__2/O
                         net (fo=1, routed)           0.136     6.312    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ram_reg_bram_0_i_258__2_n_0
    SLICE_X112Y24        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     6.363 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ram_reg_bram_0_i_62__2/O
                         net (fo=1, routed)           1.216     7.579    bd_0_i/hls_inst/inst/data_y_U_x/d0[10]
    RAMB36_X9Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/data_y_U_x/ram_reg_bram_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.040     8.040    bd_0_i/hls_inst/inst/data_y_U_x/ap_clk
    RAMB36_X9Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/data_y_U_x/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.040    
                         clock uncertainty           -0.035     8.005    
    RAMB36_X9Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.237     7.768    bd_0_i/hls_inst/inst/data_y_U_x/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.768    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 4.018ns (53.372%)  route 3.510ns (46.628%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[40])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<40>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[40]_P[40])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[40]
                         net (fo=5, routed)           0.581     6.335    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_65
    SLICE_X150Y30        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     6.485 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0/O
                         net (fo=1, routed)           0.302     6.787    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0_n_0
    SLICE_X151Y30        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     6.892 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.918    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.974 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[0]
                         net (fo=11, routed)          0.582     7.556    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/B[15]
    DSP48E2_X21Y1        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/CLK
    DSP48E2_X21Y1        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X21Y1        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.249     7.759    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 4.035ns (53.796%)  route 3.466ns (46.204%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[45])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<45>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[45]
                         net (fo=5, routed)           0.659     6.413    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_60
    SLICE_X150Y31        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.536 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0/O
                         net (fo=1, routed)           0.304     6.840    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.971 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.997    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X151Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     7.071 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[2]
                         net (fo=11, routed)          0.457     7.529    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/B[8]
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X20Y11       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.276     7.732    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 4.037ns (53.767%)  route 3.471ns (46.233%))
  Logic Levels:           18  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[40])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<40>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[40]_P[40])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[40]
                         net (fo=5, routed)           0.581     6.335    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_65
    SLICE_X150Y30        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     6.485 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0/O
                         net (fo=1, routed)           0.302     6.787    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0_n_0
    SLICE_X151Y30        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     6.967 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/O[5]
                         net (fo=11, routed)          0.569     7.536    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/B[12]
    DSP48E2_X21Y1        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/CLK
    DSP48E2_X21Y1        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X21Y1        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.260     7.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product__6/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.748    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 4.047ns (54.175%)  route 3.423ns (45.825%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[45])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<45>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[45]
                         net (fo=5, routed)           0.659     6.413    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_60
    SLICE_X150Y31        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.536 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0/O
                         net (fo=1, routed)           0.304     6.840    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.971 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.997    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X151Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     7.083 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[4]
                         net (fo=11, routed)          0.415     7.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/B[10]
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X20Y11       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.288     7.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.077ns (54.424%)  route 3.414ns (45.576%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[45])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<45>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[45]
                         net (fo=5, routed)           0.659     6.413    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_60
    SLICE_X150Y31        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     6.536 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0/O
                         net (fo=1, routed)           0.304     6.840    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_5__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     6.971 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.997    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X151Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     7.113 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[5]
                         net (fo=11, routed)          0.406     7.519    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/B[11]
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X20Y11       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     7.743    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 4.044ns (54.032%)  route 3.440ns (45.968%))
  Logic Levels:           19  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X130Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y4         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/tmp_3_reg_1731_reg[0]/Q
                         net (fo=111, routed)         0.162     0.269    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_3_reg_1731
    SLICE_X131Y4         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     0.427 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__0/O
                         net (fo=150, routed)         0.344     0.771    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/q0[56]_i_18_0[2]
    SLICE_X132Y10        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     0.918 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_56ns_52s_108_1_1_U7/tmp_product_i_257/O
                         net (fo=2, routed)           0.093     1.011    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_0
    SLICE_X133Y10        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.099 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191/O
                         net (fo=2, routed)           0.256     1.355    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191_n_0
    SLICE_X136Y11        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.445 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123/O
                         net (fo=2, routed)           0.137     1.582    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123_n_0
    SLICE_X137Y12        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     1.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0/O
                         net (fo=2, routed)           0.161     1.843    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__0_n_0
    SLICE_X138Y13        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_10__3/O
                         net (fo=12, routed)          0.815     2.808    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[5]
    DSP48E2_X21Y3        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     2.959 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     2.959    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X21Y3        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.032 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X21Y3        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.641 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.641    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X21Y3        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.687 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X21Y3        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.258 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.258    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y3        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.380 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.418    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X21Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.964 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.086 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     5.100    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X21Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[40])
                                                      0.546     5.646 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[40]
                         net (fo=1, routed)           0.000     5.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<40>
    DSP48E2_X21Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[40]_P[40])
                                                      0.109     5.755 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[40]
                         net (fo=5, routed)           0.581     6.335    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_65
    SLICE_X150Y30        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     6.485 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0/O
                         net (fo=1, routed)           0.302     6.787    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_19__0_n_0
    SLICE_X151Y30        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     6.892 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.918    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X151Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     7.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[3]
                         net (fo=11, routed)          0.512     7.512    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/B[1]
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X20Y11       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X20Y11       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.264     7.744    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X127Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[40]/Q
                         net (fo=2, routed)           0.035     0.087    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496[40]
    SLICE_X127Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X127Y33        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[40]/C
                         clock pessimism              0.000     0.019    
    SLICE_X127Y33        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X108Y45        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[52]/Q
                         net (fo=2, routed)           0.035     0.087    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496[52]
    SLICE_X108Y45        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X108Y45        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[52]/C
                         clock pessimism              0.000     0.019    
    SLICE_X108Y45        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X105Y50        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y50        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496_reg[53]/Q
                         net (fo=2, routed)           0.035     0.087    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_load_3_reg_1496[53]
    SLICE_X105Y50        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X105Y50        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[53]/C
                         clock pessimism              0.000     0.019    
    SLICE_X105Y50        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_x_14_reg_1552_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln226_reg_4401_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X132Y118       FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln226_reg_4401_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y118       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/trunc_ln226_reg_4401_reg[4]/Q
                         net (fo=2, routed)           0.035     0.087    bd_0_i/hls_inst/inst/trunc_ln226_reg_4401[4]
    SLICE_X132Y118       FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X132Y118       FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X132Y118       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln226_reg_4401_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y117       FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln226_reg_4401_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y117       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/trunc_ln226_reg_4401_reg[5]/Q
                         net (fo=2, routed)           0.035     0.087    bd_0_i/hls_inst/inst/trunc_ln226_reg_4401[5]
    SLICE_X130Y117       FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X130Y117       FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X130Y117       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/shl_ln4_reg_4433_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_678_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_6_reg_1407_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ap_clk
    SLICE_X177Y84        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_678_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y84        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_678_reg[34]/Q
                         net (fo=3, routed)           0.037     0.089    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_678[34]
    SLICE_X177Y84        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_6_reg_1407_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ap_clk
    SLICE_X177Y84        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_6_reg_1407_reg[34]/C
                         clock pessimism              0.000     0.019    
    SLICE_X177Y84        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_6_reg_1407_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U78/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul9_reg_5097_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U78/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X102Y53        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U78/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U78/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[46]/Q
                         net (fo=1, routed)           0.038     0.090    bd_0_i/hls_inst/inst/grp_fu_1672_p2[46]
    SLICE_X102Y53        FDRE                                         r  bd_0_i/hls_inst/inst/mul9_reg_5097_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X102Y53        FDRE                                         r  bd_0_i/hls_inst/inst/mul9_reg_5097_reg[46]/C
                         clock pessimism              0.000     0.019    
    SLICE_X102Y53        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/mul9_reg_5097_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_672_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_7_reg_1412_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.302%)  route 0.039ns (49.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ap_clk
    SLICE_X113Y62        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_672_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_672_reg[53]/Q
                         net (fo=3, routed)           0.039     0.091    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/reg_672[53]
    SLICE_X113Y62        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_7_reg_1412_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/ap_clk
    SLICE_X113Y62        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_7_reg_1412_reg[53]/C
                         clock pessimism              0.000     0.019    
    SLICE_X113Y62        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580/xor_ln271_7_reg_1412_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.357%)  route 0.040ns (50.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X109Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516_reg[53]/Q
                         net (fo=2, routed)           0.040     0.092    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516[53]
    SLICE_X109Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X109Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[53]/C
                         clock pessimism              0.000     0.019    
    SLICE_X109Y61        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.309%)  route 0.040ns (50.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X129Y96        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y96        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516_reg[63]/Q
                         net (fo=2, routed)           0.040     0.092    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_y_load_3_reg_1516[63]
    SLICE_X129Y96        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X129Y96        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[63]/C
                         clock pessimism              0.000     0.019    
    SLICE_X129Y96        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/c0_y_14_reg_1584_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X10Y13  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X10Y13  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X9Y15   bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X9Y15   bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X10Y10  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X10Y10  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y13  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y13  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y11  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X9Y13   bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y13  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X10Y13  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.050ns  (logic 0.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=15, unset)           0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X116Y91        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     0.050 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.050    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=15, unset)           0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X116Y91        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.022    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.537ns  (logic 2.081ns (31.834%)  route 4.456ns (68.166%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X154Y69        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y69        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.302     0.411    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[1]
    SLICE_X155Y71        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     0.559 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.337     0.896    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X153Y74        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.073     0.969 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.447     1.416    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X155Y69        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.482 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.121     1.603    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X156Y69        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     1.702 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.174     1.876    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X156Y70        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[0])
                                                      0.071     1.947 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.220     2.167    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X21Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.332 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.332    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X21Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.873 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.873    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X21Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.982 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.412     3.393    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X152Y72        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.543 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.149     3.692    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/c0_y_10_reg_1464_reg[54]
    SLICE_X151Y74        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.789 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.097     3.887    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X150Y74        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.975 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.089     4.064    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X150Y75        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.152 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=20, routed)          1.968     6.120    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[55]
    SLICE_X117Y65        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     6.269 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1/O
                         net (fo=1, routed)           0.105     6.374    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1_n_0
    SLICE_X118Y65        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     6.532 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0/O
                         net (fo=0)                   0.035     6.567    work_y_d1[55]
                                                                      r  work_y_d1[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 2.123ns (33.557%)  route 4.204ns (66.443%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X146Y85        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y85        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.312     0.420    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X146Y81        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.568 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.183     0.751    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X146Y81        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.163     0.914 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.217     1.131    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X146Y77        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.266 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.147     1.413    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X146Y76        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     1.561 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.276     1.837    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X146Y76        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.893 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.382     2.275    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X20Y24       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.440 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.440    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X20Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.981 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.981    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X20Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.090 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.503     3.592    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X143Y78        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.725 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.214     3.939    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/add14_reg_1442_reg[54]
    SLICE_X142Y81        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.037 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.097     4.134    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X142Y80        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     4.257 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.042     4.299    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X142Y80        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     4.336 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0/O
                         net (fo=23, routed)          1.721     6.058    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[57]
    SLICE_X117Y71        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     6.181 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[57]_INST_0_i_1/O
                         net (fo=1, routed)           0.089     6.270    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[57]_INST_0_i_1_n_0
    SLICE_X117Y71        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     6.336 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U69/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[57]_INST_0/O
                         net (fo=0)                   0.021     6.357    work_y_d1[57]
                                                                      r  work_y_d1[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.292ns  (logic 1.913ns (30.405%)  route 4.379ns (69.595%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X125Y48        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.192     0.299    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X124Y47        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.448 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.163     0.612    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X126Y48        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.142     0.754 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.274     1.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X125Y46        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.094 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.173     1.267    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X126Y46        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.390 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.252     1.642    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X126Y46        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.698 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.441     2.139    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X17Y12       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X17Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.845 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.845    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.954 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.569     3.522    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X124Y53        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.632 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.690     4.322    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X116Y56        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.421 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.320     4.742    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X117Y56        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.792 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.359     5.150    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X116Y57        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.201 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=22, routed)          0.857     6.059    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[62]
    SLICE_X112Y88        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     6.181 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.088     6.269    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[62]_INST_0_i_1_n_0
    SLICE_X112Y88        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.320 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[62]_INST_0/O
                         net (fo=0)                   0.000     6.320    work_x_d1[62]
                                                                      r  work_x_d1[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 1.780ns (28.470%)  route 4.472ns (71.530%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X137Y27        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y27        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.247     0.355    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X138Y31        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     0.477 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.107     0.584    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X138Y30        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.745 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.299     1.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X138Y39        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.095 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.098     1.193    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X138Y39        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     1.290 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.492    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X138Y39        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.561 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.321     1.882    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X18Y13       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.047 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.047    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X18Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.588 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.588    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.697 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.560     3.257    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X130Y32        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.367 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.113     3.480    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/c0_x_10_reg_1459_reg[54]
    SLICE_X130Y31        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.515 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.196     3.711    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X129Y32        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.092     3.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X129Y32        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.906 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O
                         net (fo=20, routed)          2.009     5.914    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[56]
    SLICE_X113Y67        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.003 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[56]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     6.232    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[56]_INST_0_i_1_n_0
    SLICE_X113Y67        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     6.282 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[56]_INST_0/O
                         net (fo=0)                   0.000     6.282    work_x_d1[56]
                                                                      r  work_x_d1[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 2.011ns (32.886%)  route 4.104ns (67.114%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X125Y48        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.192     0.299    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X124Y47        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.448 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.163     0.612    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X126Y48        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.142     0.754 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.274     1.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X125Y46        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.094 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.173     1.267    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X126Y46        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.390 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.252     1.642    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X126Y46        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.698 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.441     2.139    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X17Y12       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X17Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.845 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.845    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.954 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.569     3.522    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X124Y53        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.632 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.690     4.322    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X116Y56        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.421 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.324     4.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X117Y56        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.797 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.137     4.934    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_0
    SLICE_X117Y57        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.985 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=22, routed)          0.707     5.692    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[60]
    SLICE_X114Y75        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     5.840 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.181     6.021    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1_n_0
    SLICE_X114Y75        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.143 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0/O
                         net (fo=0)                   0.000     6.143    work_x_d1[60]
                                                                      r  work_x_d1[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d0[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 1.829ns (29.912%)  route 4.286ns (70.088%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X125Y48        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.192     0.299    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X124Y47        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.448 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.163     0.612    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X126Y48        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.142     0.754 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.274     1.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X125Y46        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.094 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.173     1.267    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X126Y46        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.390 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.252     1.642    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X126Y46        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.698 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.441     2.139    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X17Y12       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X17Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.845 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.845    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.954 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.569     3.522    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X124Y53        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.632 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.690     4.322    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X116Y56        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.421 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.320     4.742    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X117Y56        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.792 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.359     5.150    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X116Y57        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.201 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=22, routed)          0.852     6.054    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[62]
    SLICE_X112Y88        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     6.143 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d0[62]_INST_0/O
                         net (fo=0)                   0.000     6.143    work_x_d0[62]
                                                                      r  work_x_d0[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d0[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.110ns  (logic 1.852ns (30.313%)  route 4.258ns (69.687%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X146Y85        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y85        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.312     0.420    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X146Y81        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.568 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.183     0.751    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X146Y81        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.163     0.914 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.217     1.131    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X146Y77        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.266 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.147     1.413    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X146Y76        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     1.561 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.276     1.837    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X146Y76        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.893 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.382     2.275    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X20Y24       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.440 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.440    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X20Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.981 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.981    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X20Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.090 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.503     3.592    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X143Y78        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.725 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.214     3.939    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/add14_reg_1442_reg[54]
    SLICE_X142Y81        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.037 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.096     4.133    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X142Y79        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.172 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[54]_INST_0/O
                         net (fo=23, routed)          1.929     6.101    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[54]
    SLICE_X111Y63        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.140 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U67/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[54]_INST_0/O
                         net (fo=0)                   0.000     6.140    work_y_d0[54]
                                                                      r  work_y_d0[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d0[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 1.866ns (30.888%)  route 4.175ns (69.112%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X125Y48        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.192     0.299    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X124Y47        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.448 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.163     0.612    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X126Y48        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.142     0.754 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.274     1.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X125Y46        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.094 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.173     1.267    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X126Y46        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.390 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.252     1.642    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X126Y46        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.698 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.441     2.139    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X17Y12       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.304 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.304    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X17Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.845 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.845    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.954 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.569     3.522    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X124Y53        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     3.632 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.690     4.322    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X116Y56        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.421 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.324     4.746    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X117Y56        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.797 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.137     4.934    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_0
    SLICE_X117Y57        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.985 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U66/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=22, routed)          0.959     5.944    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[60]
    SLICE_X109Y76        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     6.069 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d0[60]_INST_0/O
                         net (fo=0)                   0.000     6.069    work_x_d0[60]
                                                                      r  work_x_d0[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 0.179ns (2.999%)  route 5.789ns (97.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X129Y104       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y104       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[79]/Q
                         net (fo=150, routed)         5.789     5.897    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[63][3]
    SLICE_X152Y35        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.998 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d0[0]_INST_0/O
                         net (fo=0)                   0.000     5.998    work_x_d0[0]
                                                                      r  work_x_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d0[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.911ns  (logic 1.793ns (30.335%)  route 4.118ns (69.665%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X137Y27        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y27        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.247     0.355    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X138Y31        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     0.477 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.107     0.584    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X138Y30        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     0.745 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.299     1.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X138Y39        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.095 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.098     1.193    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X138Y39        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     1.290 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.492    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X138Y39        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.561 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.321     1.882    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X18Y13       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.047 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.047    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X18Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.588 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.588    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.697 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.560     3.257    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X130Y32        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.367 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.113     3.480    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/c0_x_10_reg_1459_reg[54]
    SLICE_X130Y31        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.515 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.196     3.711    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X129Y32        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     3.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.092     3.840    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X129Y32        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.906 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O
                         net (fo=20, routed)          1.883     5.789    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[56]
    SLICE_X109Y62        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.941 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d0[56]_INST_0/O
                         net (fo=0)                   0.000     5.941    work_x_d0[56]
                                                                      r  work_x_d0[56] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.080ns  (logic 0.053ns (66.503%)  route 0.027ns (33.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y111       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y111       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][0]
    SLICE_X127Y111       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[0]_INST_0/O
                         net (fo=0)                   0.000     0.093    work_y_address0[0]
                                                                      r  work_y_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.081ns  (logic 0.054ns (66.918%)  route 0.027ns (33.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y111       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y111       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][0]
    SLICE_X127Y111       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.094 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_x_address0[0]_INST_0/O
                         net (fo=0)                   0.000     0.094    work_x_address0[0]
                                                                      r  work_x_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.854%)  route 0.025ns (29.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y107       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y107       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[5]/Q
                         net (fo=3, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][5]
    SLICE_X127Y107       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[5]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address0[5]
                                                                      r  work_y_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.088ns  (logic 0.061ns (69.558%)  route 0.027ns (30.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y110       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y110       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][1]
    SLICE_X127Y110       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     0.101 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.101    work_y_address0[1]
                                                                      r  work_y_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.088ns  (logic 0.054ns (61.574%)  route 0.034ns (38.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X128Y111       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y111       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[3]/Q
                         net (fo=3, routed)           0.034     0.086    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][3]
    SLICE_X128Y111       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     0.101 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.101    work_y_address0[3]
                                                                      r  work_y_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.089ns  (logic 0.062ns (69.902%)  route 0.027ns (30.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y110       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y110       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][1]
    SLICE_X127Y110       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.102 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_x_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.102    work_x_address0[1]
                                                                      r  work_x_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_1704_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.091ns  (logic 0.062ns (68.485%)  route 0.029ns (31.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X169Y50        FDRE                                         r  bd_0_i/hls_inst/inst/reg_1704_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y50        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_1704_reg[24]/Q
                         net (fo=6, routed)           0.029     0.081    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[63]_0[24]
    SLICE_X169Y50        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.104 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U68/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[24]_INST_0/O
                         net (fo=0)                   0.000     0.104    work_x_d1[24]
                                                                      r  work_x_d1[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.053ns (53.162%)  route 0.047ns (46.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y110       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y110       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/Q
                         net (fo=3, routed)           0.047     0.099    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][1]
    SLICE_X127Y110       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     0.113 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.113    work_x_address1[1]
                                                                      r  work_x_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.053ns (53.162%)  route 0.047ns (46.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y110       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y110       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[1]/Q
                         net (fo=3, routed)           0.047     0.099    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][1]
    SLICE_X127Y110       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     0.113 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.113    work_y_address1[1]
                                                                      r  work_y_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.074ns (72.057%)  route 0.029ns (27.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X127Y111       FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y111       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_5132_reg[0]/Q
                         net (fo=3, routed)           0.029     0.081    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address0[7][0]
    SLICE_X127Y111       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     0.116 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/flow_control_loop_pipe_sequential_init_U/work_y_address1[0]_INST_0/O
                         net (fo=0)                   0.000     0.116    work_x_address1[0]
                                                                      r  work_x_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          7789 Endpoints
Min Delay          7789 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 4.100ns (72.562%)  route 1.550ns (27.438%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.513 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.539    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1_n_0
    SLICE_X128Y91        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.625 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.650    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[15]
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[62]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.647ns  (logic 4.096ns (72.529%)  route 1.551ns (27.471%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.513 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.539    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1_n_0
    SLICE_X128Y91        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.621 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.647    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[14]
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[61]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.640ns  (logic 4.115ns (72.956%)  route 1.525ns (27.044%))
  Logic Levels:           20  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.614 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.640    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[10]
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[57]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.640ns  (logic 4.090ns (72.513%)  route 1.550ns (27.487%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.513 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.539    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1_n_0
    SLICE_X128Y91        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.615 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.640    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[12]
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[59]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.639ns  (logic 4.115ns (72.969%)  route 1.524ns (27.031%))
  Logic Levels:           20  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.614 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.639    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[8]
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[55]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.632ns  (logic 4.081ns (72.456%)  route 1.551ns (27.544%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.513 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.539    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1_n_0
    SLICE_X128Y91        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.606 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.026     5.632    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[13]
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[60]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 4.102ns (72.894%)  route 1.525ns (27.106%))
  Logic Levels:           20  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     5.601 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.627    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[9]
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[56]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 4.070ns (72.415%)  route 1.550ns (27.585%))
  Logic Levels:           21  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.513 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.539    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1_n_0
    SLICE_X128Y91        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.595 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.025     5.620    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[11]
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y91        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[58]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 4.085ns (72.825%)  route 1.524ns (27.175%))
  Logic Levels:           20  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.584 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.609    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[7]
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[54]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 4.081ns (72.792%)  route 1.525ns (27.208%))
  Logic Levels:           20  (CARRY8=5 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X17Y13       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X17Y13       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X17Y13       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_MULTIPLIER.V<43>
    DSP48E2_X17Y13       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_M_DATA.V_DATA<43>
    DSP48E2_X17Y13       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__11/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/PCIN[47]
    DSP48E2_X17Y14       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.127 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__12/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/PCIN[47]
    DSP48E2_X17Y15       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y15       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__13/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.847    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/PCIN[47]
    DSP48E2_X17Y16       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     3.393 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y16       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.502 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14/DSP_OUTPUT_INST/P[47]
                         net (fo=5, routed)           0.668     4.170    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/tmp_product__14_n_58
    SLICE_X130Y86        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.335 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31/O
                         net (fo=1, routed)           0.172     4.507    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_31_n_0
    SLICE_X130Y86        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.596 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22/O
                         net (fo=2, routed)           0.219     4.815    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_22_n_0
    SLICE_X127Y86        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.905 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7/O
                         net (fo=2, routed)           0.199     5.104    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_7_n_0
    SLICE_X128Y86        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.141 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15/O
                         net (fo=1, routed)           0.021     5.162    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844[25]_i_15_n_0
    SLICE_X128Y86        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.323 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.349    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X128Y87        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.364 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.390    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X128Y88        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.405 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.431    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X128Y89        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.446 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.052     5.498    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X128Y90        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.580 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.606    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/p_0_in__0[6]
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/ap_clk
    SLICE_X128Y90        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_5138/result_reg_1844_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 work_x_q0[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[10] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[10]
    SLICE_X165Y22        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X165Y22        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[10]/C

Slack:                    inf
  Source:                 work_x_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[12] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[12]
    SLICE_X158Y39        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X158Y39        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[12]/C

Slack:                    inf
  Source:                 work_x_q0[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[17] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[17]
    SLICE_X176Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X176Y31        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[17]/C

Slack:                    inf
  Source:                 work_x_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[1] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[1]
    SLICE_X143Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X143Y29        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[1]/C

Slack:                    inf
  Source:                 work_x_q0[37]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[37] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[37]
    SLICE_X158Y59        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X158Y59        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[37]/C

Slack:                    inf
  Source:                 work_x_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[3] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[3]
    SLICE_X142Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X142Y25        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[3]/C

Slack:                    inf
  Source:                 work_x_q0[46]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[46] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[46]
    SLICE_X127Y65        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X127Y65        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[46]/C

Slack:                    inf
  Source:                 work_x_q0[49]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[49] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[49]
    SLICE_X112Y49        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X112Y49        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[49]/C

Slack:                    inf
  Source:                 work_x_q0[57]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[57] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[57]
    SLICE_X109Y68        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X109Y68        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[57]/C

Slack:                    inf
  Source:                 work_x_q0[59]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[59] (IN)
                         net (fo=3, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/work_x_q0[59]
    SLICE_X109Y81        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16586, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/ap_clk
    SLICE_X109Y81        FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550/bitcast_ln138_reg_1568_reg[59]/C





