Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon May 11 01:02:39 2020
| Host         : lemon-XPS-15-9570 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file basic_control_sets_placed.rpt
| Design       : basic
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            8 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |              28 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             126 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                              Enable Signal                              |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | input_vector[11]_i_1_n_0                                                |                                                               |                1 |              4 |
|  clk_IBUF_BUFG | input_vector[15]_i_1_n_0                                                |                                                               |                1 |              4 |
|  clk_IBUF_BUFG | input_vector[7]_i_1_n_0                                                 |                                                               |                1 |              4 |
|  clk_IBUF_BUFG | input_vector[3]_i_1_n_0                                                 |                                                               |                1 |              4 |
|  clk_IBUF_BUFG | done_counter[5]_i_1_n_0                                                 |                                                               |                1 |              6 |
|  clk_IBUF_BUFG | MM/single_vector_multiplier_generate[0].vector_multiply/a_sig0          |                                                               |                1 |              6 |
|  clk_IBUF_BUFG |                                                                         | reset                                                         |                3 |              7 |
|  clk_IBUF_BUFG |                                                                         |                                                               |                5 |             10 |
|  CD1/CLK       |                                                                         |                                                               |                3 |             13 |
|  clk_IBUF_BUFG |                                                                         | CD1/clear                                                     |                5 |             19 |
|  clk_IBUF_BUFG | i                                                                       | i[2]_i_1_n_0                                                  |                8 |             30 |
|  clk_IBUF_BUFG | MM/single_vector_multiplier_generate[1].vector_multiply/i[0]_i_1__0_n_0 | MM/single_vector_multiplier_generate[1].vector_multiply/clear |                8 |             32 |
|  clk_IBUF_BUFG | MM/single_vector_multiplier_generate[2].vector_multiply/i[0]_i_1__1_n_0 | MM/single_vector_multiplier_generate[1].vector_multiply/clear |                8 |             32 |
|  clk_IBUF_BUFG | MM/single_vector_multiplier_generate[0].vector_multiply/i[0]_i_2_n_0    | MM/single_vector_multiplier_generate[1].vector_multiply/clear |                8 |             32 |
+----------------+-------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


