#! C:/Users/15062/.conda/envs/eda_env\Library/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\system.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\15062\CONDA~1\envs\eda_env\Library\lib\ivl\v2009.vpi";
S_00000000033eb930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000000033eea30 .scope module, "tb_adc_model" "tb_adc_model" 3 3;
 .timescale -11 -12;
P_00000000033eebc0 .param/l "CALIB_CYCLES" 0 3 7, +C4<00000000000000000000000000000001>;
P_00000000033eebf8 .param/l "CALIB_TIME" 0 3 8, +C4<00000000000000000000000001000000>;
P_00000000033eec30 .param/l "CHANNELS" 0 3 5, +C4<00000000000000000000000000100000>;
P_00000000033eec68 .param/l "DATAWIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_00000000033eeca0 .param/l "DESKEW_CAL_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_00000000033eecd8 .param/l "GAIN_CAL_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
v00000000033e6670_0 .net "adc_calib_done", 0 0, v00000000033e6d50_0;  1 drivers
v000000000345c2f0_0 .net "adc_data", 255 0, v00000000033e6990_0;  1 drivers
v000000000345c610_0 .net "adc_ready", 0 0, v00000000033e6fd0_0;  1 drivers
v000000000345c7f0_0 .var "adc_run", 0 0;
v000000000345cd90_0 .var "calib_start", 0 0;
v000000000345bad0_0 .var "clk_25G", 0 0;
v000000000345c890_0 .net "clk_sram", 0 0, v00000000033e6c10_0;  1 drivers
v000000000345b710_0 .net "en_sram", 0 0, v00000000033e62b0_0;  1 drivers
v000000000345ba30_0 .var "rst_n", 0 0;
E_00000000033efa10 .event edge, v00000000033e6d50_0;
E_00000000033efb90 .event edge, v00000000033e6fd0_0;
S_00000000033fe670 .scope module, "u_adc" "adc_model" 3 32, 4 3 0, S_00000000033eea30;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "clk_28G";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "adc_ready";
    .port_info 3 /INPUT 1 "calib_start";
    .port_info 4 /OUTPUT 1 "adc_calib_done";
    .port_info 5 /INPUT 1 "adc_run";
    .port_info 6 /OUTPUT 256 "adc_data";
    .port_info 7 /OUTPUT 1 "clk_sram";
    .port_info 8 /OUTPUT 1 "en_sram";
P_00000000033fe800 .param/l "CALIB_CYCLES" 0 4 6, +C4<00000000000000000000000000000001>;
P_00000000033fe838 .param/l "CALIB_TIME" 0 4 7, +C4<00000000000000000000000001000000>;
P_00000000033fe870 .param/l "CHANNELS" 0 4 4, +C4<00000000000000000000000000100000>;
P_00000000033fe8a8 .param/l "DATAWIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
P_00000000033fe8e0 .param/l "DESKEW_CAL_WIDTH" 0 4 9, +C4<00000000000000000000000000001000>;
P_00000000033fe918 .param/l "GAIN_CAL_WIDTH" 0 4 8, +C4<00000000000000000000000000001000>;
v00000000033e6d50_0 .var "adc_calib_done", 0 0;
v00000000033e6990_0 .var "adc_data", 255 0;
v00000000033e6fd0_0 .var "adc_ready", 0 0;
v00000000033e63f0_0 .net "adc_run", 0 0, v000000000345c7f0_0;  1 drivers
v00000000033e6ad0_0 .var "base_sample", 7 0;
v00000000033e6350_0 .var "calib_counter", 31 0;
v00000000033e6710_0 .net "calib_start", 0 0, v000000000345cd90_0;  1 drivers
v00000000033e6df0_0 .net "clk_28G", 0 0, v000000000345bad0_0;  1 drivers
v00000000033e6a30_0 .var "clk_div_cnt", 4 0;
v00000000033e6c10_0 .var "clk_sram", 0 0;
v00000000033e7070_0 .var "cycle_counter", 9 0;
v00000000033e62b0_0 .var "en_sram", 0 0;
v00000000033e6b70_0 .var/i "i", 31 0;
v00000000033e6490_0 .var "internal_en_run", 0 0;
v00000000033e65d0_0 .var "next_base_sample", 7 0;
v00000000033e67b0_0 .net "rst_n", 0 0, v000000000345ba30_0;  1 drivers
E_00000000033f02d0/0 .event negedge, v00000000033e67b0_0;
E_00000000033f02d0/1 .event posedge, v00000000033e6df0_0;
E_00000000033f02d0 .event/or E_00000000033f02d0/0, E_00000000033f02d0/1;
E_00000000033ef550 .event edge, v00000000033e63f0_0;
E_00000000033eff10 .event posedge, v00000000033e6df0_0;
E_00000000033efc90 .event edge, v00000000033e6710_0;
E_00000000033eff50 .event edge, v00000000033e67b0_0;
    .scope S_00000000033fe670;
T_0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000033e6fd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000033e6d50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000033e6490_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000000033e6350_0, 0, 32;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v00000000033e7070_0, 0, 10;
T_0.0 ;
    %load/vec4 v00000000033e67b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_00000000033eff50;
    %jmp T_0.0;
T_0.1 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000033e6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000033e6d50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000033e6350_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000000033e7070_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000033e6490_0, 0, 1;
T_0.2 ;
    %load/vec4 v00000000033e67b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_00000000033eff50;
    %jmp T_0.2;
T_0.3 ;
    %wait E_00000000033eff10;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000033e6fd0_0, 0, 1;
T_0.4 ;
    %load/vec4 v00000000033e6710_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_00000000033efc90;
    %jmp T_0.4;
T_0.5 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000033e6fd0_0, 0, 1;
    %pushi/vec4 64, 0, 32;
T_0.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.7, 5;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000033eff10;
    %jmp T_0.6;
T_0.7 ;
    %pop/vec4 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000033e6fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000033e6d50_0, 0, 1;
T_0.8 ;
    %load/vec4 v00000000033e63f0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.9, 6;
    %wait E_00000000033ef550;
    %jmp T_0.8;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000033e6490_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000033fe670;
T_1 ;
    %wait E_00000000033f02d0;
    %load/vec4 v00000000033e67b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v00000000033e6990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000033e6c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000033e62b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000033e6a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000033e6ad0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000033e6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000033e6a30_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000033e6a30_0, 0;
    %load/vec4 v00000000033e6a30_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000033e6c10_0, 10;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000033e6a30_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000033e6c10_0, 10;
T_1.6 ;
T_1.5 ;
    %load/vec4 v00000000033e6a30_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v00000000033e6ad0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 8;
    %store/vec4 v00000000033e65d0_0, 0, 8;
    %load/vec4 v00000000033e65d0_0;
    %assign/vec4 v00000000033e6ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000033e62b0_0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000033e6b70_0, 0, 32;
T_1.10 ;
    %load/vec4 v00000000033e6b70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v00000000033e65d0_0;
    %pad/u 32;
    %load/vec4 v00000000033e6b70_0;
    %add;
    %pad/u 8;
    %ix/load 5, 15, 0;
    %load/vec4 v00000000033e6b70_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v00000000033e6990_0, 4, 5;
    %load/vec4 v00000000033e6b70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000033e6b70_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000033e62b0_0, 5;
T_1.9 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000033eea30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000345bad0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000033eea30;
T_3 ;
    %delay 20, 0;
    %load/vec4 v000000000345bad0_0;
    %inv;
    %store/vec4 v000000000345bad0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000033eea30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000345ba30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000345cd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000345c7f0_0, 0, 1;
    %vpi_call/w 3 55 "$dumpfile", "./build/tb_adc_model.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000033eea30 {0 0 0};
    %vpi_call/w 3 58 "$display", "=======Simulation(Clock = 25GHz)=======" {0 0 0};
    %vpi_call/w 3 59 "$display", "[%t] Starting Simulation...", $time {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 3 62 "$display", "[%t] Asserting reset...", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000345ba30_0, 0, 1;
    %delay 2000, 0;
    %vpi_call/w 3 65 "$display", "[%t] Releasing reset...", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000345ba30_0, 0, 1;
T_4.0 ;
    %load/vec4 v000000000345c610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_00000000033efb90;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 3 68 "$display", "[%t] ADC is ready.", $time {0 0 0};
    %wait E_00000000033eff10;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000345cd90_0, 0, 1;
T_4.2 ;
    %load/vec4 v000000000345c610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_00000000033efb90;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 3 72 "$display", "[%t] ADC is busy.", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000345cd90_0, 0, 1;
T_4.4 ;
    %load/vec4 v00000000033e6670_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.5, 6;
    %wait E_00000000033efa10;
    %jmp T_4.4;
T_4.5 ;
    %vpi_call/w 3 75 "$display", "[%t] ADC calibration is done.", $time {0 0 0};
    %delay 4000, 0;
    %vpi_call/w 3 77 "$display", "[%t] ADC start running...", $time {0 0 0};
    %wait E_00000000033eff10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000345c7f0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 3 81 "$display", "[%t] Stopping Simulation...", $time {0 0 0};
    %vpi_call/w 3 82 "$display", "=============End=============" {0 0 0};
    %vpi_call/w 3 83 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000033eea30;
T_5 ;
    %wait E_00000000033eff10;
    %load/vec4 v000000000345b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 3 88 "$display", "[%t] Data Strobe! Output: %h", $time, v000000000345c2f0_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_adc_model.v";
    "rtl/adc_model.v";
