// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2011a.126 Production Release
//  HLS Date:       Wed Aug  8 00:52:07 PDT 2012
// 
//  Generated by:   ymh15@EEWS104A-004
//  Generated date: Tue May 03 15:29:43 2016
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    sobel_core
// ------------------------------------------------------------------


module sobel_core (
  clk, en, arst_n, vin_rsc_mgc_in_wire_d, vout_rsc_mgc_out_stdreg_d
);
  input clk;
  input en;
  input arst_n;
  input [89:0] vin_rsc_mgc_in_wire_d;
  output [29:0] vout_rsc_mgc_out_stdreg_d;
  reg [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations
  reg [9:0] regs_regs_slc_regs_regs_2_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_1_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_2_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_3_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_4_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_5_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_6_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_7_itm;
  reg [9:0] regs_regs_slc_regs_regs_2_8_itm;
  reg [13:0] ACC1_acc_507_itm_1;
  wire [14:0] nl_ACC1_acc_507_itm_1;
  reg [13:0] ACC1_mul_26_itm_1;
  wire [27:0] nl_ACC1_mul_26_itm_1;
  reg [13:0] ACC1_acc_508_itm_1;
  wire [14:0] nl_ACC1_acc_508_itm_1;
  reg main_stage_0_2;
  reg [89:0] reg_regs_regs_0_sva_cse;
  wire [11:0] FRAME_acc_2_psp_sva;
  wire [13:0] nl_FRAME_acc_2_psp_sva;
  wire [5:0] acc_imod_12_sva;
  wire [7:0] nl_acc_imod_12_sva;
  wire [11:0] ACC1_acc_115_psp_sva;
  wire [12:0] nl_ACC1_acc_115_psp_sva;
  wire [11:0] ACC1_acc_116_psp_sva;
  wire [12:0] nl_ACC1_acc_116_psp_sva;
  wire [11:0] ACC1_acc_117_psp_sva;
  wire [12:0] nl_ACC1_acc_117_psp_sva;
  wire [2:0] ACC1_acc_110_psp_sva;
  wire [3:0] nl_ACC1_acc_110_psp_sva;
  wire [2:0] ACC1_acc_111_psp_2_sva;
  wire [3:0] nl_ACC1_acc_111_psp_2_sva;
  wire [11:0] ACC1_acc_114_psp_sva;
  wire [12:0] nl_ACC1_acc_114_psp_sva;
  wire [11:0] ACC1_acc_119_psp_sva;
  wire [12:0] nl_ACC1_acc_119_psp_sva;
  wire [2:0] ACC1_acc_112_psp_sva;
  wire [3:0] nl_ACC1_acc_112_psp_sva;
  wire [11:0] ACC1_acc_psp_sva;
  wire [12:0] nl_ACC1_acc_psp_sva;
  wire [11:0] ACC1_acc_120_psp_sva;
  wire [12:0] nl_ACC1_acc_120_psp_sva;
  wire [2:0] ACC1_acc_112_psp_2_sva;
  wire [3:0] nl_ACC1_acc_112_psp_2_sva;
  wire [11:0] ACC1_acc_118_psp_sva;
  wire [12:0] nl_ACC1_acc_118_psp_sva;
  wire [2:0] ACC1_acc_111_psp_1_sva;
  wire [3:0] nl_ACC1_acc_111_psp_1_sva;
  wire [2:0] ACC1_acc_110_psp_1_sva;
  wire [3:0] nl_ACC1_acc_110_psp_1_sva;
  wire [11:0] ACC1_acc_113_psp_sva;
  wire [12:0] nl_ACC1_acc_113_psp_sva;
  wire [2:0] ACC1_acc_110_psp_2_sva;
  wire [3:0] nl_ACC1_acc_110_psp_2_sva;
  wire [2:0] ACC1_acc_111_psp_sva;
  wire [3:0] nl_ACC1_acc_111_psp_sva;
  wire [2:0] ACC1_acc_112_psp_1_sva;
  wire [3:0] nl_ACC1_acc_112_psp_1_sva;
  wire [2:0] ACC1_acc_524_cse;
  wire [3:0] nl_ACC1_acc_524_cse;
  wire [13:0] ACC1_acc_174_itm;
  wire [15:0] nl_ACC1_acc_174_itm;
  wire [4:0] ACC1_acc_305_itm;
  wire [5:0] nl_ACC1_acc_305_itm;
  wire [4:0] ACC1_acc_272_itm;
  wire [5:0] nl_ACC1_acc_272_itm;
  wire [3:0] ACC1_acc_307_itm;
  wire [4:0] nl_ACC1_acc_307_itm;
  wire [3:0] ACC1_acc_274_itm;
  wire [4:0] nl_ACC1_acc_274_itm;
  wire [4:0] ACC1_acc_234_itm;
  wire [5:0] nl_ACC1_acc_234_itm;
  wire [4:0] ACC1_acc_223_itm;
  wire [5:0] nl_ACC1_acc_223_itm;
  wire [3:0] ACC1_acc_236_itm;
  wire [4:0] nl_ACC1_acc_236_itm;
  wire [3:0] ACC1_acc_225_itm;
  wire [4:0] nl_ACC1_acc_225_itm;
  wire [4:0] ACC1_acc_245_itm;
  wire [5:0] nl_ACC1_acc_245_itm;
  wire [3:0] ACC1_acc_247_itm;
  wire [4:0] nl_ACC1_acc_247_itm;
  wire [2:0] ACC1_acc_248_itm;
  wire [3:0] nl_ACC1_acc_248_itm;
  wire [2:0] ACC1_acc_226_itm;
  wire [3:0] nl_ACC1_acc_226_itm;
  wire [2:0] ACC1_acc_266_itm;
  wire [3:0] nl_ACC1_acc_266_itm;
  wire [2:0] ACC1_acc_286_itm;
  wire [3:0] nl_ACC1_acc_286_itm;
  wire [2:0] ACC1_acc_237_itm;
  wire [3:0] nl_ACC1_acc_237_itm;
  wire [2:0] ACC1_acc_275_itm;
  wire [3:0] nl_ACC1_acc_275_itm;
  wire [2:0] ACC1_acc_308_itm;
  wire [3:0] nl_ACC1_acc_308_itm;
  wire [3:0] ACC1_acc_265_itm;
  wire [4:0] nl_ACC1_acc_265_itm;
  wire [4:0] ACC1_acc_263_itm;
  wire [5:0] nl_ACC1_acc_263_itm;
  wire [2:0] ACC1_acc_297_itm;
  wire [3:0] nl_ACC1_acc_297_itm;
  wire [3:0] ACC1_acc_296_itm;
  wire [4:0] nl_ACC1_acc_296_itm;
  wire [4:0] ACC1_acc_294_itm;
  wire [5:0] nl_ACC1_acc_294_itm;
  wire [2:0] ACC1_acc_257_itm;
  wire [3:0] nl_ACC1_acc_257_itm;
  wire [3:0] ACC1_acc_256_itm;
  wire [4:0] nl_ACC1_acc_256_itm;
  wire [4:0] ACC1_acc_254_itm;
  wire [5:0] nl_ACC1_acc_254_itm;
  wire [3:0] ACC1_acc_285_itm;
  wire [4:0] nl_ACC1_acc_285_itm;
  wire [4:0] ACC1_acc_283_itm;
  wire [5:0] nl_ACC1_acc_283_itm;


  // Interconnect Declarations for Component Instantiations 
  assign nl_FRAME_acc_2_psp_sva = (conv_u2s_11_13(conv_u2s_22_12(conv_u2u_2_11(signext_2_1(ACC1_acc_174_itm[13]))
      * 11'b111000111)) + conv_s2s_10_12(conv_u2s_9_11(conv_u2s_18_10(conv_u2u_3_9(ACC1_acc_174_itm[12:10])
      * 9'b111001)) + conv_s2s_8_10(conv_u2s_6_8(ACC1_acc_174_itm[9:4]) + conv_s2s_5_8((conv_u2u_4_5(conv_u2u_3_4({(~
      (acc_imod_12_sva[5])) , 1'b1 , (~ (readslicef_5_1_4((({1'b1 , (acc_imod_12_sva[2:0])
      , 1'b1}) + conv_u2s_4_5({(~ (acc_imod_12_sva[5:3])) , (~ (acc_imod_12_sva[5]))})))))})
      + conv_u2u_2_4(acc_imod_12_sva[4:3])) + conv_u2u_3_5(~ (ACC1_acc_174_itm[9:7])))
      + ({4'b1001 , (acc_imod_12_sva[5])}))))) + conv_u2u_11_12(signext_11_9({(ACC1_acc_174_itm[13])
      , 3'b0 , (signext_3_1(ACC1_acc_174_itm[13])) , 1'b0 , (ACC1_acc_174_itm[13])}));
  assign FRAME_acc_2_psp_sva = nl_FRAME_acc_2_psp_sva[11:0];
  assign nl_ACC1_acc_174_itm = (ACC1_acc_507_itm_1 + ACC1_mul_26_itm_1) + ACC1_acc_508_itm_1;
  assign ACC1_acc_174_itm = nl_ACC1_acc_174_itm[13:0];
  assign nl_acc_imod_12_sva = (conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(ACC1_acc_174_itm[9:7])
      + conv_u2u_3_4(~ (ACC1_acc_174_itm[12:10]))) + conv_u2u_4_5(conv_u2u_3_4({(~
      (ACC1_acc_174_itm[13])) , 1'b1 , (~ (ACC1_acc_174_itm[13]))}) + conv_u2u_2_4(signext_2_1(ACC1_acc_174_itm[13]))))
      + conv_u2u_4_6(conv_u2u_3_4(ACC1_acc_174_itm[3:1]) + conv_u2u_3_4(~ (ACC1_acc_174_itm[6:4]))))
      + 6'b101011;
  assign acc_imod_12_sva = nl_acc_imod_12_sva[5:0];
  assign nl_ACC1_acc_115_psp_sva = conv_s2u_11_12(conv_s2s_10_11(reg_regs_regs_0_sva_cse[19:10])
      + conv_s2s_10_11(reg_regs_regs_0_sva_cse[9:0])) + conv_s2u_10_12(reg_regs_regs_0_sva_cse[29:20]);
  assign ACC1_acc_115_psp_sva = nl_ACC1_acc_115_psp_sva[11:0];
  assign nl_ACC1_acc_116_psp_sva = conv_s2u_11_12(conv_s2s_10_11(reg_regs_regs_0_sva_cse[49:40])
      + conv_s2s_10_11(reg_regs_regs_0_sva_cse[39:30])) + conv_s2u_10_12(reg_regs_regs_0_sva_cse[59:50]);
  assign ACC1_acc_116_psp_sva = nl_ACC1_acc_116_psp_sva[11:0];
  assign nl_ACC1_acc_117_psp_sva = conv_s2u_11_12(conv_s2s_10_11(reg_regs_regs_0_sva_cse[79:70])
      + conv_s2s_10_11(reg_regs_regs_0_sva_cse[69:60])) + conv_s2u_10_12(reg_regs_regs_0_sva_cse[89:80]);
  assign ACC1_acc_117_psp_sva = nl_ACC1_acc_117_psp_sva[11:0];
  assign nl_ACC1_acc_305_itm = ({(readslicef_5_4_1((conv_u2u_4_5({(readslicef_4_3_1((conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_120_psp_sva[3])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_120_psp_sva[4])
      , (~ (ACC1_acc_120_psp_sva[7]))})))) , 1'b1}) + conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_120_psp_sva[5])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_120_psp_sva[6])
      , 1'b1})))) , (~ (ACC1_acc_120_psp_sva[9]))})))) , 1'b1}) + conv_u2u_3_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_120_psp_sva[1])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_120_psp_sva[2])
      , (ACC1_acc_120_psp_sva[8])})))) , (ACC1_acc_120_psp_sva[10])})))) , 1'b1})
      + ({3'b101 , (ACC1_acc_120_psp_sva[0]) , (ACC1_acc_120_psp_sva[11])});
  assign ACC1_acc_305_itm = nl_ACC1_acc_305_itm[4:0];
  assign nl_ACC1_acc_272_itm = conv_s2s_4_5({(readslicef_4_3_1((({2'b10 , (~ (ACC1_acc_117_psp_sva[0]))
      , 1'b1}) + conv_u2s_3_4({(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_117_psp_sva[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_117_psp_sva[2])) , (~ (ACC1_acc_117_psp_sva[6]))}))))
      , (~ (ACC1_acc_117_psp_sva[8]))})))) , 1'b1}) + ({(readslicef_5_4_1((conv_u2s_3_5({(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_117_psp_sva[3])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_117_psp_sva[4])) , (ACC1_acc_117_psp_sva[5])}))))
      , 1'b1}) + conv_s2s_3_5({(~ (ACC1_acc_117_psp_sva[11:10])) , (ACC1_acc_117_psp_sva[7])}))))
      , (ACC1_acc_117_psp_sva[9])});
  assign ACC1_acc_272_itm = nl_ACC1_acc_272_itm[4:0];
  assign nl_ACC1_acc_307_itm = conv_s2s_3_4({(~ (ACC1_acc_112_psp_sva[2:1])) , 1'b1})
      + conv_u2s_2_4({(ACC1_acc_112_psp_sva[0]) , 1'b1});
  assign ACC1_acc_307_itm = nl_ACC1_acc_307_itm[3:0];
  assign nl_ACC1_acc_274_itm = conv_s2s_3_4({(~ (ACC1_acc_112_psp_2_sva[2:1])) ,
      1'b1}) + conv_u2s_2_4({(ACC1_acc_112_psp_2_sva[0]) , 1'b1});
  assign ACC1_acc_274_itm = nl_ACC1_acc_274_itm[3:0];
  assign nl_ACC1_acc_234_itm = ({(readslicef_5_4_1((conv_u2u_4_5({(readslicef_4_3_1((conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_113_psp_sva[3])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_113_psp_sva[4])
      , (~ (ACC1_acc_113_psp_sva[7]))})))) , 1'b1}) + conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_113_psp_sva[5])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_113_psp_sva[6])
      , 1'b1})))) , (~ (ACC1_acc_113_psp_sva[9]))})))) , 1'b1}) + conv_u2u_3_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_113_psp_sva[1])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_113_psp_sva[2])
      , (ACC1_acc_113_psp_sva[8])})))) , (ACC1_acc_113_psp_sva[10])})))) , 1'b1})
      + ({3'b101 , (ACC1_acc_113_psp_sva[0]) , (ACC1_acc_113_psp_sva[11])});
  assign ACC1_acc_234_itm = nl_ACC1_acc_234_itm[4:0];
  assign nl_ACC1_acc_223_itm = ({(readslicef_5_4_1((conv_u2u_4_5({(readslicef_4_3_1((conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_psp_sva[3])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_psp_sva[4]) , (~
      (ACC1_acc_psp_sva[7]))})))) , 1'b1}) + conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_psp_sva[5])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_psp_sva[6]) , 1'b1}))))
      , (~ (ACC1_acc_psp_sva[9]))})))) , 1'b1}) + conv_u2u_3_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_psp_sva[1])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_psp_sva[2]) , (ACC1_acc_psp_sva[8])}))))
      , (ACC1_acc_psp_sva[10])})))) , 1'b1}) + ({3'b101 , (ACC1_acc_psp_sva[0]) ,
      (ACC1_acc_psp_sva[11])});
  assign ACC1_acc_223_itm = nl_ACC1_acc_223_itm[4:0];
  assign nl_ACC1_acc_236_itm = conv_s2s_3_4({(~ (ACC1_acc_111_psp_1_sva[2:1])) ,
      1'b1}) + conv_u2s_2_4({(ACC1_acc_111_psp_1_sva[0]) , 1'b1});
  assign ACC1_acc_236_itm = nl_ACC1_acc_236_itm[3:0];
  assign nl_ACC1_acc_225_itm = conv_s2s_3_4({(~ (ACC1_acc_110_psp_1_sva[2:1])) ,
      1'b1}) + conv_u2s_2_4({(ACC1_acc_110_psp_1_sva[0]) , 1'b1});
  assign ACC1_acc_225_itm = nl_ACC1_acc_225_itm[3:0];
  assign nl_ACC1_acc_245_itm = ({(readslicef_5_4_1((conv_u2u_4_5({(readslicef_4_3_1((conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_114_psp_sva[3])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_114_psp_sva[4])
      , (~ (ACC1_acc_114_psp_sva[7]))})))) , 1'b1}) + conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_114_psp_sva[5])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_114_psp_sva[6])
      , 1'b1})))) , (~ (ACC1_acc_114_psp_sva[9]))})))) , 1'b1}) + conv_u2u_3_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_114_psp_sva[1])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_114_psp_sva[2])
      , (ACC1_acc_114_psp_sva[8])})))) , (ACC1_acc_114_psp_sva[10])})))) , 1'b1})
      + ({3'b101 , (ACC1_acc_114_psp_sva[0]) , (ACC1_acc_114_psp_sva[11])});
  assign ACC1_acc_245_itm = nl_ACC1_acc_245_itm[4:0];
  assign nl_ACC1_acc_247_itm = conv_s2s_3_4({(~ (ACC1_acc_112_psp_1_sva[2:1])) ,
      1'b1}) + conv_u2s_2_4({(ACC1_acc_112_psp_1_sva[0]) , 1'b1});
  assign ACC1_acc_247_itm = nl_ACC1_acc_247_itm[3:0];
  assign nl_ACC1_acc_110_psp_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_283_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_283_itm[2])) , (ACC1_acc_283_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_283_itm[4]));
  assign ACC1_acc_110_psp_sva = nl_ACC1_acc_110_psp_sva[2:0];
  assign nl_ACC1_acc_111_psp_2_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_263_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_263_itm[2])) , (ACC1_acc_263_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_263_itm[4]));
  assign ACC1_acc_111_psp_2_sva = nl_ACC1_acc_111_psp_2_sva[2:0];
  assign nl_ACC1_acc_114_psp_sva = conv_s2s_11_12(conv_s2s_10_11(~ (vin_rsc_mgc_in_wire_d[69:60]))
      + conv_s2s_10_11(~ (vin_rsc_mgc_in_wire_d[79:70]))) + conv_s2s_11_12(conv_s2s_10_11(~
      (vin_rsc_mgc_in_wire_d[89:80])) + 11'b11);
  assign ACC1_acc_114_psp_sva = nl_ACC1_acc_114_psp_sva[11:0];
  assign nl_ACC1_acc_248_itm = ({1'b1 , (ACC1_acc_247_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_247_itm[2])) , (~ (ACC1_acc_247_itm[3]))});
  assign ACC1_acc_248_itm = nl_ACC1_acc_248_itm[2:0];
  assign nl_ACC1_acc_119_psp_sva = conv_s2s_11_12(conv_s2s_10_11(~ regs_regs_slc_regs_regs_2_3_itm)
      + conv_s2s_10_11(~ regs_regs_slc_regs_regs_2_4_itm)) + conv_s2s_11_12(conv_s2s_10_11(~
      regs_regs_slc_regs_regs_2_5_itm) + 11'b11);
  assign ACC1_acc_119_psp_sva = nl_ACC1_acc_119_psp_sva[11:0];
  assign nl_ACC1_acc_112_psp_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_305_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_305_itm[2])) , (ACC1_acc_305_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_305_itm[4]));
  assign ACC1_acc_112_psp_sva = nl_ACC1_acc_112_psp_sva[2:0];
  assign nl_ACC1_acc_226_itm = ({1'b1 , (ACC1_acc_225_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_225_itm[2])) , (~ (ACC1_acc_225_itm[3]))});
  assign ACC1_acc_226_itm = nl_ACC1_acc_226_itm[2:0];
  assign nl_ACC1_acc_psp_sva = conv_s2s_11_12(conv_s2s_10_11(~ (vin_rsc_mgc_in_wire_d[9:0]))
      + conv_s2s_10_11(~ (vin_rsc_mgc_in_wire_d[19:10]))) + conv_s2s_11_12(conv_s2s_10_11(~
      (vin_rsc_mgc_in_wire_d[29:20])) + 11'b11);
  assign ACC1_acc_psp_sva = nl_ACC1_acc_psp_sva[11:0];
  assign nl_ACC1_acc_120_psp_sva = conv_s2s_11_12(conv_s2s_10_11(~ regs_regs_slc_regs_regs_2_6_itm)
      + conv_s2s_10_11(~ regs_regs_slc_regs_regs_2_7_itm)) + conv_s2s_11_12(conv_s2s_10_11(~
      regs_regs_slc_regs_regs_2_8_itm) + 11'b11);
  assign ACC1_acc_120_psp_sva = nl_ACC1_acc_120_psp_sva[11:0];
  assign nl_ACC1_acc_112_psp_2_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_272_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_272_itm[2])) , (ACC1_acc_272_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_272_itm[4]));
  assign ACC1_acc_112_psp_2_sva = nl_ACC1_acc_112_psp_2_sva[2:0];
  assign nl_ACC1_acc_118_psp_sva = conv_s2s_11_12(conv_s2s_10_11(~ regs_regs_slc_regs_regs_2_itm)
      + conv_s2s_10_11(~ regs_regs_slc_regs_regs_2_1_itm)) + conv_s2s_11_12(conv_s2s_10_11(~
      regs_regs_slc_regs_regs_2_2_itm) + 11'b11);
  assign ACC1_acc_118_psp_sva = nl_ACC1_acc_118_psp_sva[11:0];
  assign nl_ACC1_acc_111_psp_1_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_234_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_234_itm[2])) , (ACC1_acc_234_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_234_itm[4]));
  assign ACC1_acc_111_psp_1_sva = nl_ACC1_acc_111_psp_1_sva[2:0];
  assign nl_ACC1_acc_266_itm = ({1'b1 , (ACC1_acc_265_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_265_itm[2])) , (~ (ACC1_acc_265_itm[3]))});
  assign ACC1_acc_266_itm = nl_ACC1_acc_266_itm[2:0];
  assign nl_ACC1_acc_110_psp_1_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_223_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_223_itm[2])) , (ACC1_acc_223_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_223_itm[4]));
  assign ACC1_acc_110_psp_1_sva = nl_ACC1_acc_110_psp_1_sva[2:0];
  assign nl_ACC1_acc_286_itm = ({1'b1 , (ACC1_acc_285_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_285_itm[2])) , (~ (ACC1_acc_285_itm[3]))});
  assign ACC1_acc_286_itm = nl_ACC1_acc_286_itm[2:0];
  assign nl_ACC1_acc_113_psp_sva = conv_s2s_11_12(conv_s2s_10_11(~ (vin_rsc_mgc_in_wire_d[39:30]))
      + conv_s2s_10_11(~ (vin_rsc_mgc_in_wire_d[49:40]))) + conv_s2s_11_12(conv_s2s_10_11(~
      (vin_rsc_mgc_in_wire_d[59:50])) + 11'b11);
  assign ACC1_acc_113_psp_sva = nl_ACC1_acc_113_psp_sva[11:0];
  assign nl_ACC1_acc_110_psp_2_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_254_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_254_itm[2])) , (ACC1_acc_254_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_254_itm[4]));
  assign ACC1_acc_110_psp_2_sva = nl_ACC1_acc_110_psp_2_sva[2:0];
  assign nl_ACC1_acc_111_psp_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_294_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_294_itm[2])) , (ACC1_acc_294_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_294_itm[4]));
  assign ACC1_acc_111_psp_sva = nl_ACC1_acc_111_psp_sva[2:0];
  assign nl_ACC1_acc_112_psp_1_sva = conv_u2s_2_3(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_245_itm[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_245_itm[2])) , (ACC1_acc_245_itm[3])}))))
      + conv_s2s_1_3(~ (ACC1_acc_245_itm[4]));
  assign ACC1_acc_112_psp_1_sva = nl_ACC1_acc_112_psp_1_sva[2:0];
  assign nl_ACC1_acc_237_itm = ({1'b1 , (ACC1_acc_236_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_236_itm[2])) , (~ (ACC1_acc_236_itm[3]))});
  assign ACC1_acc_237_itm = nl_ACC1_acc_237_itm[2:0];
  assign nl_ACC1_acc_275_itm = ({1'b1 , (ACC1_acc_274_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_274_itm[2])) , (~ (ACC1_acc_274_itm[3]))});
  assign ACC1_acc_275_itm = nl_ACC1_acc_275_itm[2:0];
  assign nl_ACC1_acc_308_itm = ({1'b1 , (ACC1_acc_307_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_307_itm[2])) , (~ (ACC1_acc_307_itm[3]))});
  assign ACC1_acc_308_itm = nl_ACC1_acc_308_itm[2:0];
  assign nl_ACC1_acc_265_itm = conv_s2s_3_4({(~ (ACC1_acc_111_psp_2_sva[2:1])) ,
      1'b1}) + conv_u2s_2_4({(ACC1_acc_111_psp_2_sva[0]) , 1'b1});
  assign ACC1_acc_265_itm = nl_ACC1_acc_265_itm[3:0];
  assign nl_ACC1_acc_263_itm = conv_s2s_4_5({(readslicef_4_3_1((({2'b10 , (~ (ACC1_acc_116_psp_sva[0]))
      , 1'b1}) + conv_u2s_3_4({(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_116_psp_sva[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_116_psp_sva[2])) , (~ (ACC1_acc_116_psp_sva[6]))}))))
      , (~ (ACC1_acc_116_psp_sva[8]))})))) , 1'b1}) + ({(readslicef_5_4_1((conv_u2s_3_5({(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_116_psp_sva[3])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_116_psp_sva[4])) , (ACC1_acc_116_psp_sva[5])}))))
      , 1'b1}) + conv_s2s_3_5({(~ (ACC1_acc_116_psp_sva[11:10])) , (ACC1_acc_116_psp_sva[7])}))))
      , (ACC1_acc_116_psp_sva[9])});
  assign ACC1_acc_263_itm = nl_ACC1_acc_263_itm[4:0];
  assign nl_ACC1_acc_297_itm = ({1'b1 , (ACC1_acc_296_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_296_itm[2])) , (~ (ACC1_acc_296_itm[3]))});
  assign ACC1_acc_297_itm = nl_ACC1_acc_297_itm[2:0];
  assign nl_ACC1_acc_296_itm = conv_s2s_3_4({(~ (ACC1_acc_111_psp_sva[2:1])) , 1'b1})
      + conv_u2s_2_4({(ACC1_acc_111_psp_sva[0]) , 1'b1});
  assign ACC1_acc_296_itm = nl_ACC1_acc_296_itm[3:0];
  assign nl_ACC1_acc_294_itm = ({(readslicef_5_4_1((conv_u2u_4_5({(readslicef_4_3_1((conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_119_psp_sva[3])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_119_psp_sva[4])
      , (~ (ACC1_acc_119_psp_sva[7]))})))) , 1'b1}) + conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_119_psp_sva[5])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_119_psp_sva[6])
      , 1'b1})))) , (~ (ACC1_acc_119_psp_sva[9]))})))) , 1'b1}) + conv_u2u_3_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_119_psp_sva[1])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_119_psp_sva[2])
      , (ACC1_acc_119_psp_sva[8])})))) , (ACC1_acc_119_psp_sva[10])})))) , 1'b1})
      + ({3'b101 , (ACC1_acc_119_psp_sva[0]) , (ACC1_acc_119_psp_sva[11])});
  assign ACC1_acc_294_itm = nl_ACC1_acc_294_itm[4:0];
  assign nl_ACC1_acc_257_itm = ({1'b1 , (ACC1_acc_256_itm[1]) , 1'b1}) + conv_u2s_2_3({(~
      (ACC1_acc_256_itm[2])) , (~ (ACC1_acc_256_itm[3]))});
  assign ACC1_acc_257_itm = nl_ACC1_acc_257_itm[2:0];
  assign nl_ACC1_acc_256_itm = conv_s2s_3_4({(~ (ACC1_acc_110_psp_2_sva[2:1])) ,
      1'b1}) + conv_u2s_2_4({(ACC1_acc_110_psp_2_sva[0]) , 1'b1});
  assign ACC1_acc_256_itm = nl_ACC1_acc_256_itm[3:0];
  assign nl_ACC1_acc_254_itm = conv_s2s_4_5({(readslicef_4_3_1((({2'b10 , (~ (ACC1_acc_115_psp_sva[0]))
      , 1'b1}) + conv_u2s_3_4({(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_115_psp_sva[1])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_115_psp_sva[2])) , (~ (ACC1_acc_115_psp_sva[6]))}))))
      , (~ (ACC1_acc_115_psp_sva[8]))})))) , 1'b1}) + ({(readslicef_5_4_1((conv_u2s_3_5({(readslicef_3_2_1((conv_u2u_2_3({(ACC1_acc_115_psp_sva[3])
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_115_psp_sva[4])) , (ACC1_acc_115_psp_sva[5])}))))
      , 1'b1}) + conv_s2s_3_5({(~ (ACC1_acc_115_psp_sva[11:10])) , (ACC1_acc_115_psp_sva[7])}))))
      , (ACC1_acc_115_psp_sva[9])});
  assign ACC1_acc_254_itm = nl_ACC1_acc_254_itm[4:0];
  assign nl_ACC1_acc_285_itm = conv_s2s_3_4({(~ (ACC1_acc_110_psp_sva[2:1])) , 1'b1})
      + conv_u2s_2_4({(ACC1_acc_110_psp_sva[0]) , 1'b1});
  assign ACC1_acc_285_itm = nl_ACC1_acc_285_itm[3:0];
  assign nl_ACC1_acc_283_itm = ({(readslicef_5_4_1((conv_u2u_4_5({(readslicef_4_3_1((conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_118_psp_sva[3])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_118_psp_sva[4])
      , (~ (ACC1_acc_118_psp_sva[7]))})))) , 1'b1}) + conv_u2u_3_4({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_118_psp_sva[5])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_118_psp_sva[6])
      , 1'b1})))) , (~ (ACC1_acc_118_psp_sva[9]))})))) , 1'b1}) + conv_u2u_3_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_118_psp_sva[1])) , 1'b1}) + conv_u2u_2_3({(ACC1_acc_118_psp_sva[2])
      , (ACC1_acc_118_psp_sva[8])})))) , (ACC1_acc_118_psp_sva[10])})))) , 1'b1})
      + ({3'b101 , (ACC1_acc_118_psp_sva[0]) , (ACC1_acc_118_psp_sva[11])});
  assign ACC1_acc_283_itm = nl_ACC1_acc_283_itm[4:0];
  assign nl_ACC1_acc_524_cse = conv_u2u_2_3(signext_2_1(ACC1_acc_119_psp_sva[11]))
      + conv_u2u_2_3(signext_2_1(ACC1_acc_119_psp_sva[11]));
  assign ACC1_acc_524_cse = nl_ACC1_acc_524_cse[2:0];
  always @(posedge clk or negedge arst_n) begin
    if ( ~ arst_n ) begin
      vout_rsc_mgc_out_stdreg_d <= 30'b0;
      ACC1_acc_507_itm_1 <= 14'b0;
      ACC1_mul_26_itm_1 <= 14'b0;
      ACC1_acc_508_itm_1 <= 14'b0;
      main_stage_0_2 <= 1'b0;
      regs_regs_slc_regs_regs_2_6_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_7_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_8_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_3_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_4_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_5_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_1_itm <= 10'b0;
      regs_regs_slc_regs_regs_2_2_itm <= 10'b0;
      reg_regs_regs_0_sva_cse <= 90'b0;
    end
    else begin
      if ( en ) begin
        vout_rsc_mgc_out_stdreg_d <= MUX_v_30_2_2({vout_rsc_mgc_out_stdreg_d , ({((FRAME_acc_2_psp_sva[9:0])
            | ({8'b0 , (FRAME_acc_2_psp_sva[11:10])})) , (FRAME_acc_2_psp_sva[9:6])
            , ((FRAME_acc_2_psp_sva[5:0]) | ({4'b0 , (FRAME_acc_2_psp_sva[11:10])}))
            , (FRAME_acc_2_psp_sva[9:0])})}, main_stage_0_2);
        ACC1_acc_507_itm_1 <= nl_ACC1_acc_507_itm_1[13:0];
        ACC1_mul_26_itm_1 <= nl_ACC1_mul_26_itm_1[13:0];
        ACC1_acc_508_itm_1 <= nl_ACC1_acc_508_itm_1[13:0];
        main_stage_0_2 <= 1'b1;
        regs_regs_slc_regs_regs_2_6_itm <= reg_regs_regs_0_sva_cse[69:60];
        regs_regs_slc_regs_regs_2_7_itm <= reg_regs_regs_0_sva_cse[79:70];
        regs_regs_slc_regs_regs_2_8_itm <= reg_regs_regs_0_sva_cse[89:80];
        regs_regs_slc_regs_regs_2_3_itm <= reg_regs_regs_0_sva_cse[39:30];
        regs_regs_slc_regs_regs_2_4_itm <= reg_regs_regs_0_sva_cse[49:40];
        regs_regs_slc_regs_regs_2_5_itm <= reg_regs_regs_0_sva_cse[59:50];
        regs_regs_slc_regs_regs_2_itm <= reg_regs_regs_0_sva_cse[9:0];
        regs_regs_slc_regs_regs_2_1_itm <= reg_regs_regs_0_sva_cse[19:10];
        regs_regs_slc_regs_regs_2_2_itm <= reg_regs_regs_0_sva_cse[29:20];
        reg_regs_regs_0_sva_cse <= vin_rsc_mgc_in_wire_d;
      end
    end
  end
  assign nl_ACC1_acc_507_itm_1  = conv_s2s_13_14(conv_s2s_11_13(conv_s2s_9_11((conv_s2s_7_9(conv_s2s_6_7(conv_s2s_5_6(conv_s2s_3_5(conv_s2s_2_3(ACC1_acc_110_psp_2_sva[2:1])
      + conv_s2s_2_3(ACC1_acc_111_psp_sva[2:1])) + conv_u2s_3_5(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[10])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11]) , (~((ACC1_acc_248_itm[2])
      & (~ (ACC1_acc_114_psp_sva[11]))))})))))) + conv_u2s_4_6(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11]) , (ACC1_acc_247_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11]) , (ACC1_acc_245_itm[4])})))))))
      + conv_s2s_6_7(conv_s2s_4_6(readslicef_5_4_1((conv_u2s_3_5(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_s2s_3_5({(ACC1_acc_112_psp_1_sva[2:1]) , (ACC1_acc_117_psp_sva[3])}))))
      + conv_u2s_4_6({(ACC1_acc_120_psp_sva[7]) , (ACC1_acc_119_psp_sva[4]) , (signext_2_1(ACC1_acc_119_psp_sva[11]))})))
      + conv_u2s_7_9({(conv_u2u_1_2(ACC1_acc_118_psp_sva[7]) + conv_u2u_1_2(ACC1_acc_115_psp_sva[6]))
      , (conv_u2u_1_2(ACC1_acc_118_psp_sva[5]) + conv_u2u_1_2(ACC1_acc_118_psp_sva[7]))
      , (conv_u2u_2_3(signext_2_1(ACC1_acc_118_psp_sva[11])) + conv_u2u_2_3(signext_2_1(ACC1_acc_118_psp_sva[7])))}))
      + conv_s2s_8_9(({6'b101110 , (signext_2_1(ACC1_acc_116_psp_sva[6]))}) + conv_u2s_7_8(conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11]) , (ACC1_acc_psp_sva[3])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11]) , (ACC1_acc_psp_sva[1])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[6])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[8]) , ((ACC1_acc_113_psp_sva[11])
      & (~ (ACC1_acc_237_itm[2])) & (ACC1_acc_237_itm[1]))}))))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[10])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11]) , (~((ACC1_acc_237_itm[2])
      & (~ (ACC1_acc_113_psp_sva[11]))))}))))))) + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11]) , (ACC1_acc_236_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11]) , (ACC1_acc_234_itm[4])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11]) , (ACC1_acc_234_itm[3])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11]) , (ACC1_acc_234_itm[2])}))))))))
      + conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[4]) , ((ACC1_acc_117_psp_sva[11])
      & (~ (ACC1_acc_275_itm[2])) & (ACC1_acc_275_itm[1]))}))))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11]) , (~((ACC1_acc_275_itm[2])
      & (~ (ACC1_acc_117_psp_sva[11]))))})))))) + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_117_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11]) , (ACC1_acc_274_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11]) , (ACC1_acc_272_itm[4])})))))))
      + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[7]) , (ACC1_acc_272_itm[3])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[9])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , (ACC1_acc_272_itm[2])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[5])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , ((ACC1_acc_120_psp_sva[11])
      & (~ (ACC1_acc_308_itm[2])) & (ACC1_acc_308_itm[1]))}))))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , (~((ACC1_acc_308_itm[2])
      & (~ (ACC1_acc_120_psp_sva[11]))))}))))))))))) + conv_u2s_9_11(conv_u2u_8_9(conv_u2u_7_8(conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , (ACC1_acc_307_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , (ACC1_acc_305_itm[4])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , (ACC1_acc_305_itm[3])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , (ACC1_acc_305_itm[2])})))))))
      + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11]) , (~((ACC1_acc_266_itm[2])
      & (~ (ACC1_acc_116_psp_sva[11]))))}))))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[7])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[9]) , (ACC1_acc_265_itm[2])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11]) , (ACC1_acc_263_itm[4])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11]) , (ACC1_acc_263_itm[3])}))))))))
      + conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11]) , (ACC1_acc_263_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11]) , ((ACC1_acc_119_psp_sva[11])
      & (~ (ACC1_acc_297_itm[2])) & (ACC1_acc_297_itm[1]))})))))) + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11]) , (~((ACC1_acc_297_itm[2])
      & (~ (ACC1_acc_119_psp_sva[11]))))}))))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[5]) , (ACC1_acc_296_itm[2])})))))))
      + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11]) , (ACC1_acc_294_itm[4])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_113_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11]) , (ACC1_acc_294_itm[3])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[4]) , (ACC1_acc_294_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11]) , ((ACC1_acc_115_psp_sva[11])
      & (~ (ACC1_acc_257_itm[2])) & (ACC1_acc_257_itm[1]))}))))))))) + conv_u2u_7_8(conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_118_psp_sva[11]) , (~((ACC1_acc_257_itm[2])
      & (~ (ACC1_acc_115_psp_sva[11]))))}))))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[10])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11]) , (ACC1_acc_256_itm[2])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11]) , (ACC1_acc_254_itm[4])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11]) , (ACC1_acc_254_itm[3])})))))))
      + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_115_psp_sva[11]) , (ACC1_acc_254_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11]) , (~((ACC1_acc_286_itm[2])
      & (~ (ACC1_acc_118_psp_sva[11]))))})))))) + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[7])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[9]) , (ACC1_acc_285_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11]) , (ACC1_acc_283_itm[4])}))))))))
      + conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11]) , (ACC1_acc_283_itm[3])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11]) , (ACC1_acc_283_itm[2])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11]) , (ACC1_acc_113_psp_sva[4])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11]) , (ACC1_acc_113_psp_sva[3])})))))))
      + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[5]) , (ACC1_acc_113_psp_sva[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_psp_sva[11]) , (ACC1_acc_113_psp_sva[1])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11]) , (ACC1_acc_117_psp_sva[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[7])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[9]) , (ACC1_acc_117_psp_sva[1])}))))))))))
      + conv_u2u_8_9(conv_u2u_7_8(conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11]) , (ACC1_acc_117_psp_sva[0])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11]) , (ACC1_acc_120_psp_sva[4])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11]) , (ACC1_acc_120_psp_sva[3])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11]) , (ACC1_acc_120_psp_sva[2])})))))))
      + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11]) , (ACC1_acc_120_psp_sva[1])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[5]) , (ACC1_acc_116_psp_sva[3])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11]) , (ACC1_acc_116_psp_sva[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_114_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4({(ACC1_acc_118_psp_sva[3]) , (ACC1_acc_118_psp_sva[1])
      , (ACC1_acc_116_psp_sva[1])}))))))) + conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4({(ACC1_acc_115_psp_sva[2])
      , (ACC1_acc_118_psp_sva[2]) , 1'b1}) + conv_u2u_3_4({(ACC1_acc_119_psp_sva[3])
      , (ACC1_acc_118_psp_sva[3]) , (ACC1_acc_116_psp_sva[0])})))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4({(ACC1_acc_116_psp_sva[2])
      , (ACC1_acc_118_psp_sva[4]) , 1'b1}) + conv_u2u_3_4({(ACC1_acc_120_psp_sva[3])
      , (ACC1_acc_115_psp_sva[0]) , (ACC1_acc_119_psp_sva[4])}))))) + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4({(ACC1_acc_117_psp_sva[2])
      , (ACC1_acc_115_psp_sva[1]) , 1'b1}) + conv_u2u_3_4({(ACC1_acc_113_psp_sva[3])
      , (ACC1_acc_115_psp_sva[2]) , (ACC1_acc_119_psp_sva[3])})))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4({(ACC1_acc_psp_sva[3])
      , (ACC1_acc_115_psp_sva[3]) , 1'b1}) + conv_u2u_3_4({(ACC1_acc_114_psp_sva[3])
      , (ACC1_acc_119_psp_sva[1]) , (ACC1_acc_119_psp_sva[2])})))))) + conv_u2u_5_6(conv_u2u_4_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_283_itm[4])) , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_254_itm[4])) ,
      1'b1})))) , (({1'b1 , (~ (ACC1_acc_285_itm[3]))}) + ({1'b1 , (~ (ACC1_acc_256_itm[3]))}))})
      + conv_u2u_4_5({(readslicef_3_2_1((conv_u2u_2_3({(~ (ACC1_acc_294_itm[4]))
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_263_itm[4])) , 1'b1})))) , (({1'b1 ,
      (~ (ACC1_acc_296_itm[3]))}) + ({1'b1 , (~ (ACC1_acc_265_itm[3]))}))})))) +
      conv_u2u_7_8(conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5({(ACC1_acc_117_psp_sva[4])
      , (ACC1_acc_116_psp_sva[3]) , (signext_2_1(ACC1_acc_119_psp_sva[5]))}) + conv_u2u_4_5({(ACC1_acc_117_psp_sva[6])
      , (ACC1_acc_120_psp_sva[4]) , (signext_2_1(ACC1_acc_119_psp_sva[11]))})) +
      conv_u2u_5_6(conv_u2u_4_5({(ACC1_acc_113_psp_sva[5]) , (ACC1_acc_117_psp_sva[3])
      , (signext_2_1(ACC1_acc_119_psp_sva[11]))}) + conv_u2u_4_5({(ACC1_acc_113_psp_sva[7])
      , (ACC1_acc_113_psp_sva[4]) , (signext_2_1(ACC1_acc_119_psp_sva[11]))}))) +
      conv_u2u_6_7(conv_u2u_5_6(conv_u2u_4_5({(ACC1_acc_psp_sva[5:4]) , (signext_2_1(ACC1_acc_116_psp_sva[11]))})
      + conv_u2u_4_5({(ACC1_acc_psp_sva[7]) , (ACC1_acc_114_psp_sva[4]) , (signext_2_1(ACC1_acc_116_psp_sva[11]))}))
      + conv_u2u_5_6({(conv_u2u_1_2(ACC1_acc_114_psp_sva[5]) + conv_u2u_1_2(ACC1_acc_114_psp_sva[7]))
      , (conv_u2u_2_3(signext_2_1(ACC1_acc_118_psp_sva[11])) + conv_u2u_2_3(signext_2_1(ACC1_acc_118_psp_sva[11])))}))))))
      + conv_u2s_11_13({conv_u2u_16_8(conv_u2u_4_8((conv_u2u_3_4((((conv_u2u_2_3((conv_u2u_1_2(ACC1_acc_118_psp_sva[9])
      + conv_u2u_1_2(ACC1_acc_115_psp_sva[8])) + conv_u2u_1_2(ACC1_acc_119_psp_sva[9]))
      + conv_u2u_1_3(ACC1_acc_116_psp_sva[8])) + conv_u2u_1_3(ACC1_acc_120_psp_sva[9]))
      + conv_u2u_1_3(ACC1_acc_117_psp_sva[8])) + conv_u2u_1_3(ACC1_acc_113_psp_sva[9]))
      + conv_u2u_1_4(ACC1_acc_psp_sva[9])) + conv_u2u_1_4(ACC1_acc_114_psp_sva[9]))
      * 8'b10101) , (ACC1_acc_118_psp_sva[4]) , (signext_2_1(ACC1_acc_119_psp_sva[11]))}))
      + conv_u2s_12_14(conv_u2u_11_12({conv_u2u_16_8(conv_u2u_2_8((conv_u2u_1_2(ACC1_acc_115_psp_sva[10])
      + conv_u2u_1_2(ACC1_acc_116_psp_sva[10])) + conv_u2u_1_2(ACC1_acc_117_psp_sva[10]))
      * 8'b1010101) , (ACC1_acc_115_psp_sva[3]) , (signext_2_1(ACC1_acc_119_psp_sva[11]))})
      + conv_u2u_10_12(conv_u2u_9_10(conv_u2u_8_9(conv_u2u_7_8({(conv_u2u_1_2(ACC1_acc_119_psp_sva[7])
      + conv_u2u_1_2(ACC1_acc_116_psp_sva[6])) , (conv_u2u_1_2(ACC1_acc_115_psp_sva[4])
      + conv_u2u_1_2(ACC1_acc_115_psp_sva[6])) , (conv_u2u_2_3(signext_2_1(ACC1_acc_118_psp_sva[9]))
      + conv_u2u_2_3(signext_2_1(ACC1_acc_119_psp_sva[11])))}) + conv_u2u_7_8({(conv_u2u_1_2(ACC1_acc_120_psp_sva[7])
      + conv_u2u_1_2(ACC1_acc_117_psp_sva[6])) , (conv_u2u_1_2(ACC1_acc_119_psp_sva[5])
      + conv_u2u_1_2(ACC1_acc_119_psp_sva[7])) , ACC1_acc_524_cse})) + conv_u2u_8_9(conv_u2u_7_8({(conv_u2u_1_2(ACC1_acc_113_psp_sva[7])
      + conv_u2u_1_2(ACC1_acc_psp_sva[7])) , (conv_u2u_1_2(ACC1_acc_116_psp_sva[4])
      + conv_u2u_1_2(ACC1_acc_116_psp_sva[6])) , ACC1_acc_524_cse}) + conv_u2u_7_8(conv_u2u_6_7({(ACC1_acc_114_psp_sva[7])
      , 1'b0 , (ACC1_acc_120_psp_sva[5]) , 1'b0 , (signext_2_1(ACC1_acc_119_psp_sva[11]))})
      + conv_u2u_5_7(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11]) , (ACC1_acc_245_itm[3])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11]) , (ACC1_acc_245_itm[2])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[4]) , (ACC1_acc_114_psp_sva[4])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11]) , (ACC1_acc_114_psp_sva[3])}))))))))))
      + conv_u2u_9_10(conv_u2u_8_9(conv_u2u_7_8(signext_7_3({(ACC1_acc_115_psp_sva[11])
      , (signext_2_1(ACC1_acc_115_psp_sva[11]))})) + conv_u2u_7_8(signext_7_3({(ACC1_acc_116_psp_sva[11])
      , (signext_2_1(ACC1_acc_115_psp_sva[6]))}))) + conv_u2u_8_9(conv_u2u_7_8(signext_7_3({(ACC1_acc_117_psp_sva[11])
      , (signext_2_1(ACC1_acc_115_psp_sva[8]))})) + conv_u2u_6_8(conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_116_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_119_psp_sva[11]) , (ACC1_acc_114_psp_sva[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_119_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_119_psp_sva[11]) , (ACC1_acc_114_psp_sva[1])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_119_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_119_psp_sva[7]) , ((ACC1_acc_psp_sva[11])
      & (~ (ACC1_acc_226_itm[2])) & (ACC1_acc_226_itm[1]))}))))) + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11]) , (ACC1_acc_225_itm[2])})))))))
      + conv_u2u_5_6(conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11]) , (ACC1_acc_223_itm[4])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11]) , (ACC1_acc_223_itm[3])}))))))
      + conv_u2u_4_5(conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11]) , (ACC1_acc_223_itm[2])})))))
      + conv_u2u_3_4(readslicef_4_3_1((conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_u2u_3_4(signext_3_2({(ACC1_acc_120_psp_sva[5]) , (ACC1_acc_psp_sva[4])}))))))))))));
  assign nl_ACC1_mul_26_itm_1  = conv_u2s_3_14(((conv_u2u_2_3((conv_u2u_1_2(ACC1_acc_118_psp_sva[11])
      + conv_u2u_1_2(ACC1_acc_119_psp_sva[11])) + conv_u2u_1_2(ACC1_acc_120_psp_sva[11]))
      + conv_u2u_1_3(ACC1_acc_113_psp_sva[11])) + conv_u2u_1_3(ACC1_acc_psp_sva[11]))
      + conv_u2u_1_3(ACC1_acc_114_psp_sva[11])) * 14'b11110100100101;
  assign nl_ACC1_acc_508_itm_1  = conv_u2s_28_14(conv_u2s_2_14((conv_u2u_1_2(ACC1_acc_115_psp_sva[11])
      + conv_u2u_1_2(ACC1_acc_116_psp_sva[11])) + conv_u2u_1_2(ACC1_acc_117_psp_sva[11]))
      * 14'b11101000000001) + conv_u2s_12_14(conv_u2u_10_12(conv_u2u_8_10(conv_u2u_6_8((conv_u2u_5_6(conv_u2u_4_5({(readslicef_3_2_1((conv_u2u_2_3({(~
      (ACC1_acc_305_itm[4])) , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_272_itm[4])) ,
      1'b1})))) , (({1'b1 , (~ (ACC1_acc_307_itm[3]))}) + ({1'b1 , (~ (ACC1_acc_274_itm[3]))}))})
      + conv_u2u_4_5({(readslicef_3_2_1((conv_u2u_2_3({(~ (ACC1_acc_234_itm[4]))
      , 1'b1}) + conv_u2u_2_3({(~ (ACC1_acc_223_itm[4])) , 1'b1})))) , (({1'b1 ,
      (~ (ACC1_acc_236_itm[3]))}) + ({1'b1 , (~ (ACC1_acc_225_itm[3]))}))})) + conv_u2u_4_6((conv_u2u_3_4({(~
      (ACC1_acc_245_itm[4])) , 1'b1 , (~ (ACC1_acc_247_itm[3]))}) + conv_s2u_2_4(ACC1_acc_110_psp_sva[2:1]))
      + (readslicef_5_4_1((conv_s2s_3_5({(ACC1_acc_111_psp_2_sva[2:1]) , 1'b1}) +
      conv_u2s_3_5(signext_3_2({(ACC1_acc_116_psp_sva[8]) , ((ACC1_acc_114_psp_sva[11])
      & (~ (ACC1_acc_248_itm[2])) & (ACC1_acc_248_itm[1]))}))))))) + (conv_s2s_5_6(conv_s2s_4_5(readslicef_5_4_1((conv_u2s_3_5(signext_3_2({(ACC1_acc_119_psp_sva[9])
      , 1'b1})) + conv_s2s_3_5({(ACC1_acc_112_psp_sva[2:1]) , (~((ACC1_acc_226_itm[2])
      & (~ (ACC1_acc_psp_sva[11]))))})))) + conv_s2s_4_5(readslicef_5_4_1((conv_u2s_3_5(signext_3_2({(ACC1_acc_120_psp_sva[11])
      , 1'b1})) + conv_s2s_3_5({(ACC1_acc_112_psp_2_sva[2:1]) , (ACC1_acc_psp_sva[2])})))))
      + conv_s2s_5_6(conv_s2s_4_5(readslicef_5_4_1((conv_u2s_3_5(signext_3_2({(ACC1_acc_118_psp_sva[11])
      , 1'b1})) + conv_s2s_3_5({(ACC1_acc_111_psp_1_sva[2:1]) , ((ACC1_acc_116_psp_sva[11])
      & (~ (ACC1_acc_266_itm[2])) & (ACC1_acc_266_itm[1]))})))) + conv_s2s_4_5(readslicef_5_4_1((conv_u2s_3_5(signext_3_2({(ACC1_acc_115_psp_sva[11])
      , 1'b1})) + conv_s2s_3_5({(ACC1_acc_110_psp_1_sva[2:1]) , ((ACC1_acc_118_psp_sva[11])
      & (~ (ACC1_acc_286_itm[2])) & (ACC1_acc_286_itm[1]))}))))))) + conv_u2u_16_8(conv_u2u_4_8((conv_u2u_3_4((((conv_u2u_2_3((conv_u2u_1_2(ACC1_acc_118_psp_sva[6])
      + conv_u2u_1_2(ACC1_acc_115_psp_sva[5])) + conv_u2u_1_2(ACC1_acc_119_psp_sva[6]))
      + conv_u2u_1_3(ACC1_acc_116_psp_sva[5])) + conv_u2u_1_3(ACC1_acc_120_psp_sva[6]))
      + conv_u2u_1_3(ACC1_acc_117_psp_sva[5])) + conv_u2u_1_3(ACC1_acc_113_psp_sva[6]))
      + conv_u2u_1_4(ACC1_acc_psp_sva[6])) + conv_u2u_1_4(ACC1_acc_114_psp_sva[6]))
      * 8'b10101)) + conv_u2u_20_10(conv_u2u_4_10((conv_u2u_3_4((((conv_u2u_2_3((conv_u2u_1_2(ACC1_acc_118_psp_sva[8])
      + conv_u2u_1_2(ACC1_acc_115_psp_sva[7])) + conv_u2u_1_2(ACC1_acc_119_psp_sva[8]))
      + conv_u2u_1_3(ACC1_acc_116_psp_sva[7])) + conv_u2u_1_3(ACC1_acc_120_psp_sva[8]))
      + conv_u2u_1_3(ACC1_acc_117_psp_sva[7])) + conv_u2u_1_3(ACC1_acc_113_psp_sva[8]))
      + conv_u2u_1_4(ACC1_acc_psp_sva[8])) + conv_u2u_1_4(ACC1_acc_114_psp_sva[8]))
      * 10'b1010101)) + conv_u2u_24_12(conv_u2u_4_12((conv_u2u_3_4((((conv_u2u_2_3((conv_u2u_1_2(ACC1_acc_118_psp_sva[10])
      + conv_u2u_1_2(ACC1_acc_115_psp_sva[9])) + conv_u2u_1_2(ACC1_acc_119_psp_sva[10]))
      + conv_u2u_1_3(ACC1_acc_116_psp_sva[9])) + conv_u2u_1_3(ACC1_acc_120_psp_sva[10]))
      + conv_u2u_1_3(ACC1_acc_117_psp_sva[9])) + conv_u2u_1_3(ACC1_acc_113_psp_sva[10]))
      + conv_u2u_1_4(ACC1_acc_psp_sva[10])) + conv_u2u_1_4(ACC1_acc_114_psp_sva[10]))
      * 12'b101010101));

  function [1:0] signext_2_1;
    input [0:0] vector;
  begin
    signext_2_1= {{1{vector[0]}}, vector};
  end
  endfunction


  function [0:0] readslicef_5_1_4;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 4;
    readslicef_5_1_4 = tmp[0:0];
  end
  endfunction


  function [2:0] signext_3_1;
    input [0:0] vector;
  begin
    signext_3_1= {{2{vector[0]}}, vector};
  end
  endfunction


  function [10:0] signext_11_9;
    input [8:0] vector;
  begin
    signext_11_9= {{2{vector[8]}}, vector};
  end
  endfunction


  function [3:0] readslicef_5_4_1;
    input [4:0] vector;
    reg [4:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_5_4_1 = tmp[3:0];
  end
  endfunction


  function [2:0] readslicef_4_3_1;
    input [3:0] vector;
    reg [3:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_4_3_1 = tmp[2:0];
  end
  endfunction


  function [1:0] readslicef_3_2_1;
    input [2:0] vector;
    reg [2:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_3_2_1 = tmp[1:0];
  end
  endfunction


  function [29:0] MUX_v_30_2_2;
    input [59:0] inputs;
    input [0:0] sel;
    reg [29:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = inputs[59:30];
      end
      1'b1 : begin
        result = inputs[29:0];
      end
      default : begin
        result = inputs[59:30];
      end
    endcase
    MUX_v_30_2_2 = result;
  end
  endfunction


  function [2:0] signext_3_2;
    input [1:0] vector;
  begin
    signext_3_2= {{1{vector[1]}}, vector};
  end
  endfunction


  function [6:0] signext_7_3;
    input [2:0] vector;
  begin
    signext_7_3= {{4{vector[2]}}, vector};
  end
  endfunction


  function signed [12:0] conv_u2s_11_13 ;
    input [10:0]  vector ;
  begin
    conv_u2s_11_13 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [11:0] conv_u2s_22_12 ;
    input [21:0]  vector ;
  begin
    conv_u2s_22_12 = vector[11:0];
  end
  endfunction


  function  [10:0] conv_u2u_2_11 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_11 = {{9{1'b0}}, vector};
  end
  endfunction


  function signed [11:0] conv_s2s_10_12 ;
    input signed [9:0]  vector ;
  begin
    conv_s2s_10_12 = {{2{vector[9]}}, vector};
  end
  endfunction


  function signed [10:0] conv_u2s_9_11 ;
    input [8:0]  vector ;
  begin
    conv_u2s_9_11 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [9:0] conv_u2s_18_10 ;
    input [17:0]  vector ;
  begin
    conv_u2s_18_10 = vector[9:0];
  end
  endfunction


  function  [8:0] conv_u2u_3_9 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_9 = {{6{1'b0}}, vector};
  end
  endfunction


  function signed [9:0] conv_s2s_8_10 ;
    input signed [7:0]  vector ;
  begin
    conv_s2s_8_10 = {{2{vector[7]}}, vector};
  end
  endfunction


  function signed [7:0] conv_u2s_6_8 ;
    input [5:0]  vector ;
  begin
    conv_u2s_6_8 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [7:0] conv_s2s_5_8 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_8 = {{3{vector[4]}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_5 = {1'b0, vector};
  end
  endfunction


  function  [3:0] conv_u2u_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_4 = {1'b0, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_4_5 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_5 = {1'b0, vector};
  end
  endfunction


  function  [3:0] conv_u2u_2_4 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_4 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [4:0] conv_u2u_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2u_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [11:0] conv_u2u_11_12 ;
    input [10:0]  vector ;
  begin
    conv_u2u_11_12 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_5_6 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_6 = {1'b0, vector};
  end
  endfunction


  function  [5:0] conv_u2u_4_6 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_6 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [11:0] conv_s2u_11_12 ;
    input signed [10:0]  vector ;
  begin
    conv_s2u_11_12 = {vector[10], vector};
  end
  endfunction


  function signed [10:0] conv_s2s_10_11 ;
    input signed [9:0]  vector ;
  begin
    conv_s2s_10_11 = {vector[9], vector};
  end
  endfunction


  function  [11:0] conv_s2u_10_12 ;
    input signed [9:0]  vector ;
  begin
    conv_s2u_10_12 = {{2{vector[9]}}, vector};
  end
  endfunction


  function  [2:0] conv_u2u_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_3 = {1'b0, vector};
  end
  endfunction


  function signed [4:0] conv_s2s_4_5 ;
    input signed [3:0]  vector ;
  begin
    conv_s2s_4_5 = {vector[3], vector};
  end
  endfunction


  function signed [3:0] conv_u2s_3_4 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_4 = {1'b0, vector};
  end
  endfunction


  function signed [4:0] conv_u2s_3_5 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_5 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [4:0] conv_s2s_3_5 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_5 = {{2{vector[2]}}, vector};
  end
  endfunction


  function signed [3:0] conv_s2s_3_4 ;
    input signed [2:0]  vector ;
  begin
    conv_s2s_3_4 = {vector[2], vector};
  end
  endfunction


  function signed [3:0] conv_u2s_2_4 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_4 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [2:0] conv_u2s_2_3 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_3 = {1'b0, vector};
  end
  endfunction


  function signed [2:0] conv_s2s_1_3 ;
    input signed [0:0]  vector ;
  begin
    conv_s2s_1_3 = {{2{vector[0]}}, vector};
  end
  endfunction


  function signed [11:0] conv_s2s_11_12 ;
    input signed [10:0]  vector ;
  begin
    conv_s2s_11_12 = {vector[10], vector};
  end
  endfunction


  function signed [13:0] conv_s2s_13_14 ;
    input signed [12:0]  vector ;
  begin
    conv_s2s_13_14 = {vector[12], vector};
  end
  endfunction


  function signed [12:0] conv_s2s_11_13 ;
    input signed [10:0]  vector ;
  begin
    conv_s2s_11_13 = {{2{vector[10]}}, vector};
  end
  endfunction


  function signed [10:0] conv_s2s_9_11 ;
    input signed [8:0]  vector ;
  begin
    conv_s2s_9_11 = {{2{vector[8]}}, vector};
  end
  endfunction


  function signed [8:0] conv_s2s_7_9 ;
    input signed [6:0]  vector ;
  begin
    conv_s2s_7_9 = {{2{vector[6]}}, vector};
  end
  endfunction


  function signed [6:0] conv_s2s_6_7 ;
    input signed [5:0]  vector ;
  begin
    conv_s2s_6_7 = {vector[5], vector};
  end
  endfunction


  function signed [5:0] conv_s2s_5_6 ;
    input signed [4:0]  vector ;
  begin
    conv_s2s_5_6 = {vector[4], vector};
  end
  endfunction


  function signed [2:0] conv_s2s_2_3 ;
    input signed [1:0]  vector ;
  begin
    conv_s2s_2_3 = {vector[1], vector};
  end
  endfunction


  function signed [5:0] conv_u2s_4_6 ;
    input [3:0]  vector ;
  begin
    conv_u2s_4_6 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [5:0] conv_s2s_4_6 ;
    input signed [3:0]  vector ;
  begin
    conv_s2s_4_6 = {{2{vector[3]}}, vector};
  end
  endfunction


  function signed [8:0] conv_u2s_7_9 ;
    input [6:0]  vector ;
  begin
    conv_u2s_7_9 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [1:0] conv_u2u_1_2 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_2 = {1'b0, vector};
  end
  endfunction


  function signed [8:0] conv_s2s_8_9 ;
    input signed [7:0]  vector ;
  begin
    conv_s2s_8_9 = {vector[7], vector};
  end
  endfunction


  function signed [7:0] conv_u2s_7_8 ;
    input [6:0]  vector ;
  begin
    conv_u2s_7_8 = {1'b0, vector};
  end
  endfunction


  function  [6:0] conv_u2u_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2u_6_7 = {1'b0, vector};
  end
  endfunction


  function  [8:0] conv_u2u_8_9 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_9 = {1'b0, vector};
  end
  endfunction


  function  [7:0] conv_u2u_7_8 ;
    input [6:0]  vector ;
  begin
    conv_u2u_7_8 = {1'b0, vector};
  end
  endfunction


  function  [7:0] conv_u2u_16_8 ;
    input [15:0]  vector ;
  begin
    conv_u2u_16_8 = vector[7:0];
  end
  endfunction


  function  [7:0] conv_u2u_4_8 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_8 = {{4{1'b0}}, vector};
  end
  endfunction


  function  [2:0] conv_u2u_1_3 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_3 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [3:0] conv_u2u_1_4 ;
    input [0:0]  vector ;
  begin
    conv_u2u_1_4 = {{3{1'b0}}, vector};
  end
  endfunction


  function signed [13:0] conv_u2s_12_14 ;
    input [11:0]  vector ;
  begin
    conv_u2s_12_14 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [7:0] conv_u2u_2_8 ;
    input [1:0]  vector ;
  begin
    conv_u2u_2_8 = {{6{1'b0}}, vector};
  end
  endfunction


  function  [11:0] conv_u2u_10_12 ;
    input [9:0]  vector ;
  begin
    conv_u2u_10_12 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [9:0] conv_u2u_9_10 ;
    input [8:0]  vector ;
  begin
    conv_u2u_9_10 = {1'b0, vector};
  end
  endfunction


  function  [6:0] conv_u2u_5_7 ;
    input [4:0]  vector ;
  begin
    conv_u2u_5_7 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [7:0] conv_u2u_6_8 ;
    input [5:0]  vector ;
  begin
    conv_u2u_6_8 = {{2{1'b0}}, vector};
  end
  endfunction


  function signed [13:0] conv_u2s_3_14 ;
    input [2:0]  vector ;
  begin
    conv_u2s_3_14 = {{11{1'b0}}, vector};
  end
  endfunction


  function signed [13:0] conv_u2s_28_14 ;
    input [27:0]  vector ;
  begin
    conv_u2s_28_14 = vector[13:0];
  end
  endfunction


  function signed [13:0] conv_u2s_2_14 ;
    input [1:0]  vector ;
  begin
    conv_u2s_2_14 = {{12{1'b0}}, vector};
  end
  endfunction


  function  [9:0] conv_u2u_8_10 ;
    input [7:0]  vector ;
  begin
    conv_u2u_8_10 = {{2{1'b0}}, vector};
  end
  endfunction


  function  [3:0] conv_s2u_2_4 ;
    input signed [1:0]  vector ;
  begin
    conv_s2u_2_4 = {{2{vector[1]}}, vector};
  end
  endfunction


  function  [9:0] conv_u2u_20_10 ;
    input [19:0]  vector ;
  begin
    conv_u2u_20_10 = vector[9:0];
  end
  endfunction


  function  [9:0] conv_u2u_4_10 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_10 = {{6{1'b0}}, vector};
  end
  endfunction


  function  [11:0] conv_u2u_24_12 ;
    input [23:0]  vector ;
  begin
    conv_u2u_24_12 = vector[11:0];
  end
  endfunction


  function  [11:0] conv_u2u_4_12 ;
    input [3:0]  vector ;
  begin
    conv_u2u_4_12 = {{8{1'b0}}, vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    sobel
//  Generated from file(s):
//   13) C:/git/sobel_filter/sobel.cpp
// ------------------------------------------------------------------


module sobel (
  vin_rsc_z, vout_rsc_z, clk, en, arst_n
);
  input [89:0] vin_rsc_z;
  output [29:0] vout_rsc_z;
  input clk;
  input en;
  input arst_n;


  // Interconnect Declarations
  wire [89:0] vin_rsc_mgc_in_wire_d;
  wire [29:0] vout_rsc_mgc_out_stdreg_d;


  // Interconnect Declarations for Component Instantiations 
  mgc_in_wire #(.rscid(1),
  .width(90)) vin_rsc_mgc_in_wire (
      .d(vin_rsc_mgc_in_wire_d),
      .z(vin_rsc_z)
    );
  mgc_out_stdreg #(.rscid(2),
  .width(30)) vout_rsc_mgc_out_stdreg (
      .d(vout_rsc_mgc_out_stdreg_d),
      .z(vout_rsc_z)
    );
  sobel_core sobel_core_inst (
      .clk(clk),
      .en(en),
      .arst_n(arst_n),
      .vin_rsc_mgc_in_wire_d(vin_rsc_mgc_in_wire_d),
      .vout_rsc_mgc_out_stdreg_d(vout_rsc_mgc_out_stdreg_d)
    );
endmodule



