Clock_Generator_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../VGA_Display.srcs/sources_1/ip/Clock_Generator/Clock_Generator_sim_netlist.vhdl,incdir="../../../../VGA_Display.srcs/sources_1/ip/Clock_Generator"
glbl.v,Verilog,xil_defaultlib,glbl.v
