// Seed: 1738463494
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    output wire id_4,
    input wire id_5,
    output wand id_6,
    input wand id_7,
    output tri id_8,
    input tri0 id_9
    , id_16,
    input wand id_10,
    output supply1 id_11,
    input tri id_12,
    output wire id_13,
    input wor id_14
);
  wire id_17;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    output supply0 id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    output logic id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input wand id_17,
    output uwire id_18,
    input tri0 id_19,
    output supply1 id_20,
    input wand id_21,
    output wor id_22,
    input supply0 id_23,
    input tri id_24,
    output wire id_25,
    output wand id_26
);
  always @(posedge id_12 or posedge id_14) begin
    if ($display('d0)) begin
      id_10 <= 1'b0;
      $display(1, id_4, id_9);
    end
  end
  module_0(
      id_0,
      id_11,
      id_14,
      id_11,
      id_26,
      id_19,
      id_18,
      id_14,
      id_20,
      id_7,
      id_17,
      id_26,
      id_17,
      id_18,
      id_2
  );
endmodule
