Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 22:25:24 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tangerineSOCMA7Top_timing_summary_routed.rpt -pb tangerineSOCMA7Top_timing_summary_routed.pb -rpx tangerineSOCMA7Top_timing_summary_routed.rpx -warn_on_violation
| Design       : tangerineSOCMA7Top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                4           
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.086        0.000                      0                 4088        0.022        0.000                      0                 4088        3.000        0.000                       0                  1542  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_in_100                     {0.000 5.000}        10.000          100.000         
  clk_out1_125_clockingHDMI    {0.000 4.000}        8.000           125.000         
  clk_out1_50_clockingSystem   {0.000 10.000}       20.000          50.000          
  clk_out2_100_clockingSystem  {0.000 5.000}        10.000          100.000         
  clk_out3_25_clockingHDMI     {0.000 20.000}       40.000          25.000          
  clkfbout_clockingHDMI        {0.000 5.000}        10.000          100.000         
  clkfbout_clockingSystem      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_100                                                                                                                                                                       3.000        0.000                       0                     4  
  clk_out1_125_clockingHDMI          3.609        0.000                      0                   48        0.143        0.000                      0                   48        3.500        0.000                       0                    46  
  clk_out1_50_clockingSystem         2.086        0.000                      0                 2982        0.047        0.000                      0                 2982        8.750        0.000                       0                  1006  
  clk_out2_100_clockingSystem        5.395        0.000                      0                  448        0.064        0.000                      0                  448        4.020        0.000                       0                   239  
  clk_out3_25_clockingHDMI          31.988        0.000                      0                  505        0.022        0.000                      0                  505       19.500        0.000                       0                   241  
  clkfbout_clockingHDMI                                                                                                                                                          7.845        0.000                       0                     3  
  clkfbout_clockingSystem                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_25_clockingHDMI     clk_out1_125_clockingHDMI          5.316        0.000                      0                   30        0.122        0.000                      0                   30  
clk_out2_100_clockingSystem  clk_out1_50_clockingSystem         4.451        0.000                      0                  291        0.134        0.000                      0                  291  
clk_out1_50_clockingSystem   clk_out2_100_clockingSystem        3.432        0.000                      0                  195        0.119        0.000                      0                  195  
clk_out3_25_clockingHDMI     clk_out2_100_clockingSystem        6.349        0.000                      0                    1        0.436        0.000                      0                    1  
clk_out2_100_clockingSystem  clk_out3_25_clockingHDMI           5.295        0.000                      0                   20        0.167        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out2_100_clockingSystem  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_125_clockingHDMI                                 
(none)                       clk_out2_100_clockingSystem                               
(none)                       clkfbout_clockingHDMI                                     
(none)                       clkfbout_clockingSystem                                   
(none)                                                    clk_out1_50_clockingSystem   
(none)                                                    clk_out2_100_clockingSystem  
(none)                                                    clk_out3_25_clockingHDMI     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_100
  To Clock:  clk_in_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockingHDMIInst/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clockingSystemInst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_125_clockingHDMI
  To Clock:  clk_out1_125_clockingHDMI

Setup :            0  Failing Endpoints,  Worst Slack        3.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.766ns (20.646%)  route 2.944ns (79.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.840     8.879    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X35Y71         FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X35Y71         FDRE (Setup_fdre_C_R)       -0.429    12.488    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.766ns (20.646%)  route 2.944ns (79.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.840     8.879    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X35Y71         FDRE                                         r  dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X35Y71         FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X35Y71         FDRE (Setup_fdre_C_R)       -0.429    12.488    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.766ns (21.295%)  route 2.831ns (78.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 12.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.727     8.766    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X35Y69         FDRE                                         r  dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.423    12.803    dvidInst/clk_out1_125
    SLICE_X35Y69         FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.186    12.989    
                         clock uncertainty           -0.071    12.918    
    SLICE_X35Y69         FDRE (Setup_fdre_C_R)       -0.429    12.489    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.766ns (21.295%)  route 2.831ns (78.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 12.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.727     8.766    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X35Y69         FDRE                                         r  dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.423    12.803    dvidInst/clk_out1_125
    SLICE_X35Y69         FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.186    12.989    
                         clock uncertainty           -0.071    12.918    
    SLICE_X35Y69         FDRE (Setup_fdre_C_R)       -0.429    12.489    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.890ns (22.044%)  route 3.147ns (77.956%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.044     9.082    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.206 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     9.206    dvidInst/shift_red[2]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.079    12.996    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.890ns (22.121%)  route 3.133ns (77.879%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.030     9.068    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.192 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.192    dvidInst/shift_blue[3]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.077    12.994    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.915ns (22.524%)  route 3.147ns (77.476%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.044     9.082    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.149     9.231 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     9.231    dvidInst/shift_red[4]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.118    13.035    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.890ns (22.137%)  route 3.130ns (77.863%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.027     9.065    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.189 r  dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     9.189    dvidInst/shift_red[0]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[0]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.079    12.996    dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.890ns (22.137%)  route 3.130ns (77.863%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.027     9.065    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.124     9.189 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     9.189    dvidInst/shift_blue[6]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.081    12.998    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.919ns (22.695%)  route 3.130ns (77.305%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.609     5.169    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     6.365    dvidInst/shift_clock[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.489 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     6.914    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          2.027     9.065    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X34Y71         LUT3 (Prop_lut3_I1_O)        0.153     9.218 r  dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     9.218    dvidInst/shift_red[1]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[1]/C
                         clock pessimism              0.186    12.988    
                         clock uncertainty           -0.071    12.917    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.118    13.035    dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         13.035    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  3.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.550     1.472    dvidInst/clk_out1_125
    SLICE_X35Y71         FDRE                                         r  dvidInst/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dvidInst/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.091     1.704    dvidInst/shift_blue_reg_n_0_[8]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.749 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.749    dvidInst/shift_blue[6]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.983    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     1.606    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583     1.505    dvidInst/clk_out1_125
    SLICE_X65Y72         FDRE                                         r  dvidInst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dvidInst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110     1.756    dvidInst/shift_clock__0[4]
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850     2.017    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[2]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.063     1.581    dvidInst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.552     1.474    dvidInst/clk_out1_125
    SLICE_X35Y69         FDRE                                         r  dvidInst/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dvidInst/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.139     1.754    dvidInst/data1[7]
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.047     1.801 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.801    dvidInst/shift_red[7]
    SLICE_X34Y69         FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.818     1.985    dvidInst/clk_out1_125
    SLICE_X34Y69         FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.131     1.618    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.689%)  route 0.143ns (40.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.550     1.472    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dvidInst/shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.143     1.779    dvidInst/shift_blue_reg_n_0_[3]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.048     1.827 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    dvidInst/shift_blue[1]
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.815     1.982    dvidInst/clk_out1_125
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.497     1.485    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.131     1.616    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583     1.505    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.112     1.781    dvidInst/shift_clock__0[3]
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850     2.017    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.512     1.505    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.052     1.557    dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.583     1.505    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dvidInst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     1.796    dvidInst/shift_clock__0[2]
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.850     2.017    dvidInst/clk_out1_125
    SLICE_X64Y72         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
                         clock pessimism             -0.512     1.505    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.059     1.564    dvidInst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.550     1.472    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dvidInst/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.162     1.798    dvidInst/data1[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    dvidInst/shift_red[0]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.983    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[0]/C
                         clock pessimism             -0.511     1.472    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     1.593    dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.246ns (64.089%)  route 0.138ns (35.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.550     1.472    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  dvidInst/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.138     1.758    dvidInst/data1[2]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.098     1.856 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    dvidInst/shift_red[2]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.983    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism             -0.511     1.472    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     1.593    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.184ns (45.167%)  route 0.223ns (54.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.550     1.472    dvidInst/clk_out1_125
    SLICE_X35Y71         FDRE                                         r  dvidInst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dvidInst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.223     1.836    dvidInst/shift_blue_reg_n_0_[9]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.043     1.879 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.879    dvidInst/shift_blue[7]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.983    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.131     1.616    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out1_125_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.551     1.473    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dvidInst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.191     1.805    dvidInst/shift_green_reg_n_0_[6]
    SLICE_X41Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.850 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    dvidInst/shift_green[4]
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.984    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism             -0.511     1.473    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.107     1.580    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_125_clockingHDMI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clockingHDMIInst/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y98     dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y72     dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y94     dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y90     dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y72     dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y72     dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y72     dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y71     dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y71     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y71     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y71     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y71     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y72     dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_50_clockingSystem
  To Clock:  clk_out1_50_clockingSystem

Setup :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.695ns  (logic 3.330ns (43.274%)  route 4.365ns (56.726%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          1.083    22.735    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    22.859 r  picorv32Inst/pcpi_mul/reg_out[27]_i_1/O
                         net (fo=1, routed)           0.000    22.859    picorv32Inst/reg_out[27]
    SLICE_X43Y50         FDRE                                         r  picorv32Inst/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.438    24.818    picorv32Inst/clk_out1_50
    SLICE_X43Y50         FDRE                                         r  picorv32Inst/reg_out_reg[27]/C
                         clock pessimism              0.179    24.997    
                         clock uncertainty           -0.082    24.916    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.029    24.945    picorv32Inst/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         24.945    
                         arrival time                         -22.859    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.688ns  (logic 3.330ns (43.312%)  route 4.358ns (56.688%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          1.077    22.728    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.852 r  picorv32Inst/pcpi_mul/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    22.852    picorv32Inst/reg_out[21]
    SLICE_X44Y47         FDRE                                         r  picorv32Inst/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.449    24.830    picorv32Inst/clk_out1_50
    SLICE_X44Y47         FDRE                                         r  picorv32Inst/reg_out_reg[21]/C
                         clock pessimism              0.187    25.017    
                         clock uncertainty           -0.082    24.935    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.029    24.964    picorv32Inst/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                         -22.852    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.630ns  (logic 3.330ns (43.641%)  route 4.300ns (56.359%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          1.018    22.670    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X43Y50         LUT6 (Prop_lut6_I4_O)        0.124    22.794 r  picorv32Inst/pcpi_mul/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    22.794    picorv32Inst/reg_out[28]
    SLICE_X43Y50         FDRE                                         r  picorv32Inst/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.438    24.818    picorv32Inst/clk_out1_50
    SLICE_X43Y50         FDRE                                         r  picorv32Inst/reg_out_reg[28]/C
                         clock pessimism              0.179    24.997    
                         clock uncertainty           -0.082    24.916    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.031    24.947    picorv32Inst/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         24.947    
                         arrival time                         -22.794    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.644ns  (logic 3.330ns (43.561%)  route 4.314ns (56.439%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          1.032    22.684    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124    22.808 r  picorv32Inst/pcpi_mul/reg_out[25]_i_1/O
                         net (fo=1, routed)           0.000    22.808    picorv32Inst/reg_out[25]
    SLICE_X42Y50         FDRE                                         r  picorv32Inst/reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.438    24.818    picorv32Inst/clk_out1_50
    SLICE_X42Y50         FDRE                                         r  picorv32Inst/reg_out_reg[25]/C
                         clock pessimism              0.179    24.997    
                         clock uncertainty           -0.082    24.916    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.077    24.993    picorv32Inst/reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                         -22.808    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.641ns  (logic 3.330ns (43.579%)  route 4.311ns (56.421%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 24.818 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          1.029    22.681    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124    22.805 r  picorv32Inst/pcpi_mul/reg_out[31]_i_1/O
                         net (fo=1, routed)           0.000    22.805    picorv32Inst/reg_out[31]
    SLICE_X42Y50         FDRE                                         r  picorv32Inst/reg_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.438    24.818    picorv32Inst/clk_out1_50
    SLICE_X42Y50         FDRE                                         r  picorv32Inst/reg_out_reg[31]/C
                         clock pessimism              0.179    24.997    
                         clock uncertainty           -0.082    24.916    
    SLICE_X42Y50         FDRE (Setup_fdre_C_D)        0.081    24.997    picorv32Inst/reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                         24.997    
                         arrival time                         -22.805    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.573ns  (logic 3.330ns (43.973%)  route 4.243ns (56.027%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 24.829 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          0.961    22.613    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.124    22.737 r  picorv32Inst/pcpi_mul/reg_out[20]_i_1/O
                         net (fo=1, routed)           0.000    22.737    picorv32Inst/reg_out[20]
    SLICE_X44Y45         FDRE                                         r  picorv32Inst/reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.448    24.829    picorv32Inst/clk_out1_50
    SLICE_X44Y45         FDRE                                         r  picorv32Inst/reg_out_reg[20]/C
                         clock pessimism              0.187    25.016    
                         clock uncertainty           -0.082    24.934    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.031    24.965    picorv32Inst/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -22.737    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.573ns  (logic 3.330ns (43.973%)  route 4.243ns (56.027%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          0.961    22.613    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.737 r  picorv32Inst/pcpi_mul/reg_out[24]_i_1/O
                         net (fo=1, routed)           0.000    22.737    picorv32Inst/reg_out[24]
    SLICE_X44Y47         FDRE                                         r  picorv32Inst/reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.449    24.830    picorv32Inst/clk_out1_50
    SLICE_X44Y47         FDRE                                         r  picorv32Inst/reg_out_reg[24]/C
                         clock pessimism              0.187    25.017    
                         clock uncertainty           -0.082    24.935    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.031    24.966    picorv32Inst/reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         24.966    
                         arrival time                         -22.737    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.558ns  (logic 3.330ns (44.062%)  route 4.228ns (55.938%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          0.946    22.597    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    22.721 r  picorv32Inst/pcpi_mul/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.000    22.721    picorv32Inst/reg_out[26]
    SLICE_X45Y49         FDRE                                         r  picorv32Inst/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.449    24.830    picorv32Inst/clk_out1_50
    SLICE_X45Y49         FDRE                                         r  picorv32Inst/reg_out_reg[26]/C
                         clock pessimism              0.187    25.017    
                         clock uncertainty           -0.082    24.935    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)        0.029    24.964    picorv32Inst/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         24.964    
                         arrival time                         -22.721    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.539ns  (logic 3.330ns (44.169%)  route 4.209ns (55.831%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 24.829 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          0.927    22.579    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.124    22.703 r  picorv32Inst/pcpi_mul/reg_out[19]_i_1/O
                         net (fo=1, routed)           0.000    22.703    picorv32Inst/reg_out[19]
    SLICE_X44Y45         FDRE                                         r  picorv32Inst/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.448    24.829    picorv32Inst/clk_out1_50
    SLICE_X44Y45         FDRE                                         r  picorv32Inst/reg_out_reg[19]/C
                         clock pessimism              0.187    25.016    
                         clock uncertainty           -0.082    24.934    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.031    24.965    picorv32Inst/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                         -22.703    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out1_50_clockingSystem fall@10.000ns)
  Data Path Delay:        7.535ns  (logic 3.330ns (44.192%)  route 4.205ns (55.808%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 24.829 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns = ( 15.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    11.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.560 f  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.604    15.164    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    17.618 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.968    18.586    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7][7]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.149    18.735 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=4, routed)           1.257    19.992    picorv32Inst/douta[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.355    20.347 r  picorv32Inst/reg_out[31]_i_20/O
                         net (fo=1, routed)           0.622    20.969    picorv32Inst/reg_out[31]_i_20_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.093 r  picorv32Inst/reg_out[31]_i_9/O
                         net (fo=1, routed)           0.434    21.528    picorv32Inst/reg_out[31]_i_9_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    21.652 f  picorv32Inst/reg_out[31]_i_4/O
                         net (fo=24, routed)          0.923    22.575    picorv32Inst/pcpi_mul/reg_out_reg[8]
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.124    22.699 r  picorv32Inst/pcpi_mul/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    22.699    picorv32Inst/reg_out[18]
    SLICE_X44Y45         FDRE                                         r  picorv32Inst/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.448    24.829    picorv32Inst/clk_out1_50
    SLICE_X44Y45         FDRE                                         r  picorv32Inst/reg_out_reg[18]/C
                         clock pessimism              0.187    25.016    
                         clock uncertainty           -0.082    24.934    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.029    24.963    picorv32Inst/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         24.963    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                  2.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 picorv32Inst/cpu_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/decoder_pseudo_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.906%)  route 0.194ns (48.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.561     1.483    picorv32Inst/clk_out1_50
    SLICE_X34Y42         FDRE                                         r  picorv32Inst/cpu_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  picorv32Inst/cpu_state_reg[3]/Q
                         net (fo=47, routed)          0.194     1.840    picorv32Inst/cpu_state_reg_n_0_[3]
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  picorv32Inst/decoder_pseudo_trigger_i_1/O
                         net (fo=1, routed)           0.000     1.885    picorv32Inst/decoder_pseudo_trigger
    SLICE_X36Y42         FDRE                                         r  picorv32Inst/decoder_pseudo_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     1.997    picorv32Inst/clk_out1_50
    SLICE_X36Y42         FDRE                                         r  picorv32Inst/decoder_pseudo_trigger_reg/C
                         clock pessimism             -0.250     1.748    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     1.839    picorv32Inst/decoder_pseudo_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 picorv32Inst/mem_rdata_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/pcpi_insn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.627%)  route 0.191ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.560     1.482    picorv32Inst/clk_out1_50
    SLICE_X38Y37         FDRE                                         r  picorv32Inst/mem_rdata_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  picorv32Inst/mem_rdata_q_reg[5]/Q
                         net (fo=4, routed)           0.191     1.821    picorv32Inst/mem_rdata_q_reg_n_0_[5]
    SLICE_X35Y37         FDRE                                         r  picorv32Inst/pcpi_insn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.827     1.993    picorv32Inst/clk_out1_50
    SLICE_X35Y37         FDRE                                         r  picorv32Inst/pcpi_insn_reg[5]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.019     1.763    picorv32Inst/pcpi_insn_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 picorv32Inst/reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/reg_next_pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.505%)  route 0.192ns (43.495%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.562     1.484    picorv32Inst/clk_out1_50
    SLICE_X43Y50         FDRE                                         r  picorv32Inst/reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  picorv32Inst/reg_out_reg[28]/Q
                         net (fo=4, routed)           0.192     1.816    picorv32Inst/reg_out_reg_n_0_[28]
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  picorv32Inst/reg_next_pc[28]_i_2/O
                         net (fo=1, routed)           0.000     1.861    picorv32Inst/reg_next_pc[28]_i_2_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.924 r  picorv32Inst/reg_next_pc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    picorv32Inst/reg_next_pc1_in[28]
    SLICE_X45Y47         FDRE                                         r  picorv32Inst/reg_next_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.835     2.001    picorv32Inst/clk_out1_50
    SLICE_X45Y47         FDRE                                         r  picorv32Inst/reg_next_pc_reg[28]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.105     1.862    picorv32Inst/reg_next_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 picorv32Inst/reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/cpuregs_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.522%)  route 0.297ns (61.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.562     1.484    picorv32Inst/clk_out1_50
    SLICE_X43Y50         FDRE                                         r  picorv32Inst/reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  picorv32Inst/reg_out_reg[28]/Q
                         net (fo=4, routed)           0.177     1.801    picorv32Inst/reg_out_reg_n_0_[28]
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  picorv32Inst/cpuregs_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.120     1.967    picorv32Inst/cpuregs_reg_r2_0_31_24_29/DIC0
    SLICE_X42Y48         RAMD32                                       r  picorv32Inst/cpuregs_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.834     2.000    picorv32Inst/cpuregs_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y48         RAMD32                                       r  picorv32Inst/cpuregs_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.245     1.756    
    SLICE_X42Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.900    picorv32Inst/cpuregs_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 picorv32Inst/pcpi_div/divisor_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/pcpi_div/divisor_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.556%)  route 0.292ns (67.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.564     1.486    picorv32Inst/pcpi_div/clk_out1_50
    SLICE_X53Y53         FDRE                                         r  picorv32Inst/pcpi_div/divisor_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  picorv32Inst/pcpi_div/divisor_reg[31]/Q
                         net (fo=4, routed)           0.292     1.919    picorv32Inst/pcpi_div/divisor_reg_n_0_[31]
    SLICE_X53Y48         FDRE                                         r  picorv32Inst/pcpi_div/divisor_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.838     2.004    picorv32Inst/pcpi_div/clk_out1_50
    SLICE_X53Y48         FDRE                                         r  picorv32Inst/pcpi_div/divisor_reg[30]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.070     1.830    picorv32Inst/pcpi_div/divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/cpu_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.246ns (50.612%)  route 0.240ns (49.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.561     1.483    picorv32Inst/clk_out1_50
    SLICE_X38Y38         FDRE                                         r  picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.148     1.631 f  picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/Q
                         net (fo=13, routed)          0.240     1.871    picorv32Inst/is_lb_lh_lw_lbu_lhu
    SLICE_X34Y41         LUT6 (Prop_lut6_I1_O)        0.098     1.969 r  picorv32Inst/cpu_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.969    picorv32Inst/cpu_state[1]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  picorv32Inst/cpu_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    picorv32Inst/clk_out1_50
    SLICE_X34Y41         FDRE                                         r  picorv32Inst/cpu_state_reg[1]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.120     1.867    picorv32Inst/cpu_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 picorv32Inst/count_instr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/count_instr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.564     1.486    picorv32Inst/clk_out1_50
    SLICE_X33Y49         FDRE                                         r  picorv32Inst/count_instr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  picorv32Inst/count_instr_reg[23]/Q
                         net (fo=2, routed)           0.119     1.746    picorv32Inst/count_instr_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  picorv32Inst/count_instr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    picorv32Inst/count_instr_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  picorv32Inst/count_instr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    picorv32Inst/count_instr_reg[24]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  picorv32Inst/count_instr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.997    picorv32Inst/clk_out1_50
    SLICE_X33Y50         FDRE                                         r  picorv32Inst/count_instr_reg[24]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    picorv32Inst/count_instr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 picorv32Inst/count_cycle_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/count_cycle_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.564     1.486    picorv32Inst/clk_out1_50
    SLICE_X31Y49         FDRE                                         r  picorv32Inst/count_cycle_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  picorv32Inst/count_cycle_reg[27]/Q
                         net (fo=2, routed)           0.120     1.747    picorv32Inst/count_cycle_reg[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  picorv32Inst/count_cycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    picorv32Inst/count_cycle_reg[24]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  picorv32Inst/count_cycle_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    picorv32Inst/count_cycle_reg[28]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  picorv32Inst/count_cycle_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.997    picorv32Inst/clk_out1_50
    SLICE_X31Y50         FDRE                                         r  picorv32Inst/count_cycle_reg[28]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    picorv32Inst/count_cycle_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 picorv32Inst/count_instr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/count_instr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.564     1.486    picorv32Inst/clk_out1_50
    SLICE_X33Y49         FDRE                                         r  picorv32Inst/count_instr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  picorv32Inst/count_instr_reg[23]/Q
                         net (fo=2, routed)           0.119     1.746    picorv32Inst/count_instr_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  picorv32Inst/count_instr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    picorv32Inst/count_instr_reg[20]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  picorv32Inst/count_instr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    picorv32Inst/count_instr_reg[24]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  picorv32Inst/count_instr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.997    picorv32Inst/clk_out1_50
    SLICE_X33Y50         FDRE                                         r  picorv32Inst/count_instr_reg[26]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    picorv32Inst/count_instr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 picorv32Inst/count_cycle_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32Inst/count_cycle_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.564     1.486    picorv32Inst/clk_out1_50
    SLICE_X31Y49         FDRE                                         r  picorv32Inst/count_cycle_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  picorv32Inst/count_cycle_reg[27]/Q
                         net (fo=2, routed)           0.120     1.747    picorv32Inst/count_cycle_reg[27]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  picorv32Inst/count_cycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    picorv32Inst/count_cycle_reg[24]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  picorv32Inst/count_cycle_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    picorv32Inst/count_cycle_reg[28]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  picorv32Inst/count_cycle_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.997    picorv32Inst/clk_out1_50
    SLICE_X31Y50         FDRE                                         r  picorv32Inst/count_cycle_reg[30]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.858    picorv32Inst/count_cycle_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_50_clockingSystem
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y22      picorv32Inst/pcpi_mul/rd_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y17      picorv32Inst/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y40     picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_100_clockingSystem
  To Clock:  clk_out2_100_clockingSystem

Setup :            0  Failing Endpoints,  Worst Slack        5.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.952ns (23.920%)  route 3.028ns (76.080%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563     5.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.595     6.175    picorv32Inst/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.299 f  picorv32Inst/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.590     6.889    picorv32Inst/mem_rdata_q[14]_i_5_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.013 f  picorv32Inst/dataToSend[7]_i_2/O
                         net (fo=4, routed)           0.461     7.473    picorv32Inst/UARTInst/dataReceivedReadAcknowledge
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.723     8.321    picorv32Inst/mem_wstrb_reg[2]_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.659     9.103    UARTInst/dout_reg[7]_0
    SLICE_X42Y35         FDRE                                         r  UARTInst/dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.442    14.823    UARTInst/clk_out2_100
    SLICE_X42Y35         FDRE                                         r  UARTInst/dout_reg[5]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.074    15.023    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    14.499    UARTInst/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.952ns (23.920%)  route 3.028ns (76.080%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563     5.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.595     6.175    picorv32Inst/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.299 f  picorv32Inst/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.590     6.889    picorv32Inst/mem_rdata_q[14]_i_5_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.013 f  picorv32Inst/dataToSend[7]_i_2/O
                         net (fo=4, routed)           0.461     7.473    picorv32Inst/UARTInst/dataReceivedReadAcknowledge
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.723     8.321    picorv32Inst/mem_wstrb_reg[2]_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.659     9.103    UARTInst/dout_reg[7]_0
    SLICE_X42Y35         FDRE                                         r  UARTInst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.442    14.823    UARTInst/clk_out2_100
    SLICE_X42Y35         FDRE                                         r  UARTInst/dout_reg[6]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.074    15.023    
    SLICE_X42Y35         FDRE (Setup_fdre_C_R)       -0.524    14.499    UARTInst/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 UARTInst/rxBaudCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.334ns (30.569%)  route 3.030ns (69.431%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.550     5.110    UARTInst/clk_out2_100
    SLICE_X34Y28         FDRE                                         r  UARTInst/rxBaudCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  UARTInst/rxBaudCounter_reg[4]/Q
                         net (fo=3, routed)           0.846     6.475    UARTInst/rxBaudCounter_reg_n_0_[4]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.416     7.014    UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.138 f  UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.443     7.582    UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.706 f  UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.802     8.508    UARTInst/neqOp
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.626 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.522     9.148    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.326     9.474 r  UARTInst/rxdSyncInst/rxBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000     9.474    UARTInst/rxdSyncInst_n_6
    SLICE_X39Y31         FDRE                                         r  UARTInst/rxBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.435    14.816    UARTInst/clk_out2_100
    SLICE_X39Y31         FDRE                                         r  UARTInst/rxBuffer_reg[4]/C
                         clock pessimism              0.187    15.003    
                         clock uncertainty           -0.074    14.930    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    14.959    UARTInst/rxBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.952ns (23.920%)  route 3.028ns (76.080%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563     5.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.595     6.175    picorv32Inst/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.299 f  picorv32Inst/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.590     6.889    picorv32Inst/mem_rdata_q[14]_i_5_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.013 f  picorv32Inst/dataToSend[7]_i_2/O
                         net (fo=4, routed)           0.461     7.473    picorv32Inst/UARTInst/dataReceivedReadAcknowledge
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.723     8.321    picorv32Inst/mem_wstrb_reg[2]_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.659     9.103    UARTInst/dout_reg[7]_0
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.442    14.823    UARTInst/clk_out2_100
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[2]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.074    15.023    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    UARTInst/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.952ns (23.920%)  route 3.028ns (76.080%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563     5.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.595     6.175    picorv32Inst/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.299 f  picorv32Inst/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.590     6.889    picorv32Inst/mem_rdata_q[14]_i_5_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.013 f  picorv32Inst/dataToSend[7]_i_2/O
                         net (fo=4, routed)           0.461     7.473    picorv32Inst/UARTInst/dataReceivedReadAcknowledge
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.723     8.321    picorv32Inst/mem_wstrb_reg[2]_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.659     9.103    UARTInst/dout_reg[7]_0
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.442    14.823    UARTInst/clk_out2_100
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[3]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.074    15.023    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    UARTInst/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.952ns (23.920%)  route 3.028ns (76.080%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563     5.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.595     6.175    picorv32Inst/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.299 f  picorv32Inst/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.590     6.889    picorv32Inst/mem_rdata_q[14]_i_5_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.013 f  picorv32Inst/dataToSend[7]_i_2/O
                         net (fo=4, routed)           0.461     7.473    picorv32Inst/UARTInst/dataReceivedReadAcknowledge
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.723     8.321    picorv32Inst/mem_wstrb_reg[2]_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.659     9.103    UARTInst/dout_reg[7]_0
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.442    14.823    UARTInst/clk_out2_100
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[4]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.074    15.023    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    UARTInst/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.952ns (23.920%)  route 3.028ns (76.080%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563     5.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.595     6.175    picorv32Inst/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.299 f  picorv32Inst/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.590     6.889    picorv32Inst/mem_rdata_q[14]_i_5_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.013 f  picorv32Inst/dataToSend[7]_i_2/O
                         net (fo=4, routed)           0.461     7.473    picorv32Inst/UARTInst/dataReceivedReadAcknowledge
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.597 r  picorv32Inst/dout[7]_i_2/O
                         net (fo=9, routed)           0.723     8.321    picorv32Inst/mem_wstrb_reg[2]_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.445 r  picorv32Inst/dout[7]_i_1/O
                         net (fo=6, routed)           0.659     9.103    UARTInst/dout_reg[7]_0
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.442    14.823    UARTInst/clk_out2_100
    SLICE_X43Y35         FDRE                                         r  UARTInst/dout_reg[7]/C
                         clock pessimism              0.273    15.096    
                         clock uncertainty           -0.074    15.023    
    SLICE_X43Y35         FDRE (Setup_fdre_C_R)       -0.429    14.594    UARTInst/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 UARTInst/rxBaudCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.334ns (30.521%)  route 3.037ns (69.480%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.550     5.110    UARTInst/clk_out2_100
    SLICE_X34Y28         FDRE                                         r  UARTInst/rxBaudCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  UARTInst/rxBaudCounter_reg[4]/Q
                         net (fo=3, routed)           0.846     6.475    UARTInst/rxBaudCounter_reg_n_0_[4]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.416     7.014    UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.138 f  UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.443     7.582    UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.706 f  UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.802     8.508    UARTInst/neqOp
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.626 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.529     9.155    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.326     9.481 r  UARTInst/rxdSyncInst/rxBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     9.481    UARTInst/rxdSyncInst_n_8
    SLICE_X38Y31         FDRE                                         r  UARTInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.435    14.816    UARTInst/clk_out2_100
    SLICE_X38Y31         FDRE                                         r  UARTInst/rxBuffer_reg[1]/C
                         clock pessimism              0.187    15.003    
                         clock uncertainty           -0.074    14.930    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.079    15.009    UARTInst/rxBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 UARTInst/rxBaudCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.334ns (30.916%)  route 2.981ns (69.084%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.550     5.110    UARTInst/clk_out2_100
    SLICE_X34Y28         FDRE                                         r  UARTInst/rxBaudCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  UARTInst/rxBaudCounter_reg[4]/Q
                         net (fo=3, routed)           0.846     6.475    UARTInst/rxBaudCounter_reg_n_0_[4]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.416     7.014    UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.138 f  UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.443     7.582    UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.706 f  UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.802     8.508    UARTInst/neqOp
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.626 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.473     9.099    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.326     9.425 r  UARTInst/rxdSyncInst/rxBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     9.425    UARTInst/rxdSyncInst_n_4
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.434    14.815    UARTInst/clk_out2_100
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[6]/C
                         clock pessimism              0.187    15.002    
                         clock uncertainty           -0.074    14.929    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.032    14.961    UARTInst/rxBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 UARTInst/rxBaudCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.334ns (30.952%)  route 2.976ns (69.048%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.550     5.110    UARTInst/clk_out2_100
    SLICE_X34Y28         FDRE                                         r  UARTInst/rxBaudCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  UARTInst/rxBaudCounter_reg[4]/Q
                         net (fo=3, routed)           0.846     6.475    UARTInst/rxBaudCounter_reg_n_0_[4]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  UARTInst/FSM_sequential_rxState[3]_i_6/O
                         net (fo=1, routed)           0.416     7.014    UARTInst/FSM_sequential_rxState[3]_i_6_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.138 f  UARTInst/FSM_sequential_rxState[3]_i_5/O
                         net (fo=1, routed)           0.443     7.582    UARTInst/FSM_sequential_rxState[3]_i_5_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.706 f  UARTInst/FSM_sequential_rxState[3]_i_3/O
                         net (fo=21, routed)          0.802     8.508    UARTInst/neqOp
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.118     8.626 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.468     9.094    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.326     9.420 r  UARTInst/rxdSyncInst/rxBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000     9.420    UARTInst/rxdSyncInst_n_5
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.434    14.815    UARTInst/clk_out2_100
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[5]/C
                         clock pessimism              0.187    15.002    
                         clock uncertainty           -0.074    14.929    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.031    14.960    UARTInst/rxBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.558     1.480    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y30         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.164     1.785    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.869     2.036    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.537    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.720    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 gpoRegister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.277%)  route 0.233ns (52.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.164     1.646 r  gpoRegister_reg[0]/Q
                         net (fo=2, routed)           0.233     1.879    picorv32Inst/registersDoutForCPU_reg[31][0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.924 r  picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     1.924    picorv32Inst_n_89
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.827     1.993    clkd2_100
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091     1.835    registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.984%)  route 0.221ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.558     1.480    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y30         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.221     1.841    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.869     2.036    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.537    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.720    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.557     1.479    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.676    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X41Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.825     1.991    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.075     1.554    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.648%)  route 0.224ns (61.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.557     1.479    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y29         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.224     1.843    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.869     2.036    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.537    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.720    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.889%)  route 0.231ns (62.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.558     1.480    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y30         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.231     1.852    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.869     2.036    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y12         RAMB18E1                                     r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.537    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.720    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.557     1.479    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clk
    SLICE_X39Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.122     1.742    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X38Y32         SRL16E                                       r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.824     1.990    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clk
    SLICE_X38Y32         SRL16E                                       r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.492    
    SLICE_X38Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.609    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpoRegister_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registersDoutForCPU_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.564     1.486    clkd2_100
    SLICE_X51Y38         FDRE                                         r  gpoRegister_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  gpoRegister_reg[12]/Q
                         net (fo=1, routed)           0.087     1.714    picorv32Inst/registersDoutForCPU_reg[31][12]
    SLICE_X50Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  picorv32Inst/registersDoutForCPU[12]_i_1/O
                         net (fo=1, routed)           0.000     1.759    picorv32Inst_n_77
    SLICE_X50Y38         FDRE                                         r  registersDoutForCPU_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.835     2.001    clkd2_100
    SLICE_X50Y38         FDRE                                         r  registersDoutForCPU_reg[12]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.120     1.619    registersDoutForCPU_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.555     1.477    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y29         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.078     1.696    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X47Y29         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.823     1.989    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y29         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.075     1.552    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 gpoRegister_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registersDoutForCPU_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.246ns (48.863%)  route 0.257ns (51.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.148     1.630 r  gpoRegister_reg[6]/Q
                         net (fo=2, routed)           0.257     1.887    picorv32Inst/registersDoutForCPU_reg[31][6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I4_O)        0.098     1.985 r  picorv32Inst/registersDoutForCPU[6]_i_1/O
                         net (fo=1, routed)           0.000     1.985    picorv32Inst_n_83
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.830     1.996    clkd2_100
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[6]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092     1.839    registersDoutForCPU_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_100_clockingSystem
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12     UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12     UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clockingSystemInst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y38     gpoRegister_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y37     gpoRegister_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y36     gpoRegister_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y38     gpoRegister_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y37     gpoRegister_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y38     gpoRegister_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y32     UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y32     UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     gpoRegister_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     gpoRegister_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37     gpoRegister_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37     gpoRegister_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36     gpoRegister_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36     gpoRegister_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y38     gpoRegister_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y38     gpoRegister_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y32     UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y32     UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     gpoRegister_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     gpoRegister_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37     gpoRegister_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37     gpoRegister_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36     gpoRegister_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36     gpoRegister_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y38     gpoRegister_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y38     gpoRegister_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_25_clockingHDMI
  To Clock:  clk_out3_25_clockingHDMI

Setup :            0  Failing Endpoints,  Worst Slack       31.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.988ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutLetterColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 3.054ns (38.971%)  route 4.783ns (61.029%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 44.816 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.595     9.208    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][2]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.777    11.109    pixelGenInst/doutb[26]
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.259 r  pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.411    12.669    pixelGenInst/videoRamBDout__0[10]
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.326    12.995 r  pixelGenInst/pgLutLetterColor[7]_i_1/O
                         net (fo=1, routed)           0.000    12.995    pixelGenInst/pgLutLetterColor[7]
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.436    44.816    pixelGenInst/clk_out3_25
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[7]/C
                         clock pessimism              0.179    44.995    
                         clock uncertainty           -0.091    44.904    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.079    44.983    pixelGenInst/pgLutLetterColor_reg[7]
  -------------------------------------------------------------------
                         required time                         44.983    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                 31.988    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutLetterColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 3.054ns (39.066%)  route 4.764ns (60.934%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 44.816 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.595     9.208    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][2]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.777    11.109    pixelGenInst/doutb[26]
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.259 r  pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.392    12.650    pixelGenInst/videoRamBDout__0[10]
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.326    12.976 r  pixelGenInst/pgLutLetterColor[23]_i_1/O
                         net (fo=1, routed)           0.000    12.976    pixelGenInst/pgLutLetterColor[23]
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.436    44.816    pixelGenInst/clk_out3_25
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[23]/C
                         clock pessimism              0.179    44.995    
                         clock uncertainty           -0.091    44.904    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.079    44.983    pixelGenInst/pgLutLetterColor_reg[23]
  -------------------------------------------------------------------
                         required time                         44.983    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                 32.007    

Slack (MET) :             32.080ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutBackgroundColor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 3.056ns (39.688%)  route 4.644ns (60.312%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.595     5.155    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.609 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.144     8.753    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X49Y29         LUT3 (Prop_lut3_I0_O)        0.152     8.905 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=3, routed)           1.769    10.674    pixelGenInst/doutb[31]
    SLICE_X48Y52         LUT3 (Prop_lut3_I0_O)        0.326    11.000 r  pixelGenInst/pgLutBackgroundColor[23]_i_2/O
                         net (fo=7, routed)           1.731    12.731    pixelGenInst/videoRamBDout__0[15]
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.855 r  pixelGenInst/pgLutBackgroundColor[5]_i_1/O
                         net (fo=1, routed)           0.000    12.855    pixelGenInst/pgLutBackgroundColor[5]
    SLICE_X43Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.437    44.817    pixelGenInst/clk_out3_25
    SLICE_X43Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[5]/C
                         clock pessimism              0.179    44.996    
                         clock uncertainty           -0.091    44.905    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.029    44.934    pixelGenInst/pgLutBackgroundColor_reg[5]
  -------------------------------------------------------------------
                         required time                         44.934    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 32.080    

Slack (MET) :             32.125ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutBackgroundColor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 3.029ns (39.345%)  route 4.669ns (60.655%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.418     9.030    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][4]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.154 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=4, routed)           1.802    10.957    pixelGenInst/doutb[28]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.119    11.076 r  pixelGenInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           1.449    12.525    pixelGenInst/videoRamBDout__0[12]
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.332    12.857 r  pixelGenInst/pgLutBackgroundColor[13]_i_1/O
                         net (fo=1, routed)           0.000    12.857    pixelGenInst/pgLutBackgroundColor[13]
    SLICE_X42Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.437    44.817    pixelGenInst/clk_out3_25
    SLICE_X42Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[13]/C
                         clock pessimism              0.179    44.996    
                         clock uncertainty           -0.091    44.905    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.077    44.982    pixelGenInst/pgLutBackgroundColor_reg[13]
  -------------------------------------------------------------------
                         required time                         44.982    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                 32.125    

Slack (MET) :             32.134ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutLetterColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 3.054ns (39.971%)  route 4.587ns (60.029%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 44.816 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.595     9.208    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][2]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.777    11.109    pixelGenInst/doutb[26]
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.259 r  pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.215    12.473    pixelGenInst/videoRamBDout__0[10]
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.326    12.799 r  pixelGenInst/pgLutLetterColor[16]_i_1/O
                         net (fo=1, routed)           0.000    12.799    pixelGenInst/pgLutLetterColor[16]
    SLICE_X43Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.436    44.816    pixelGenInst/clk_out3_25
    SLICE_X43Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[16]/C
                         clock pessimism              0.179    44.995    
                         clock uncertainty           -0.091    44.904    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.029    44.933    pixelGenInst/pgLutLetterColor_reg[16]
  -------------------------------------------------------------------
                         required time                         44.933    
                         arrival time                         -12.799    
  -------------------------------------------------------------------
                         slack                                 32.134    

Slack (MET) :             32.282ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutBackgroundColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 3.029ns (40.408%)  route 4.467ns (59.592%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.418     9.030    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][4]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.154 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[28]_INST_0/O
                         net (fo=4, routed)           1.802    10.957    pixelGenInst/doutb[28]
    SLICE_X48Y55         LUT3 (Prop_lut3_I0_O)        0.119    11.076 r  pixelGenInst/pgLutBackgroundColor[23]_i_4/O
                         net (fo=6, routed)           1.247    12.323    pixelGenInst/videoRamBDout__0[12]
    SLICE_X43Y56         LUT6 (Prop_lut6_I2_O)        0.332    12.655 r  pixelGenInst/pgLutBackgroundColor[7]_i_1/O
                         net (fo=1, routed)           0.000    12.655    pixelGenInst/pgLutBackgroundColor[7]
    SLICE_X43Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.437    44.817    pixelGenInst/clk_out3_25
    SLICE_X43Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[7]/C
                         clock pessimism              0.179    44.996    
                         clock uncertainty           -0.091    44.905    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.031    44.936    pixelGenInst/pgLutBackgroundColor_reg[7]
  -------------------------------------------------------------------
                         required time                         44.936    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                 32.282    

Slack (MET) :             32.298ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutBackgroundColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 3.054ns (40.570%)  route 4.474ns (59.430%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.399     9.011    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][6]
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.135 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[30]_INST_0/O
                         net (fo=3, routed)           1.538    10.673    pixelGenInst/doutb[30]
    SLICE_X48Y52         LUT3 (Prop_lut3_I0_O)        0.150    10.823 r  pixelGenInst/pgLutBackgroundColor[23]_i_3/O
                         net (fo=7, routed)           1.537    12.360    pixelGenInst/videoRamBDout__0[14]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.326    12.686 r  pixelGenInst/pgLutBackgroundColor[23]_i_1/O
                         net (fo=1, routed)           0.000    12.686    pixelGenInst/pgLutBackgroundColor[23]
    SLICE_X42Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.437    44.817    pixelGenInst/clk_out3_25
    SLICE_X42Y56         FDRE                                         r  pixelGenInst/pgLutBackgroundColor_reg[23]/C
                         clock pessimism              0.179    44.996    
                         clock uncertainty           -0.091    44.905    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.079    44.984    pixelGenInst/pgLutBackgroundColor_reg[23]
  -------------------------------------------------------------------
                         required time                         44.984    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                 32.298    

Slack (MET) :             32.392ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutLetterColor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 3.054ns (41.084%)  route 4.380ns (58.916%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.595     9.208    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][2]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.777    11.109    pixelGenInst/doutb[26]
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.259 r  pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.008    12.266    pixelGenInst/videoRamBDout__0[10]
    SLICE_X42Y56         LUT6 (Prop_lut6_I1_O)        0.326    12.592 r  pixelGenInst/pgLutLetterColor[6]_i_1/O
                         net (fo=1, routed)           0.000    12.592    pixelGenInst/pgLutLetterColor[6]
    SLICE_X42Y56         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.437    44.817    pixelGenInst/clk_out3_25
    SLICE_X42Y56         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[6]/C
                         clock pessimism              0.179    44.996    
                         clock uncertainty           -0.091    44.905    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.079    44.984    pixelGenInst/pgLutLetterColor_reg[6]
  -------------------------------------------------------------------
                         required time                         44.984    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 32.392    

Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutLetterColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 3.054ns (41.084%)  route 4.380ns (58.916%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 44.816 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.595     9.208    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][2]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.777    11.109    pixelGenInst/doutb[26]
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.259 r  pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           1.008    12.266    pixelGenInst/videoRamBDout__0[10]
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.326    12.592 r  pixelGenInst/pgLutLetterColor[22]_i_1/O
                         net (fo=1, routed)           0.000    12.592    pixelGenInst/pgLutLetterColor[22]
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.436    44.816    pixelGenInst/clk_out3_25
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[22]/C
                         clock pessimism              0.179    44.995    
                         clock uncertainty           -0.091    44.904    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081    44.985    pixelGenInst/pgLutLetterColor_reg[22]
  -------------------------------------------------------------------
                         required time                         44.985    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.400ns  (required time - arrival time)
  Source:                 systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixelGenInst/pgLutLetterColor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 3.054ns (41.145%)  route 4.369ns (58.855%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 44.816 - 40.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.599     5.159    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.613 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.595     9.208    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][2]
    SLICE_X48Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.332 r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=3, routed)           1.777    11.109    pixelGenInst/doutb[26]
    SLICE_X48Y54         LUT3 (Prop_lut3_I0_O)        0.150    11.259 r  pixelGenInst/pgLutLetterColor[23]_i_3/O
                         net (fo=7, routed)           0.997    12.255    pixelGenInst/videoRamBDout__0[10]
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.326    12.581 r  pixelGenInst/pgLutLetterColor[14]_i_1/O
                         net (fo=1, routed)           0.000    12.581    pixelGenInst/pgLutLetterColor[14]
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.436    44.816    pixelGenInst/clk_out3_25
    SLICE_X42Y57         FDRE                                         r  pixelGenInst/pgLutLetterColor_reg[14]/C
                         clock pessimism              0.179    44.995    
                         clock uncertainty           -0.091    44.904    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.077    44.981    pixelGenInst/pgLutLetterColor_reg[14]
  -------------------------------------------------------------------
                         required time                         44.981    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                 32.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pixelGenInst/pgHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dviHsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.788%)  route 0.213ns (60.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.554     1.476    pixelGenInst/clk_out3_25
    SLICE_X37Y68         FDRE                                         r  pixelGenInst/pgHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixelGenInst/pgHSync_reg/Q
                         net (fo=1, routed)           0.213     1.830    pgHSync
    SLICE_X33Y67         FDRE                                         r  dviHsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.821     1.988    clkd1_25
    SLICE_X33Y67         FDRE                                         r  dviHsync_reg/C
                         clock pessimism             -0.250     1.739    
    SLICE_X33Y67         FDRE (Hold_fdre_C_D)         0.070     1.809    dviHsync_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dviVsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.888%)  route 0.252ns (64.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.557     1.479    pixelGenInst/clk_out3_25
    SLICE_X41Y65         FDRE                                         r  pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixelGenInst/pgVSync_reg/Q
                         net (fo=7, routed)           0.252     1.872    pgVSync
    SLICE_X33Y65         FDRE                                         r  dviVsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.823     1.990    clkd1_25
    SLICE_X33Y65         FDRE                                         r  dviVsync_reg/C
                         clock pessimism             -0.250     1.741    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.070     1.811    dviVsync_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dviBlank_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/TDMS_encoder_red/encoded_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.873%)  route 0.179ns (52.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.556     1.478    clkd1_25
    SLICE_X38Y66         FDSE                                         r  dviBlank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDSE (Prop_fdse_C_Q)         0.164     1.642 r  dviBlank_reg/Q
                         net (fo=42, routed)          0.179     1.820    dvidInst/TDMS_encoder_red/dviBlank
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.822     1.988    dvidInst/TDMS_encoder_red/clk_out3_25
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[3]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y66         FDRE (Hold_fdre_C_R)         0.009     1.748    dvidInst/TDMS_encoder_red/encoded_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dviBlank_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/TDMS_encoder_red/encoded_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.873%)  route 0.179ns (52.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.556     1.478    clkd1_25
    SLICE_X38Y66         FDSE                                         r  dviBlank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDSE (Prop_fdse_C_Q)         0.164     1.642 r  dviBlank_reg/Q
                         net (fo=42, routed)          0.179     1.820    dvidInst/TDMS_encoder_red/dviBlank
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.822     1.988    dvidInst/TDMS_encoder_red/clk_out3_25
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[5]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y66         FDRE (Hold_fdre_C_R)         0.009     1.748    dvidInst/TDMS_encoder_red/encoded_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dviRed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/TDMS_encoder_red/encoded_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.383%)  route 0.299ns (61.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.558     1.480    clkd1_25
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  dviRed_reg[6]/Q
                         net (fo=30, routed)          0.299     1.919    dvidInst/TDMS_encoder_red/encoded_reg[3]_0[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.964 r  dvidInst/TDMS_encoder_red/encoded[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.964    dvidInst/TDMS_encoder_red/encoded[3]_i_1__0_n_0
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.822     1.988    dvidInst/TDMS_encoder_red/clk_out3_25
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[3]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.120     1.859    dvidInst/TDMS_encoder_red/encoded_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_blue/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.552     1.474    dvidInst/TDMS_encoder_blue/clk_out3_25
    SLICE_X31Y70         FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dvidInst/TDMS_encoder_blue/encoded_reg[3]/Q
                         net (fo=1, routed)           0.056     1.671    dvidInst/TDMS_encoder_blue_n_5
    SLICE_X31Y70         FDRE                                         r  dvidInst/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.818     1.985    dvidInst/clk_out3_25
    SLICE_X31Y70         FDRE                                         r  dvidInst/latched_blue_reg[3]/C
                         clock pessimism             -0.511     1.474    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.075     1.549    dvidInst/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dviRed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/TDMS_encoder_red/encoded_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.323%)  route 0.326ns (63.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.558     1.480    clkd1_25
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  dviRed_reg[6]/Q
                         net (fo=30, routed)          0.326     1.947    dvidInst/TDMS_encoder_red/encoded_reg[3]_0[2]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.992 r  dvidInst/TDMS_encoder_red/encoded[5]_i_1/O
                         net (fo=1, routed)           0.000     1.992    dvidInst/TDMS_encoder_red/encoded[5]_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.822     1.988    dvidInst/TDMS_encoder_red/clk_out3_25
    SLICE_X34Y66         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[5]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.121     1.860    dvidInst/TDMS_encoder_red/encoded_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pixelGenInst/videoRamBA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.401%)  route 0.488ns (77.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.561     1.483    pixelGenInst/clk_out3_25
    SLICE_X29Y39         FDRE                                         r  pixelGenInst/videoRamBA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pixelGenInst/videoRamBA_reg[1]/Q
                         net (fo=8, routed)           0.488     2.112    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.877     2.044    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.250     1.794    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.977    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 pixelGenInst/videoRamBA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.371%)  route 0.489ns (77.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.561     1.483    pixelGenInst/clk_out3_25
    SLICE_X29Y39         FDRE                                         r  pixelGenInst/videoRamBA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pixelGenInst/videoRamBA_reg[5]/Q
                         net (fo=8, routed)           0.489     2.113    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.877     2.044    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.250     1.794    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.977    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pixelGenInst/videoRamBA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.343%)  route 0.490ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.561     1.483    pixelGenInst/clk_out3_25
    SLICE_X29Y38         FDRE                                         r  pixelGenInst/videoRamBA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pixelGenInst/videoRamBA_reg[3]/Q
                         net (fo=8, routed)           0.490     2.114    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.877     2.044    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.250     1.794    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.977    systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_25_clockingHDMI
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y22     fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y66     dviBlank_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y66     dviBlank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y66     dviBlank_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y66     dviBlank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y62     dviBlue_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y64     dviBlue_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockingHDMI
  To Clock:  clkfbout_clockingHDMI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockingHDMI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockingHDMIInst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clockingHDMIInst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clockingSystem
  To Clock:  clkfbout_clockingSystem

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clockingSystem
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockingSystemInst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clockingSystemInst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clockingSystemInst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_25_clockingHDMI
  To Clock:  clk_out1_125_clockingHDMI

Setup :            0  Failing Endpoints,  Worst Slack        5.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.743ns (31.109%)  route 1.645ns (68.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.540     5.100    dvidInst/clk_out3_25
    SLICE_X33Y70         FDRE                                         r  dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           1.645     7.164    dvidInst/latched_blue[7]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.324     7.488 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     7.488    dvidInst/shift_blue[7]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism              0.095    12.897    
                         clock uncertainty           -0.211    12.686    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.118    12.804    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.580ns (24.848%)  route 1.754ns (75.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.540     5.100    dvidInst/clk_out3_25
    SLICE_X32Y70         FDRE                                         r  dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           1.754     7.310    dvidInst/latched_blue[6]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.124     7.434 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.434    dvidInst/shift_blue[6]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.095    12.897    
                         clock uncertainty           -0.211    12.686    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.081    12.767    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.456ns (21.155%)  route 1.700ns (78.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 12.801 - 8.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.535     5.095    dvidInst/clk_out3_25
    SLICE_X36Y73         FDRE                                         r  dvidInst/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  dvidInst/latched_green_reg[9]/Q
                         net (fo=1, routed)           1.700     7.250    dvidInst/latched_green[9]
    SLICE_X36Y72         FDRE                                         r  dvidInst/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.421    12.801    dvidInst/clk_out1_125
    SLICE_X36Y72         FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.095    12.896    
                         clock uncertainty           -0.211    12.685    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)       -0.067    12.618    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.779%)  route 1.670ns (74.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 12.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.537     5.097    dvidInst/clk_out3_25
    SLICE_X40Y72         FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=2, routed)           1.670     7.223    dvidInst/latched_green[2]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.124     7.347 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     7.347    dvidInst/shift_green[2]
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.423    12.803    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.095    12.898    
                         clock uncertainty           -0.211    12.687    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.031    12.718    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.608ns (26.691%)  route 1.670ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 12.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.537     5.097    dvidInst/clk_out3_25
    SLICE_X40Y72         FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=2, routed)           1.670     7.223    dvidInst/latched_green[2]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.152     7.375 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.375    dvidInst/shift_green[4]
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.423    12.803    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.095    12.898    
                         clock uncertainty           -0.211    12.687    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.075    12.762    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.718ns (31.718%)  route 1.546ns (68.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.540     5.100    dvidInst/clk_out3_25
    SLICE_X31Y70         FDRE                                         r  dvidInst/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.419     5.519 r  dvidInst/latched_blue_reg[3]/Q
                         net (fo=1, routed)           1.546     7.064    dvidInst/latched_blue[3]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.299     7.363 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     7.363    dvidInst/shift_blue[3]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism              0.095    12.897    
                         clock uncertainty           -0.211    12.686    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.077    12.763    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.580ns (25.635%)  route 1.682ns (74.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.539     5.099    dvidInst/clk_out3_25
    SLICE_X33Y71         FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=2, routed)           1.682     7.237    dvidInst/latched_red[2]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.124     7.361 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.361    dvidInst/shift_red[2]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism              0.095    12.897    
                         clock uncertainty           -0.211    12.686    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.079    12.765    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.642ns (29.021%)  route 1.570ns (70.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 12.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.537     5.097    dvidInst/clk_out3_25
    SLICE_X42Y72         FDRE                                         r  dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  dvidInst/latched_green_reg[1]/Q
                         net (fo=2, routed)           1.570     7.185    dvidInst/latched_green[1]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.124     7.309 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     7.309    dvidInst/shift_green[3]
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.423    12.803    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism              0.095    12.898    
                         clock uncertainty           -0.211    12.687    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.031    12.718    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.613ns (26.704%)  route 1.682ns (73.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 12.802 - 8.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.539     5.099    dvidInst/clk_out3_25
    SLICE_X33Y71         FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=2, routed)           1.682     7.237    dvidInst/latched_red[2]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.157     7.394 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.394    dvidInst/shift_red[4]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.422    12.802    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism              0.095    12.897    
                         clock uncertainty           -0.211    12.686    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.118    12.804    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_125_clockingHDMI rise@8.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.670ns (29.789%)  route 1.579ns (70.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 12.803 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.537     5.097    dvidInst/clk_out3_25
    SLICE_X42Y72         FDRE                                         r  dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.615 r  dvidInst/latched_green_reg[1]/Q
                         net (fo=2, routed)           1.579     7.194    dvidInst/latched_green[1]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.152     7.346 r  dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.346    dvidInst/shift_green[1]
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      8.000     8.000 r  
    H4                                                0.000     8.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     8.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     9.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    11.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    12.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     9.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    11.290    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.381 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.423    12.803    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[1]/C
                         clock pessimism              0.095    12.898    
                         clock uncertainty           -0.211    12.687    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.075    12.762    dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  5.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.228ns (29.354%)  route 0.549ns (70.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.551     1.473    dvidInst/clk_out3_25
    SLICE_X32Y71         FDRE                                         r  dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dvidInst/latched_blue_reg[2]/Q
                         net (fo=2, routed)           0.549     2.149    dvidInst/latched_blue[2]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.100     2.249 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.249    dvidInst/shift_blue[4]
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.815     1.982    dvidInst/clk_out1_125
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.197     1.785    
                         clock uncertainty            0.211     1.996    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.131     2.127    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.246ns (31.816%)  route 0.527ns (68.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.554     1.476    dvidInst/clk_out3_25
    SLICE_X34Y67         FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           0.527     2.151    dvidInst/latched_red[3]
    SLICE_X34Y69         LUT3 (Prop_lut3_I2_O)        0.098     2.249 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.249    dvidInst/shift_red[3]
    SLICE_X34Y69         FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.818     1.985    dvidInst/clk_out1_125
    SLICE_X34Y69         FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.197     1.788    
                         clock uncertainty            0.211     1.999    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.120     2.119    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.226ns (29.172%)  route 0.549ns (70.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.551     1.473    dvidInst/clk_out3_25
    SLICE_X32Y71         FDRE                                         r  dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dvidInst/latched_blue_reg[2]/Q
                         net (fo=2, routed)           0.549     2.149    dvidInst/latched_blue[2]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.098     2.247 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.247    dvidInst/shift_blue[2]
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.815     1.982    dvidInst/clk_out1_125
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism             -0.197     1.785    
                         clock uncertainty            0.211     1.996    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.121     2.117    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.799%)  route 0.543ns (72.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.551     1.473    dvidInst/clk_out3_25
    SLICE_X38Y72         FDRE                                         r  dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           0.543     2.180    dvidInst/latched_green[6]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.225 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.225    dvidInst/shift_green[6]
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.984    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.197     1.787    
                         clock uncertainty            0.211     1.998    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.092     2.090    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.209ns (27.234%)  route 0.558ns (72.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.551     1.473    dvidInst/clk_out3_25
    SLICE_X42Y72         FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.558     2.195    dvidInst/latched_green[5]
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.240 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     2.240    dvidInst/shift_green[5]
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.984    dvidInst/clk_out1_125
    SLICE_X41Y72         FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism             -0.197     1.787    
                         clock uncertainty            0.211     1.998    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.107     2.105    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.187ns (23.596%)  route 0.605ns (76.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.551     1.473    dvidInst/clk_out3_25
    SLICE_X33Y71         FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=2, routed)           0.605     2.219    dvidInst/latched_red[2]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.046     2.265 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.265    dvidInst/shift_red[4]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.983    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism             -0.197     1.786    
                         clock uncertainty            0.211     1.997    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.131     2.128    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.929%)  route 0.558ns (71.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.552     1.474    dvidInst/clk_out3_25
    SLICE_X31Y70         FDRE                                         r  dvidInst/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  dvidInst/latched_blue_reg[3]/Q
                         net (fo=1, routed)           0.558     2.159    dvidInst/latched_blue[3]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.099     2.258 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.258    dvidInst/shift_blue[3]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.983    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism             -0.197     1.786    
                         clock uncertainty            0.211     1.997    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.120     2.117    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.208ns (26.060%)  route 0.590ns (73.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.554     1.476    dvidInst/clk_out3_25
    SLICE_X34Y67         FDRE                                         r  dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           0.590     2.230    dvidInst/latched_red[5]
    SLICE_X34Y69         LUT3 (Prop_lut3_I2_O)        0.044     2.274 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.274    dvidInst/shift_red[5]
    SLICE_X34Y69         FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.818     1.985    dvidInst/clk_out1_125
    SLICE_X34Y69         FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism             -0.197     1.788    
                         clock uncertainty            0.211     1.999    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.131     2.130    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.500%)  route 0.605ns (76.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.551     1.473    dvidInst/clk_out3_25
    SLICE_X33Y71         FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=2, routed)           0.605     2.219    dvidInst/latched_red[2]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.045     2.264 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.264    dvidInst/shift_red[2]
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.983    dvidInst/clk_out1_125
    SLICE_X34Y71         FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism             -0.197     1.786    
                         clock uncertainty            0.211     1.997    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     2.118    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_125_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_125_clockingHDMI rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.535%)  route 0.604ns (76.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.551     1.473    dvidInst/clk_out3_25
    SLICE_X33Y71         FDRE                                         r  dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.604     2.218    dvidInst/latched_blue[0]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.263 r  dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.263    dvidInst/shift_blue[0]
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.815     1.982    dvidInst/clk_out1_125
    SLICE_X34Y72         FDRE                                         r  dvidInst/shift_blue_reg[0]/C
                         clock pessimism             -0.197     1.785    
                         clock uncertainty            0.211     1.996    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.120     2.116    dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_100_clockingSystem
  To Clock:  clk_out1_50_clockingSystem

Setup :            0  Failing Endpoints,  Worst Slack        4.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/pcpi_mul/rd_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.743ns  (logic 1.169ns (24.649%)  route 3.574ns (75.351%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.052    19.866    picorv32Inst/pcpi_mul/E[0]
    DSP48_X0Y17          DSP48E1                                      r  picorv32Inst/pcpi_mul/rd_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.541    24.921    picorv32Inst/pcpi_mul/clk_out1_50
    DSP48_X0Y17          DSP48E1                                      r  picorv32Inst/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.094    25.015    
                         clock uncertainty           -0.202    24.814    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    24.317    picorv32Inst/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                         24.317    
                         arrival time                         -19.866    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/pcpi_mul/rd0__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.601ns  (logic 1.169ns (25.405%)  route 3.432ns (74.595%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.911    19.725    picorv32Inst/pcpi_mul/E[0]
    DSP48_X0Y16          DSP48E1                                      r  picorv32Inst/pcpi_mul/rd0__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.540    24.920    picorv32Inst/pcpi_mul/clk_out1_50
    DSP48_X0Y16          DSP48E1                                      r  picorv32Inst/pcpi_mul/rd0__0/CLK
                         clock pessimism              0.094    25.014    
                         clock uncertainty           -0.202    24.813    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    24.316    picorv32Inst/pcpi_mul/rd0__0
  -------------------------------------------------------------------
                         required time                         24.316    
                         arrival time                         -19.725    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.599ns  (logic 1.169ns (25.419%)  route 3.430ns (74.581%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 24.827 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.909    19.722    picorv32Inst/pcpi_mul_n_41
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.446    24.827    picorv32Inst/clk_out1_50
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[28]/C
                         clock pessimism              0.094    24.921    
                         clock uncertainty           -0.202    24.719    
    SLICE_X36Y48         FDRE (Setup_fdre_C_CE)      -0.205    24.514    picorv32Inst/reg_op1_reg[28]
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.599ns  (logic 1.169ns (25.419%)  route 3.430ns (74.581%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 24.827 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.909    19.722    picorv32Inst/pcpi_mul_n_41
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.446    24.827    picorv32Inst/clk_out1_50
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[29]/C
                         clock pessimism              0.094    24.921    
                         clock uncertainty           -0.202    24.719    
    SLICE_X36Y48         FDRE (Setup_fdre_C_CE)      -0.205    24.514    picorv32Inst/reg_op1_reg[29]
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.599ns  (logic 1.169ns (25.419%)  route 3.430ns (74.581%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 24.827 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.909    19.722    picorv32Inst/pcpi_mul_n_41
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.446    24.827    picorv32Inst/clk_out1_50
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[30]/C
                         clock pessimism              0.094    24.921    
                         clock uncertainty           -0.202    24.719    
    SLICE_X36Y48         FDRE (Setup_fdre_C_CE)      -0.205    24.514    picorv32Inst/reg_op1_reg[30]
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.599ns  (logic 1.169ns (25.419%)  route 3.430ns (74.581%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 24.827 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.909    19.722    picorv32Inst/pcpi_mul_n_41
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.446    24.827    picorv32Inst/clk_out1_50
    SLICE_X36Y48         FDRE                                         r  picorv32Inst/reg_op1_reg[31]/C
                         clock pessimism              0.094    24.921    
                         clock uncertainty           -0.202    24.719    
    SLICE_X36Y48         FDRE (Setup_fdre_C_CE)      -0.205    24.514    picorv32Inst/reg_op1_reg[31]
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.592ns  (logic 1.169ns (25.459%)  route 3.423ns (74.541%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 24.828 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.901    19.715    picorv32Inst/pcpi_mul_n_41
    SLICE_X40Y45         FDRE                                         r  picorv32Inst/reg_op1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.447    24.828    picorv32Inst/clk_out1_50
    SLICE_X40Y45         FDRE                                         r  picorv32Inst/reg_op1_reg[20]/C
                         clock pessimism              0.094    24.922    
                         clock uncertainty           -0.202    24.720    
    SLICE_X40Y45         FDRE (Setup_fdre_C_CE)      -0.205    24.515    picorv32Inst/reg_op1_reg[20]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                         -19.715    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.592ns  (logic 1.169ns (25.459%)  route 3.423ns (74.541%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 24.828 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.901    19.715    picorv32Inst/pcpi_mul_n_41
    SLICE_X40Y45         FDRE                                         r  picorv32Inst/reg_op1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.447    24.828    picorv32Inst/clk_out1_50
    SLICE_X40Y45         FDRE                                         r  picorv32Inst/reg_op1_reg[22]/C
                         clock pessimism              0.094    24.922    
                         clock uncertainty           -0.202    24.720    
    SLICE_X40Y45         FDRE (Setup_fdre_C_CE)      -0.205    24.515    picorv32Inst/reg_op1_reg[22]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                         -19.715    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.581ns  (logic 1.169ns (25.517%)  route 3.412ns (74.483%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 24.827 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.891    19.704    picorv32Inst/pcpi_mul_n_41
    SLICE_X36Y47         FDRE                                         r  picorv32Inst/reg_op1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.446    24.827    picorv32Inst/clk_out1_50
    SLICE_X36Y47         FDRE                                         r  picorv32Inst/reg_op1_reg[21]/C
                         clock pessimism              0.094    24.921    
                         clock uncertainty           -0.202    24.719    
    SLICE_X36Y47         FDRE (Setup_fdre_C_CE)      -0.205    24.514    picorv32Inst/reg_op1_reg[21]
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                         -19.704    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_op1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_50_clockingSystem rise@20.000ns - clk_out2_100_clockingSystem rise@10.000ns)
  Data Path Delay:        4.581ns  (logic 1.169ns (25.517%)  route 3.412ns (74.483%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 24.827 - 20.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 15.123 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    11.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    13.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    15.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    11.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    13.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.563    15.123    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.456    15.579 r  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.795    16.374    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    16.498 r  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.762    17.260    picorv32Inst/pcpi_mul/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.384 f  picorv32Inst/pcpi_mul/decoder_trigger_i_2/O
                         net (fo=6, routed)           0.499    17.883    picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.117    18.000 f  picorv32Inst/pcpi_mul/rd0__0_i_20/O
                         net (fo=2, routed)           0.466    18.465    picorv32Inst/pcpi_mul/mem_do_rdata_reg
    SLICE_X33Y40         LUT6 (Prop_lut6_I5_O)        0.348    18.813 r  picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.891    19.704    picorv32Inst/pcpi_mul_n_41
    SLICE_X36Y47         FDRE                                         r  picorv32Inst/reg_op1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    21.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    23.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    24.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    21.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    23.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.446    24.827    picorv32Inst/clk_out1_50
    SLICE_X36Y47         FDRE                                         r  picorv32Inst/reg_op1_reg[23]/C
                         clock pessimism              0.094    24.921    
                         clock uncertainty           -0.202    24.719    
    SLICE_X36Y47         FDRE (Setup_fdre_C_CE)      -0.205    24.514    picorv32Inst/reg_op1_reg[23]
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                         -19.704    
  -------------------------------------------------------------------
                         slack                                  4.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/reg_out_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.146%)  route 0.511ns (68.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.564     1.486    clkd2_100
    SLICE_X49Y38         FDRE                                         r  registersDoutForCPU_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  registersDoutForCPU_reg[13]/Q
                         net (fo=3, routed)           0.301     1.927    picorv32Inst/Q[13]
    SLICE_X47Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.972 f  picorv32Inst/reg_out[13]_i_2/O
                         net (fo=1, routed)           0.210     2.182    picorv32Inst/pcpi_mul/reg_out_reg[13]
    SLICE_X47Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.227 r  picorv32Inst/pcpi_mul/reg_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.227    picorv32Inst/reg_out[13]
    SLICE_X47Y39         FDSE                                         r  picorv32Inst/reg_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.832     1.998    picorv32Inst/clk_out1_50
    SLICE_X47Y39         FDSE                                         r  picorv32Inst/reg_out_reg[13]/C
                         clock pessimism             -0.198     1.800    
                         clock uncertainty            0.202     2.002    
    SLICE_X47Y39         FDSE (Hold_fdse_C_D)         0.091     2.093    picorv32Inst/reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/decoded_imm_j_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.824%)  route 0.563ns (75.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.563     1.485    clkd2_100
    SLICE_X51Y37         FDRE                                         r  registersDoutForCPU_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  registersDoutForCPU_reg[28]/Q
                         net (fo=2, routed)           0.563     2.189    picorv32Inst/Q[28]
    SLICE_X48Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.234 r  picorv32Inst/decoded_imm_j[8]_i_1/O
                         net (fo=1, routed)           0.000     2.234    picorv32Inst/decoded_imm_j[8]_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.832     1.998    picorv32Inst/clk_out1_50
    SLICE_X48Y37         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[8]/C
                         clock pessimism             -0.198     1.800    
                         clock uncertainty            0.202     2.002    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.091     2.093    picorv32Inst/decoded_imm_j_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.277ns (34.247%)  route 0.532ns (65.753%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.559     1.481    clkd2_100
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  registersDoutForCPU_reg[0]/Q
                         net (fo=2, routed)           0.109     1.731    picorv32Inst/Q[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  picorv32Inst/is_sb_sh_sw_i_7/O
                         net (fo=3, routed)           0.203     1.978    picorv32Inst/is_sb_sh_sw_i_7_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I2_O)        0.045     2.023 r  picorv32Inst/is_sb_sh_sw_i_5/O
                         net (fo=9, routed)           0.220     2.243    picorv32Inst/is_sb_sh_sw_i_5_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.046     2.289 r  picorv32Inst/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000     2.289    picorv32Inst/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    picorv32Inst/clk_out1_50
    SLICE_X38Y38         FDRE                                         r  picorv32Inst/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.131     2.131    picorv32Inst/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/decoded_imm_j_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.144%)  route 0.561ns (72.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.561     1.483    clkd2_100
    SLICE_X46Y37         FDRE                                         r  registersDoutForCPU_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  registersDoutForCPU_reg[26]/Q
                         net (fo=2, routed)           0.561     2.208    picorv32Inst/Q[26]
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.253 r  picorv32Inst/decoded_imm_j[6]_i_1/O
                         net (fo=1, routed)           0.000     2.253    picorv32Inst/decoded_imm_j[6]_i_1_n_0
    SLICE_X45Y37         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    picorv32Inst/clk_out1_50
    SLICE_X45Y37         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[6]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.091     2.091    picorv32Inst/decoded_imm_j_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/is_alu_reg_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.276ns (34.165%)  route 0.532ns (65.835%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.559     1.481    clkd2_100
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  registersDoutForCPU_reg[0]/Q
                         net (fo=2, routed)           0.109     1.731    picorv32Inst/Q[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  picorv32Inst/is_sb_sh_sw_i_7/O
                         net (fo=3, routed)           0.203     1.978    picorv32Inst/is_sb_sh_sw_i_7_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I2_O)        0.045     2.023 r  picorv32Inst/is_sb_sh_sw_i_5/O
                         net (fo=9, routed)           0.220     2.243    picorv32Inst/is_sb_sh_sw_i_5_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.288 r  picorv32Inst/is_alu_reg_reg_i_1/O
                         net (fo=1, routed)           0.000     2.288    picorv32Inst/is_alu_reg_reg_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  picorv32Inst/is_alu_reg_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    picorv32Inst/clk_out1_50
    SLICE_X38Y38         FDRE                                         r  picorv32Inst/is_alu_reg_reg_reg/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120     2.120    picorv32Inst/is_alu_reg_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/decoded_imm_j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.693%)  route 0.574ns (73.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.564     1.486    clkd2_100
    SLICE_X50Y38         FDRE                                         r  registersDoutForCPU_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  registersDoutForCPU_reg[25]/Q
                         net (fo=2, routed)           0.574     2.224    picorv32Inst/Q[25]
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.269 r  picorv32Inst/decoded_imm_j[5]_i_1/O
                         net (fo=1, routed)           0.000     2.269    picorv32Inst/decoded_imm_j[5]_i_1_n_0
    SLICE_X48Y38         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.834     2.000    picorv32Inst/clk_out1_50
    SLICE_X48Y38         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[5]/C
                         clock pessimism             -0.198     1.802    
                         clock uncertainty            0.202     2.004    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.091     2.095    picorv32Inst/decoded_imm_j_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/mem_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.231ns (29.554%)  route 0.551ns (70.446%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.561     1.483    UARTInst/clk_out2_100
    SLICE_X41Y38         FDRE                                         r  UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  UARTInst/ready_reg/Q
                         net (fo=2, routed)           0.254     1.877    picorv32Inst/pcpi_mul/ready
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.922 f  picorv32Inst/pcpi_mul/mem_rdata_q[12]_i_2/O
                         net (fo=6, routed)           0.297     2.219    picorv32Inst/mem_ready
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.045     2.264 r  picorv32Inst/mem_valid_i_1/O
                         net (fo=1, routed)           0.000     2.264    picorv32Inst/mem_valid_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  picorv32Inst/mem_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.829     1.995    picorv32Inst/clk_out1_50
    SLICE_X35Y39         FDRE                                         r  picorv32Inst/mem_valid_reg/C
                         clock pessimism             -0.198     1.797    
                         clock uncertainty            0.202     1.999    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.091     2.090    picorv32Inst/mem_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.277ns (34.587%)  route 0.524ns (65.413%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.559     1.481    clkd2_100
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  registersDoutForCPU_reg[0]/Q
                         net (fo=2, routed)           0.109     1.731    picorv32Inst/Q[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  picorv32Inst/is_sb_sh_sw_i_7/O
                         net (fo=3, routed)           0.203     1.978    picorv32Inst/is_sb_sh_sw_i_7_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I2_O)        0.045     2.023 r  picorv32Inst/is_sb_sh_sw_i_5/O
                         net (fo=9, routed)           0.212     2.236    picorv32Inst/is_sb_sh_sw_i_5_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I1_O)        0.046     2.282 r  picorv32Inst/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000     2.282    picorv32Inst/is_sb_sh_sw_i_2_n_0
    SLICE_X37Y37         FDRE                                         r  picorv32Inst/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.828     1.994    picorv32Inst/clk_out1_50
    SLICE_X37Y37         FDRE                                         r  picorv32Inst/is_sb_sh_sw_reg/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.202     1.998    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.107     2.105    picorv32Inst/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/decoded_imm_j_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.502%)  route 0.605ns (76.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.562     1.484    clkd2_100
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  registersDoutForCPU_reg[30]/Q
                         net (fo=2, routed)           0.605     2.230    picorv32Inst/Q[30]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.275 r  picorv32Inst/decoded_imm_j[10]_i_1/O
                         net (fo=1, routed)           0.000     2.275    picorv32Inst/decoded_imm_j[10]_i_1_n_0
    SLICE_X48Y36         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     1.997    picorv32Inst/clk_out1_50
    SLICE_X48Y36         FDRE                                         r  picorv32Inst/decoded_imm_j_reg[10]/C
                         clock pessimism             -0.198     1.799    
                         clock uncertainty            0.202     2.001    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.091     2.092    picorv32Inst/decoded_imm_j_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 registersDoutForCPU_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32Inst/decoded_rs1_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_50_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_50_clockingSystem rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.955%)  route 0.566ns (73.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.564     1.486    clkd2_100
    SLICE_X50Y38         FDRE                                         r  registersDoutForCPU_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  registersDoutForCPU_reg[15]/Q
                         net (fo=3, routed)           0.305     1.955    picorv32Inst/Q[15]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.000 r  picorv32Inst/decoded_rs1_rep_rep[0]_i_1/O
                         net (fo=2, routed)           0.261     2.261    picorv32Inst/decoded_rs1_rep_rep[0]_i_1_n_0
    SLICE_X48Y43         FDRE                                         r  picorv32Inst/decoded_rs1_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.836     2.002    picorv32Inst/clk_out1_50
    SLICE_X48Y43         FDRE                                         r  picorv32Inst/decoded_rs1_reg_rep[0]/C
                         clock pessimism             -0.198     1.804    
                         clock uncertainty            0.202     2.006    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.070     2.076    picorv32Inst/decoded_rs1_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_50_clockingSystem
  To Clock:  clk_out2_100_clockingSystem

Setup :            0  Failing Endpoints,  Worst Slack        3.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.363ns (23.533%)  route 4.429ns (76.467%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          1.090    10.920    picorv32Inst_n_54
    SLICE_X52Y39         FDRE                                         r  gpoRegister_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.450    14.831    clkd2_100
    SLICE_X52Y39         FDRE                                         r  gpoRegister_reg[19]/C
                         clock pessimism              0.094    14.925    
                         clock uncertainty           -0.202    14.723    
    SLICE_X52Y39         FDRE (Setup_fdre_C_CE)      -0.371    14.352    gpoRegister_reg[19]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.363ns (24.142%)  route 4.283ns (75.858%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.944    10.774    picorv32Inst_n_54
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[16]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[16]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.363ns (24.142%)  route 4.283ns (75.858%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.944    10.774    picorv32Inst_n_54
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[17]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[17]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.363ns (24.142%)  route 4.283ns (75.858%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.944    10.774    picorv32Inst_n_54
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[18]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[18]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.363ns (24.142%)  route 4.283ns (75.858%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.944    10.774    picorv32Inst_n_54
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[20]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[20]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.363ns (24.142%)  route 4.283ns (75.858%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.944    10.774    picorv32Inst_n_54
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[21]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[21]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.363ns (24.142%)  route 4.283ns (75.858%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.944    10.774    picorv32Inst_n_54
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[22]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[22]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.363ns (24.142%)  route 4.283ns (75.858%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.944    10.774    picorv32Inst_n_54
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X48Y39         FDRE                                         r  gpoRegister_reg[29]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X48Y39         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[29]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.774    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.363ns (24.155%)  route 4.280ns (75.845%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.941    10.771    picorv32Inst_n_54
    SLICE_X51Y38         FDRE                                         r  gpoRegister_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X51Y38         FDRE                                         r  gpoRegister_reg[12]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X51Y38         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[12]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 picorv32Inst/mem_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpoRegister_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.363ns (24.155%)  route 4.280ns (75.845%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.568     5.128    picorv32Inst/clk_out1_50
    SLICE_X46Y48         FDRE                                         r  picorv32Inst/mem_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518     5.646 f  picorv32Inst/mem_addr_reg[26]/Q
                         net (fo=1, routed)           0.622     6.269    picorv32Inst/pcpi_mul/Q[6]
    SLICE_X47Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.393 f  picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_8/O
                         net (fo=27, routed)          0.849     7.242    picorv32Inst/pcpi_mul_n_2
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.120     7.362 f  picorv32Inst/registerState_i_2/O
                         net (fo=1, routed)           0.407     7.768    picorv32Inst/registerState_i_2_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.327     8.095 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.757     8.852    picorv32Inst/registersCE
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.976 r  picorv32Inst/gpoRegister[31]_i_4/O
                         net (fo=4, routed)           0.704     9.680    picorv32Inst/gpoRegister[31]_i_4_n_0
    SLICE_X40Y35         LUT4 (Prop_lut4_I3_O)        0.150     9.830 r  picorv32Inst/gpoRegister[31]_i_1/O
                         net (fo=32, routed)          0.941    10.771    picorv32Inst_n_54
    SLICE_X51Y38         FDRE                                         r  gpoRegister_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449    14.830    clkd2_100
    SLICE_X51Y38         FDRE                                         r  gpoRegister_reg[14]/C
                         clock pessimism              0.094    14.924    
                         clock uncertainty           -0.202    14.722    
    SLICE_X51Y38         FDRE (Setup_fdre_C_CE)      -0.407    14.315    gpoRegister_reg[14]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  3.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tickTimerCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registersDoutForCPU_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.209ns (28.784%)  route 0.517ns (71.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.564     1.486    clkd2_50
    SLICE_X30Y49         FDRE                                         r  tickTimerCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  tickTimerCounter_reg[30]/Q
                         net (fo=2, routed)           0.517     2.167    picorv32Inst/tickTimerCounter_reg[30]
    SLICE_X49Y36         LUT4 (Prop_lut4_I2_O)        0.045     2.212 r  picorv32Inst/registersDoutForCPU[30]_i_1/O
                         net (fo=1, routed)           0.000     2.212    picorv32Inst_n_59
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.831     1.997    clkd2_100
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[30]/C
                         clock pessimism             -0.198     1.799    
                         clock uncertainty            0.202     2.001    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.092     2.093    registersDoutForCPU_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tickTimerCounter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registersDoutForCPU_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.364%)  route 0.555ns (72.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.564     1.486    clkd2_50
    SLICE_X30Y49         FDRE                                         r  tickTimerCounter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  tickTimerCounter_reg[31]/Q
                         net (fo=2, routed)           0.555     2.204    picorv32Inst/tickTimerCounter_reg[31]
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.045     2.249 r  picorv32Inst/registersDoutForCPU[31]_i_2/O
                         net (fo=1, routed)           0.000     2.249    picorv32Inst_n_58
    SLICE_X46Y37         FDRE                                         r  registersDoutForCPU_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.830     1.996    clkd2_100
    SLICE_X46Y37         FDRE                                         r  registersDoutForCPU_reg[31]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     2.121    registersDoutForCPU_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tickTimerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registersDoutForCPU_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.260%)  route 0.531ns (71.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.562     1.484    clkd2_50
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  tickTimerCounter_reg[1]/Q
                         net (fo=2, routed)           0.531     2.178    picorv32Inst/tickTimerCounter_reg[1]
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.223 r  picorv32Inst/registersDoutForCPU[1]_i_1/O
                         net (fo=1, routed)           0.000     2.223    picorv32Inst_n_88
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.830     1.996    clkd2_100
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[1]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.091     2.091    registersDoutForCPU_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tickTimerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.209ns (28.301%)  route 0.529ns (71.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.562     1.484    clkd2_50
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  tickTimerCounter_reg[0]/Q
                         net (fo=2, routed)           0.529     2.177    picorv32Inst/tickTimerCounter_reg[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.045     2.222 r  picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     2.222    picorv32Inst_n_89
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.827     1.993    clkd2_100
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.198     1.795    
                         clock uncertainty            0.202     1.997    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091     2.088    registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 picorv32Inst/mem_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registerState_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.195%)  route 0.524ns (73.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.560     1.482    picorv32Inst/clk_out1_50
    SLICE_X35Y39         FDRE                                         r  picorv32Inst/mem_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  picorv32Inst/mem_valid_reg/Q
                         net (fo=11, routed)          0.276     1.899    picorv32Inst/cpuMemValid
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  picorv32Inst/registerState_i_1/O
                         net (fo=2, routed)           0.248     2.192    registersCE
    SLICE_X38Y34         FDRE                                         r  registerState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.826     1.992    clkd2_100
    SLICE_X38Y34         FDRE                                         r  registerState_reg/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.202     1.996    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.059     2.055    registerState_reg
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tickTimerCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registersDoutForCPU_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.209ns (26.895%)  route 0.568ns (73.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.563     1.485    clkd2_50
    SLICE_X30Y44         FDRE                                         r  tickTimerCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  tickTimerCounter_reg[10]/Q
                         net (fo=2, routed)           0.568     2.217    picorv32Inst/tickTimerCounter_reg[10]
    SLICE_X46Y37         LUT6 (Prop_lut6_I3_O)        0.045     2.262 r  picorv32Inst/registersDoutForCPU[10]_i_1/O
                         net (fo=1, routed)           0.000     2.262    picorv32Inst_n_79
    SLICE_X46Y37         FDRE                                         r  registersDoutForCPU_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.830     1.996    clkd2_100
    SLICE_X46Y37         FDRE                                         r  registersDoutForCPU_reg[10]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.121     2.121    registersDoutForCPU_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tickTimerCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registersDoutForCPU_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.724%)  route 0.545ns (72.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.563     1.485    clkd2_50
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  tickTimerCounter_reg[6]/Q
                         net (fo=2, routed)           0.545     2.193    picorv32Inst/tickTimerCounter_reg[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.238 r  picorv32Inst/registersDoutForCPU[6]_i_1/O
                         net (fo=1, routed)           0.000     2.238    picorv32Inst_n_83
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.830     1.996    clkd2_100
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[6]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092     2.092    registersDoutForCPU_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tickTimerCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            registersDoutForCPU_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.209ns (27.646%)  route 0.547ns (72.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.562     1.484    clkd2_50
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  tickTimerCounter_reg[2]/Q
                         net (fo=2, routed)           0.547     2.195    picorv32Inst/tickTimerCounter_reg[2]
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.240 r  picorv32Inst/registersDoutForCPU[2]_i_1/O
                         net (fo=1, routed)           0.000     2.240    picorv32Inst_n_87
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.830     1.996    clkd2_100
    SLICE_X37Y38         FDRE                                         r  registersDoutForCPU_reg[2]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.202     2.000    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092     2.092    registersDoutForCPU_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 picorv32Inst/mem_wstrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UARTInst/dataToSend_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.611%)  route 0.442ns (70.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.560     1.482    picorv32Inst/clk_out1_50
    SLICE_X39Y37         FDRE                                         r  picorv32Inst/mem_wstrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  picorv32Inst/mem_wstrb_reg[0]/Q
                         net (fo=7, routed)           0.201     1.824    picorv32Inst/mem_wstrb_reg_n_0_[0]
    SLICE_X40Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.241     2.110    UARTInst/E[0]
    SLICE_X37Y34         FDRE                                         r  UARTInst/dataToSend_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.826     1.992    UARTInst/clk_out2_100
    SLICE_X37Y34         FDRE                                         r  UARTInst/dataToSend_reg[1]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.202     1.996    
    SLICE_X37Y34         FDRE (Hold_fdre_C_CE)       -0.039     1.957    UARTInst/dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 picorv32Inst/mem_wstrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UARTInst/dataToSend_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out1_50_clockingSystem rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.611%)  route 0.442ns (70.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.560     1.482    picorv32Inst/clk_out1_50
    SLICE_X39Y37         FDRE                                         r  picorv32Inst/mem_wstrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  picorv32Inst/mem_wstrb_reg[0]/Q
                         net (fo=7, routed)           0.201     1.824    picorv32Inst/mem_wstrb_reg_n_0_[0]
    SLICE_X40Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  picorv32Inst/dataToSend[7]_i_1/O
                         net (fo=8, routed)           0.241     2.110    UARTInst/E[0]
    SLICE_X37Y34         FDRE                                         r  UARTInst/dataToSend_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.826     1.992    UARTInst/clk_out2_100
    SLICE_X37Y34         FDRE                                         r  UARTInst/dataToSend_reg[2]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.202     1.996    
    SLICE_X37Y34         FDRE (Hold_fdre_C_CE)       -0.039     1.957    UARTInst/dataToSend_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_25_clockingHDMI
  To Clock:  clk_out2_100_clockingSystem

Setup :            0  Failing Endpoints,  Worst Slack        6.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_100_clockingSystem rise@10.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.704ns (22.187%)  route 2.469ns (77.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     5.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.797 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666     3.464    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.547     5.107    pixelGenInst/clk_out3_25
    SLICE_X41Y65         FDRE                                         r  pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  pixelGenInst/pgVSync_reg/Q
                         net (fo=7, routed)           1.787     7.350    picorv32Inst/pgVSync
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.474 r  picorv32Inst/registersDoutForCPU[0]_i_2/O
                         net (fo=1, routed)           0.682     8.156    picorv32Inst/registersDoutForCPU[0]_i_2_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.280 r  picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     8.280    picorv32Inst_n_89
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460    14.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    11.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.440    14.821    clkd2_100
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/C
                         clock pessimism              0.071    14.892    
                         clock uncertainty           -0.292    14.600    
    SLICE_X37Y35         FDRE (Setup_fdre_C_D)        0.029    14.629    registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_100_clockingSystem
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_100_clockingSystem rise@0.000ns - clk_out3_25_clockingHDMI rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.231ns (20.157%)  route 0.915ns (79.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.557     1.479    pixelGenInst/clk_out3_25
    SLICE_X41Y65         FDRE                                         r  pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixelGenInst/pgVSync_reg/Q
                         net (fo=7, routed)           0.699     2.319    picorv32Inst/pgVSync
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.364 r  picorv32Inst/registersDoutForCPU[0]_i_2/O
                         net (fo=1, routed)           0.216     2.580    picorv32Inst/registersDoutForCPU[0]_i_2_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.045     2.625 r  picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     2.625    picorv32Inst_n_89
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.827     1.993    clkd2_100
    SLICE_X37Y35         FDRE                                         r  registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.188     1.805    
                         clock uncertainty            0.292     2.097    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091     2.188    registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_100_clockingSystem
  To Clock:  clk_out3_25_clockingHDMI

Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelGenInst/FSM_sequential_pgState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        4.208ns  (logic 1.058ns (25.141%)  route 3.150ns (74.859%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 44.814 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 f  vmMode_reg[2]/Q
                         net (fo=4, routed)           2.047    37.624    pixelGenInst/Q[2]
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.152    37.776 r  pixelGenInst/FSM_sequential_pgState[4]_i_6/O
                         net (fo=1, routed)           0.436    38.212    pixelGenInst/FSM_sequential_pgState[4]_i_6_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.326    38.538 r  pixelGenInst/FSM_sequential_pgState[4]_i_4/O
                         net (fo=1, routed)           0.667    39.205    pixelGenInst/FSM_sequential_pgState[4]_i_4_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124    39.329 r  pixelGenInst/FSM_sequential_pgState[4]_i_1/O
                         net (fo=1, routed)           0.000    39.329    pixelGenInst/pgState__0[4]
    SLICE_X36Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.434    44.814    pixelGenInst/clk_out3_25
    SLICE_X36Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism              0.071    44.885    
                         clock uncertainty           -0.292    44.593    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.031    44.624    pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         44.624    
                         arrival time                         -39.329    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        3.140ns  (logic 0.580ns (18.471%)  route 2.560ns (81.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 44.810 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[1]/Q
                         net (fo=13, routed)          2.560    38.137    pixelGenInst/Q[1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I1_O)        0.124    38.261 r  pixelGenInst/dviRed[4]_i_1/O
                         net (fo=1, routed)           0.000    38.261    pixelGenInst_n_6
    SLICE_X36Y64         FDRE                                         r  dviRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.430    44.810    clkd1_25
    SLICE_X36Y64         FDRE                                         r  dviRed_reg[4]/C
                         clock pessimism              0.071    44.881    
                         clock uncertainty           -0.292    44.589    
    SLICE_X36Y64         FDRE (Setup_fdre_C_D)        0.031    44.620    dviRed_reg[4]
  -------------------------------------------------------------------
                         required time                         44.620    
                         arrival time                         -38.261    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelGenInst/FSM_sequential_pgState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.902ns  (logic 0.580ns (19.983%)  route 2.322ns (80.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 44.814 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[2]/Q
                         net (fo=4, routed)           1.540    37.117    pixelGenInst/Q[2]
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    37.241 r  pixelGenInst/FSM_sequential_pgState[5]_i_2/O
                         net (fo=6, routed)           0.783    38.024    pixelGenInst/FSM_sequential_pgState[5]_i_2_n_0
    SLICE_X37Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.434    44.814    pixelGenInst/clk_out3_25
    SLICE_X37Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism              0.071    44.885    
                         clock uncertainty           -0.292    44.593    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205    44.388    pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         44.388    
                         arrival time                         -38.024    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelGenInst/FSM_sequential_pgState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.902ns  (logic 0.580ns (19.983%)  route 2.322ns (80.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 44.814 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[2]/Q
                         net (fo=4, routed)           1.540    37.117    pixelGenInst/Q[2]
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    37.241 r  pixelGenInst/FSM_sequential_pgState[5]_i_2/O
                         net (fo=6, routed)           0.783    38.024    pixelGenInst/FSM_sequential_pgState[5]_i_2_n_0
    SLICE_X37Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.434    44.814    pixelGenInst/clk_out3_25
    SLICE_X37Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism              0.071    44.885    
                         clock uncertainty           -0.292    44.593    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205    44.388    pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         44.388    
                         arrival time                         -38.024    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.974ns  (logic 0.580ns (19.502%)  route 2.394ns (80.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[1]/Q
                         net (fo=13, routed)          2.394    37.971    pixelGenInst/Q[1]
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.124    38.095 r  pixelGenInst/dviRed[6]_i_1/O
                         net (fo=1, routed)           0.000    38.095    pixelGenInst_n_4
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.431    44.811    clkd1_25
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[6]/C
                         clock pessimism              0.071    44.882    
                         clock uncertainty           -0.292    44.590    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.032    44.622    dviRed_reg[6]
  -------------------------------------------------------------------
                         required time                         44.622    
                         arrival time                         -38.095    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.973ns  (logic 0.580ns (19.510%)  route 2.393ns (80.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[1]/Q
                         net (fo=13, routed)          2.393    37.970    pixelGenInst/Q[1]
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.124    38.094 r  pixelGenInst/dviRed[5]_i_1/O
                         net (fo=1, routed)           0.000    38.094    pixelGenInst_n_5
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.431    44.811    clkd1_25
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[5]/C
                         clock pessimism              0.071    44.882    
                         clock uncertainty           -0.292    44.590    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.031    44.621    dviRed_reg[5]
  -------------------------------------------------------------------
                         required time                         44.621    
                         arrival time                         -38.094    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelGenInst/FSM_sequential_pgState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 44.814 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[2]/Q
                         net (fo=4, routed)           1.540    37.117    pixelGenInst/Q[2]
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    37.241 r  pixelGenInst/FSM_sequential_pgState[5]_i_2/O
                         net (fo=6, routed)           0.593    37.834    pixelGenInst/FSM_sequential_pgState[5]_i_2_n_0
    SLICE_X36Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.434    44.814    pixelGenInst/clk_out3_25
    SLICE_X36Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism              0.071    44.885    
                         clock uncertainty           -0.292    44.593    
    SLICE_X36Y57         FDRE (Setup_fdre_C_CE)      -0.205    44.388    pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         44.388    
                         arrival time                         -37.834    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.940ns  (logic 0.580ns (19.731%)  route 2.360ns (80.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 44.810 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[1]/Q
                         net (fo=13, routed)          2.360    37.937    pixelGenInst/Q[1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I1_O)        0.124    38.061 r  pixelGenInst/dviBlue[7]_i_1/O
                         net (fo=1, routed)           0.000    38.061    pixelGenInst_n_11
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.430    44.810    clkd1_25
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[7]/C
                         clock pessimism              0.071    44.881    
                         clock uncertainty           -0.292    44.589    
    SLICE_X36Y64         FDRE (Setup_fdre_C_D)        0.031    44.620    dviBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         44.620    
                         arrival time                         -38.061    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.937ns  (logic 0.580ns (19.749%)  route 2.357ns (80.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 44.810 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[1]/Q
                         net (fo=13, routed)          2.357    37.934    pixelGenInst/Q[1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I1_O)        0.124    38.058 r  pixelGenInst/dviBlue[5]_i_1/O
                         net (fo=1, routed)           0.000    38.058    pixelGenInst_n_13
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.430    44.810    clkd1_25
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[5]/C
                         clock pessimism              0.071    44.881    
                         clock uncertainty           -0.292    44.589    
    SLICE_X36Y64         FDRE (Setup_fdre_C_D)        0.029    44.618    dviBlue_reg[5]
  -------------------------------------------------------------------
                         required time                         44.618    
                         arrival time                         -38.058    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_25_clockingHDMI rise@40.000ns - clk_out2_100_clockingSystem rise@30.000ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.253%)  route 2.284ns (79.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 35.121 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                     30.000    30.000 r  
    H4                                                0.000    30.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495    31.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967    33.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    35.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    31.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    33.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    33.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561    35.121    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    35.577 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          2.284    37.861    pixelGenInst/Q[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I0_O)        0.124    37.985 r  pixelGenInst/dviGreen[3]_i_1/O
                         net (fo=1, routed)           0.000    37.985    pixelGenInst_n_10
    SLICE_X37Y62         FDRE                                         r  dviGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425    41.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862    43.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458    44.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133    41.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    43.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.431    44.811    clkd1_25
    SLICE_X37Y62         FDRE                                         r  dviGreen_reg[3]/C
                         clock pessimism              0.071    44.882    
                         clock uncertainty           -0.292    44.590    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.029    44.619    dviGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         44.619    
                         arrival time                         -37.985    
  -------------------------------------------------------------------
                         slack                                  6.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.227%)  route 0.690ns (78.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[3]/Q
                         net (fo=4, routed)           0.690     2.313    pixelGenInst/Q[3]
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.358 r  pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.358    pixelGenInst/pgState__0[1]
    SLICE_X37Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.828     1.995    pixelGenInst/clk_out3_25
    SLICE_X37Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.188     1.807    
                         clock uncertainty            0.292     2.099    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.092     2.191    pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.810%)  route 0.708ns (79.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          0.708     2.330    pixelGenInst/Q[0]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  pixelGenInst/dviBlue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.375    pixelGenInst_n_12
    SLICE_X36Y62         FDRE                                         r  dviBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.825     1.992    clkd1_25
    SLICE_X36Y62         FDRE                                         r  dviBlue_reg[6]/C
                         clock pessimism             -0.188     1.804    
                         clock uncertainty            0.292     2.096    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.092     2.188    dviBlue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.574%)  route 0.718ns (79.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          0.718     2.341    pixelGenInst/Q[0]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.386 r  pixelGenInst/dviBlue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.386    pixelGenInst_n_14
    SLICE_X36Y62         FDRE                                         r  dviBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.825     1.992    clkd1_25
    SLICE_X36Y62         FDRE                                         r  dviBlue_reg[4]/C
                         clock pessimism             -0.188     1.804    
                         clock uncertainty            0.292     2.096    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.091     2.187    dviBlue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.932%)  route 0.747ns (80.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          0.747     2.370    pixelGenInst/Q[0]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.415 r  pixelGenInst/dviRed[6]_i_1/O
                         net (fo=1, routed)           0.000     2.415    pixelGenInst_n_4
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.825     1.992    clkd1_25
    SLICE_X36Y62         FDRE                                         r  dviRed_reg[6]/C
                         clock pessimism             -0.188     1.804    
                         clock uncertainty            0.292     2.096    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.092     2.188    dviRed_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.016%)  route 0.792ns (80.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[1]/Q
                         net (fo=13, routed)          0.792     2.415    pixelGenInst/Q[1]
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.045     2.460 r  pixelGenInst/dviGreen[6]_i_1/O
                         net (fo=1, routed)           0.000     2.460    pixelGenInst_n_8
    SLICE_X37Y62         FDRE                                         r  dviGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.825     1.992    clkd1_25
    SLICE_X37Y62         FDRE                                         r  dviGreen_reg[6]/C
                         clock pessimism             -0.188     1.804    
                         clock uncertainty            0.292     2.096    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.092     2.188    dviGreen_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelGenInst/FSM_sequential_pgState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.237%)  route 0.690ns (78.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  vmMode_reg[3]/Q
                         net (fo=4, routed)           0.512     2.134    pixelGenInst/Q[3]
    SLICE_X37Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.179 r  pixelGenInst/FSM_sequential_pgState[5]_i_2/O
                         net (fo=6, routed)           0.178     2.357    pixelGenInst/FSM_sequential_pgState[5]_i_2_n_0
    SLICE_X34Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.827     1.994    pixelGenInst/clk_out3_25
    SLICE_X34Y57         FDRE                                         r  pixelGenInst/FSM_sequential_pgState_reg[2]/C
                         clock pessimism             -0.188     1.806    
                         clock uncertainty            0.292     2.098    
    SLICE_X34Y57         FDRE (Hold_fdre_C_CE)       -0.016     2.082    pixelGenInst/FSM_sequential_pgState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.774%)  route 0.805ns (81.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          0.805     2.427    pixelGenInst/Q[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.472 r  pixelGenInst/dviBlue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.472    pixelGenInst_n_11
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.824     1.991    clkd1_25
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[7]/C
                         clock pessimism             -0.188     1.803    
                         clock uncertainty            0.292     2.095    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.092     2.187    dviBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.186ns (18.755%)  route 0.806ns (81.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          0.806     2.428    pixelGenInst/Q[0]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.473 r  pixelGenInst/dviGreen[5]_i_1/O
                         net (fo=1, routed)           0.000     2.473    pixelGenInst_n_9
    SLICE_X37Y64         FDRE                                         r  dviGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.824     1.991    clkd1_25
    SLICE_X37Y64         FDRE                                         r  dviGreen_reg[5]/C
                         clock pessimism             -0.188     1.803    
                         clock uncertainty            0.292     2.095    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.091     2.186    dviGreen_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.186ns (18.635%)  route 0.812ns (81.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          0.812     2.435    pixelGenInst/Q[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.480 r  pixelGenInst/dviRed[4]_i_1/O
                         net (fo=1, routed)           0.000     2.480    pixelGenInst_n_6
    SLICE_X36Y64         FDRE                                         r  dviRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.824     1.991    clkd1_25
    SLICE_X36Y64         FDRE                                         r  dviRed_reg[4]/C
                         clock pessimism             -0.188     1.803    
                         clock uncertainty            0.292     2.095    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.092     2.187    dviRed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dviBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_25_clockingHDMI
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_25_clockingHDMI rise@0.000ns - clk_out2_100_clockingSystem rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.186ns (18.582%)  route 0.815ns (81.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X36Y37         FDRE                                         r  vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vmMode_reg[0]/Q
                         net (fo=13, routed)          0.815     2.438    pixelGenInst/Q[0]
    SLICE_X36Y64         LUT5 (Prop_lut5_I0_O)        0.045     2.483 r  pixelGenInst/dviBlue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.483    pixelGenInst_n_13
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.824     1.991    clkd1_25
    SLICE_X36Y64         FDRE                                         r  dviBlue_reg[5]/C
                         clock pessimism             -0.188     1.803    
                         clock uncertainty            0.292     2.095    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091     2.186    dviBlue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.296    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_100_clockingSystem

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 0.150ns (1.874%)  route 7.854ns (98.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         4.236     8.004    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X41Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.439     4.820    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.484ns  (logic 0.045ns (1.292%)  route 3.439ns (98.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.629     1.629    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.674 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         1.810     3.484    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X41Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.825     1.991    UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y32         FDRE                                         r  UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_125_clockingHDMI
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.389ns  (logic 2.388ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.668     9.228    dvidInst/clk_out1_125
    OLOGIC_X1Y98         ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.472     9.700 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     9.701    blue_s
    B1                   OBUFDS (Prop_obufds_I_OB)    1.916    11.617 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    11.617    data_n[0]
    A1                                                                r  data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.668     9.228    dvidInst/clk_out1_125
    OLOGIC_X1Y98         ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.472     9.700 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     9.701    blue_s
    B1                   OBUFDS (Prop_obufds_I_O)     1.915    11.616 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    11.616    data_p[0]
    B1                                                                r  data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.666     9.226    dvidInst/clk_out1_125
    OLOGIC_X1Y94         ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.472     9.698 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     9.699    green_s
    E1                   OBUFDS (Prop_obufds_I_OB)    1.895    11.594 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    11.594    data_n[1]
    D1                                                                r  data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.666     9.226    dvidInst/clk_out1_125
    OLOGIC_X1Y94         ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.472     9.698 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     9.699    green_s
    E1                   OBUFDS (Prop_obufds_I_O)     1.894    11.593 r  OBUFDS_red/O
                         net (fo=0)                   0.000    11.593    data_p[1]
    E1                                                                r  data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.354ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.665     9.225    dvidInst/clk_out1_125
    OLOGIC_X1Y90         ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.472     9.697 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     9.698    red_s
    G1                   OBUFDS (Prop_obufds_I_OB)    1.882    11.580 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    11.580    data_n[2]
    F1                                                                r  data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.354ns  (logic 2.353ns (99.957%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.665     9.225    dvidInst/clk_out1_125
    OLOGIC_X1Y90         ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.472     9.697 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     9.698    red_s
    G1                   OBUFDS (Prop_obufds_I_O)     1.881    11.579 r  OBUFDS_green/O
                         net (fo=0)                   0.000    11.579    data_p[2]
    G1                                                                r  data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.352ns  (logic 2.351ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.653     9.213    dvidInst/clk_out1_125
    OLOGIC_X1Y72         ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.472     9.685 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     9.686    clock_s
    L3                   OBUFDS (Prop_obufds_I_OB)    1.879    11.565 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    11.565    clk_n
    K3                                                                r  clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI fall edge)
                                                      4.000     4.000 f  
    H4                                                0.000     4.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     4.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     5.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     7.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576     9.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     5.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.464    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.560 f  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          1.653     9.213    dvidInst/clk_out1_125
    OLOGIC_X1Y72         ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.472     9.685 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     9.686    clock_s
    L3                   OBUFDS (Prop_obufds_I_O)     1.878    11.564 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    11.564    clk_p
    L3                                                                r  clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.900%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.579     1.501    dvidInst/clk_out1_125
    OLOGIC_X1Y72         ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.177     1.678 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.679    clock_s
    L3                   OBUFDS (Prop_obufds_I_O)     0.827     2.506 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.506    clk_p
    L3                                                                r  clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.579     1.501    dvidInst/clk_out1_125
    OLOGIC_X1Y72         ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.177     1.678 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.679    clock_s
    L3                   OBUFDS (Prop_obufds_I_OB)    0.828     2.507 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.507    clk_n
    K3                                                                r  clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 1.007ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585     1.507    dvidInst/clk_out1_125
    OLOGIC_X1Y90         ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.177     1.684 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.685    red_s
    G1                   OBUFDS (Prop_obufds_I_O)     0.830     2.514 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.514    data_p[2]
    G1                                                                r  data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.009ns  (logic 1.008ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585     1.507    dvidInst/clk_out1_125
    OLOGIC_X1Y90         ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.177     1.684 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.685    red_s
    G1                   OBUFDS (Prop_obufds_I_OB)    0.831     2.515 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.515    data_n[2]
    F1                                                                r  data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585     1.507    dvidInst/clk_out1_125
    OLOGIC_X1Y94         ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.177     1.684 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.685    green_s
    E1                   OBUFDS (Prop_obufds_I_O)     0.842     2.527 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.527    data_p[1]
    E1                                                                r  data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.585     1.507    dvidInst/clk_out1_125
    OLOGIC_X1Y94         ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.177     1.684 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.685    green_s
    E1                   OBUFDS (Prop_obufds_I_OB)    0.843     2.528 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.528    data_n[1]
    D1                                                                r  data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 1.041ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587     1.509    dvidInst/clk_out1_125
    OLOGIC_X1Y98         ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.177     1.686 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.687    blue_s
    B1                   OBUFDS (Prop_obufds_I_O)     0.864     2.550 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.550    data_p[0]
    B1                                                                r  data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_125_clockingHDMI  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.043ns  (logic 1.042ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_125_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clk_out1_125_clockingHDMI
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkout1_buf/O
                         net (fo=44, routed)          0.587     1.509    dvidInst/clk_out1_125
    OLOGIC_X1Y98         ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.177     1.686 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.687    blue_s
    B1                   OBUFDS (Prop_obufds_I_OB)    0.865     2.551 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.551    data_n[0]
    A1                                                                r  data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_100_clockingSystem
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpoRegister_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 4.205ns (58.204%)  route 3.020ns (41.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.478     5.599 r  gpoRegister_reg[4]/Q
                         net (fo=2, routed)           3.020     8.619    leds_OBUF[4]
    L16                  OBUF (Prop_obuf_I_O)         3.727    12.346 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.346    leds[4]
    L16                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 4.061ns (56.945%)  route 3.070ns (43.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  gpoRegister_reg[0]/Q
                         net (fo=2, routed)           3.070     8.709    leds_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.543    12.252 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.252    leds[0]
    K17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 4.063ns (57.095%)  route 3.053ns (42.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  gpoRegister_reg[3]/Q
                         net (fo=2, routed)           3.053     8.692    leds_OBUF[3]
    L15                  OBUF (Prop_obuf_I_O)         3.545    12.237 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.237    leds[3]
    L15                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.044ns  (logic 4.210ns (59.766%)  route 2.834ns (40.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.478     5.599 r  gpoRegister_reg[5]/Q
                         net (fo=2, routed)           2.834     8.433    leds_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.732    12.165 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.165    leds[5]
    K16                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 4.174ns (59.318%)  route 2.863ns (40.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDRE                                         r  gpoRegister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.478     5.599 r  gpoRegister_reg[7]/Q
                         net (fo=2, routed)           2.863     8.462    leds_OBUF[7]
    M16                  OBUF (Prop_obuf_I_O)         3.696    12.158 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.158    leds[7]
    M16                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.020ns  (logic 4.170ns (59.407%)  route 2.849ns (40.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.478     5.599 r  gpoRegister_reg[6]/Q
                         net (fo=2, routed)           2.849     8.449    leds_OBUF[6]
    M15                  OBUF (Prop_obuf_I_O)         3.692    12.141 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.141    leds[6]
    M15                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.990ns  (logic 4.057ns (58.034%)  route 2.933ns (41.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  gpoRegister_reg[1]/Q
                         net (fo=2, routed)           2.933     8.573    leds_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.539    12.111 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.111    leds[1]
    J17                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 4.025ns (60.056%)  route 2.677ns (39.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.558     5.118    UARTInst/clk_out2_100
    SLICE_X33Y34         FDSE                                         r  UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDSE (Prop_fdse_C_Q)         0.456     5.574 r  UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           2.677     8.251    uart_tx_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         3.569    11.820 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.820    uart_tx
    Y21                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.683ns  (logic 4.075ns (60.975%)  route 2.608ns (39.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.558 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577     5.135    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.802 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.464    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.560 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.561     5.121    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  gpoRegister_reg[2]/Q
                         net (fo=2, routed)           2.608     8.247    leds_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.557    11.805 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.805    leds[2]
    L14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpoRegister_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.422ns (65.702%)  route 0.742ns (34.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.164     1.646 r  gpoRegister_reg[2]/Q
                         net (fo=2, routed)           0.742     2.388    leds_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.258     3.646 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.646    leds[2]
    L14                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.410ns (62.534%)  route 0.845ns (37.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.559     1.481    UARTInst/clk_out2_100
    SLICE_X33Y34         FDSE                                         r  UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           0.845     2.467    uart_tx_OBUF
    Y21                  OBUF (Prop_obuf_I_O)         1.269     3.736 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.736    uart_tx
    Y21                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.404ns (60.601%)  route 0.912ns (39.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.164     1.646 r  gpoRegister_reg[1]/Q
                         net (fo=2, routed)           0.912     2.558    leds_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         1.240     3.798 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.798    leds[1]
    J17                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.457ns (62.327%)  route 0.881ns (37.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.148     1.630 r  gpoRegister_reg[5]/Q
                         net (fo=2, routed)           0.881     2.511    leds_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.309     3.820 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.820    leds[5]
    K16                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.422ns (60.245%)  route 0.938ns (39.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.148     1.630 r  gpoRegister_reg[6]/Q
                         net (fo=2, routed)           0.938     2.568    leds_OBUF[6]
    M15                  OBUF (Prop_obuf_I_O)         1.274     3.842 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.842    leds[6]
    M15                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.424ns (59.867%)  route 0.955ns (40.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDRE                                         r  gpoRegister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  gpoRegister_reg[7]/Q
                         net (fo=2, routed)           0.955     2.584    leds_OBUF[7]
    M16                  OBUF (Prop_obuf_I_O)         1.276     3.860 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.860    leds[7]
    M16                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.409ns (58.692%)  route 0.992ns (41.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.164     1.646 r  gpoRegister_reg[3]/Q
                         net (fo=2, routed)           0.992     2.638    leds_OBUF[3]
    L15                  OBUF (Prop_obuf_I_O)         1.245     3.883 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.883    leds[3]
    L15                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.408ns (57.012%)  route 1.061ns (42.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.164     1.646 r  gpoRegister_reg[0]/Q
                         net (fo=2, routed)           1.061     2.707    leds_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.244     3.951 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.951    leds[0]
    K17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpoRegister_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.458ns (58.558%)  route 1.032ns (41.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.560     1.482    clkd2_100
    SLICE_X34Y38         FDSE                                         r  gpoRegister_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDSE (Prop_fdse_C_Q)         0.148     1.630 r  gpoRegister_reg[4]/Q
                         net (fo=2, routed)           1.032     2.661    leds_OBUF[4]
    L16                  OBUF (Prop_obuf_I_O)         1.310     3.971 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.971    leds[4]
    L16                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockingHDMI
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockingHDMI'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockingHDMIInst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockingHDMI fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     6.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.462    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.558 f  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.576    10.134    clockingHDMIInst/inst/clk_in1_clockingHDMI
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     6.797 f  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     8.464    clockingHDMIInst/inst/clkfbout_clockingHDMI
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.560 f  clockingHDMIInst/inst/clkf_buf/O
                         net (fo=1, routed)           1.574    10.134    clockingHDMIInst/inst/clkfbout_buf_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockingHDMI'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockingHDMIInst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingHDMIInst/inst/clk_in1_clockingHDMI
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063     0.407 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489     0.896    clockingHDMIInst/inst/clkfbout_clockingHDMI
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingHDMIInst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     1.471    clockingHDMIInst/inst/clkfbout_buf_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clockingHDMIInst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clockingSystem
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingSystemInst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockingSystem'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockingSystemInst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockingSystem fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_in_100 (IN)
                         net (fo=0)                   0.000     5.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.495     6.495 f  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.462    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.558 f  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.577    10.135    clockingSystemInst/inst/clk_in1_clockingSystem
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     6.802 f  clockingSystemInst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     8.464    clockingSystemInst/inst/clkfbout_clockingSystem
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     8.560 f  clockingSystemInst/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    10.135    clockingSystemInst/inst/clkfbout_buf_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clockingSystemInst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingSystemInst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clockingSystem'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockingSystemInst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.894    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.551     1.471    clockingSystemInst/inst/clk_in1_clockingSystem
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061     0.410 r  clockingSystemInst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486     0.896    clockingSystemInst/inst/clkfbout_clockingSystem
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockingSystemInst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     1.471    clockingSystemInst/inst/clkfbout_buf_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clockingSystemInst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_50_clockingSystem

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.798     6.047    tickTimerPrescalerCounter[6]
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.444     4.825    clkd2_50
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[0]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.798     6.047    tickTimerPrescalerCounter[6]
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.444     4.825    clkd2_50
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[1]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.798     6.047    tickTimerPrescalerCounter[6]
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.444     4.825    clkd2_50
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[2]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 0.124ns (2.051%)  route 5.923ns (97.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.798     6.047    tickTimerPrescalerCounter[6]
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.444     4.825    clkd2_50
    SLICE_X30Y42         FDRE                                         r  tickTimerCounter_reg[3]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 0.124ns (2.082%)  route 5.831ns (97.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.706     5.955    tickTimerPrescalerCounter[6]
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.445     4.826    clkd2_50
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[4]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 0.124ns (2.082%)  route 5.831ns (97.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.706     5.955    tickTimerPrescalerCounter[6]
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.445     4.826    clkd2_50
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[5]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 0.124ns (2.082%)  route 5.831ns (97.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.706     5.955    tickTimerPrescalerCounter[6]
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.445     4.826    clkd2_50
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[6]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 0.124ns (2.082%)  route 5.831ns (97.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.706     5.955    tickTimerPrescalerCounter[6]
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.445     4.826    clkd2_50
    SLICE_X30Y43         FDRE                                         r  tickTimerCounter_reg[7]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 0.124ns (2.100%)  route 5.782ns (97.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.657     5.906    tickTimerPrescalerCounter[6]
    SLICE_X30Y44         FDRE                                         r  tickTimerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.445     4.826    clkd2_50
    SLICE_X30Y44         FDRE                                         r  tickTimerCounter_reg[10]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 0.124ns (2.100%)  route 5.782ns (97.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          4.125     4.125    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.124     4.249 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          1.657     5.906    tickTimerPrescalerCounter[6]
    SLICE_X30Y44         FDRE                                         r  tickTimerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        1.445     4.826    clkd2_50
    SLICE_X30Y44         FDRE                                         r  tickTimerCounter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.045ns (2.149%)  route 2.049ns (97.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.854     1.854    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.195     2.094    tickTimerPrescalerCounter[6]
    SLICE_X30Y55         FDRE                                         r  tickTimerPrescalerCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.829     1.996    clkd2_50
    SLICE_X30Y55         FDRE                                         r  tickTimerPrescalerCounter_reg[0]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.045ns (2.147%)  route 2.050ns (97.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.854     1.854    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.197     2.095    tickTimerPrescalerCounter[6]
    SLICE_X28Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    clkd2_50
    SLICE_X28Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[9]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.111ns  (logic 0.045ns (2.131%)  route 2.066ns (97.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.909     1.909    locked
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.158     2.111    tickTimerPrescalerCounter[21]
    SLICE_X29Y55         FDRE                                         r  tickTimerPrescalerCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     1.997    clkd2_50
    SLICE_X29Y55         FDRE                                         r  tickTimerPrescalerCounter_reg[4]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.045ns (2.076%)  route 2.122ns (97.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.909     1.909    locked
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.214     2.167    tickTimerPrescalerCounter[21]
    SLICE_X29Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     1.997    clkd2_50
    SLICE_X29Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[5]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.045ns (2.076%)  route 2.122ns (97.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.909     1.909    locked
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.214     2.167    tickTimerPrescalerCounter[21]
    SLICE_X29Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     1.997    clkd2_50
    SLICE_X29Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[7]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.045ns (2.075%)  route 2.124ns (97.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.854     1.854    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.270     2.169    tickTimerPrescalerCounter[6]
    SLICE_X28Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     1.997    clkd2_50
    SLICE_X28Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[6]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.045ns (2.075%)  route 2.124ns (97.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.854     1.854    locked
    SLICE_X30Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.270     2.169    tickTimerPrescalerCounter[6]
    SLICE_X28Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.831     1.997    clkd2_50
    SLICE_X28Y56         FDRE                                         r  tickTimerPrescalerCounter_reg[8]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.045ns (2.053%)  route 2.147ns (97.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.909     1.909    locked
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.238     2.192    tickTimerPrescalerCounter[21]
    SLICE_X29Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    clkd2_50
    SLICE_X29Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[10]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.045ns (2.053%)  route 2.147ns (97.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.909     1.909    locked
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.238     2.192    tickTimerPrescalerCounter[21]
    SLICE_X29Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    clkd2_50
    SLICE_X29Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[11]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerPrescalerCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_50_clockingSystem  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.045ns (2.053%)  route 2.147ns (97.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.909     1.909    locked
    SLICE_X30Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          0.238     2.192    tickTimerPrescalerCounter[21]
    SLICE_X29Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_50_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out1_50_clockingSystem
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout1_buf/O
                         net (fo=1004, routed)        0.830     1.996    clkd2_50
    SLICE_X29Y57         FDRE                                         r  tickTimerPrescalerCounter_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_100_clockingSystem

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gpoRegister_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.407ns  (logic 0.150ns (1.441%)  route 10.257ns (98.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.639    10.407    reset
    SLICE_X49Y35         FDRE                                         r  gpoRegister_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.446     4.827    clkd2_100
    SLICE_X49Y35         FDRE                                         r  gpoRegister_reg[30]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gpoRegister_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.209ns  (logic 0.150ns (1.469%)  route 10.059ns (98.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.440    10.209    reset
    SLICE_X50Y36         FDRE                                         r  gpoRegister_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.447     4.828    clkd2_100
    SLICE_X50Y36         FDRE                                         r  gpoRegister_reg[11]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gpoRegister_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.209ns  (logic 0.150ns (1.469%)  route 10.059ns (98.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.440    10.209    reset
    SLICE_X50Y36         FDRE                                         r  gpoRegister_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.447     4.828    clkd2_100
    SLICE_X50Y36         FDRE                                         r  gpoRegister_reg[25]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gpoRegister_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.209ns  (logic 0.150ns (1.469%)  route 10.059ns (98.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.440    10.209    reset
    SLICE_X50Y36         FDRE                                         r  gpoRegister_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.447     4.828    clkd2_100
    SLICE_X50Y36         FDRE                                         r  gpoRegister_reg[9]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            registersDoutForCPU_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 0.150ns (1.513%)  route 9.764ns (98.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.146     9.914    reset
    SLICE_X49Y38         FDRE                                         r  registersDoutForCPU_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.448     4.829    clkd2_100
    SLICE_X49Y38         FDRE                                         r  registersDoutForCPU_reg[13]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            registersDoutForCPU_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 0.150ns (1.516%)  route 9.745ns (98.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.127     9.895    reset
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.446     4.827    clkd2_100
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[11]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            registersDoutForCPU_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 0.150ns (1.516%)  route 9.745ns (98.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.127     9.895    reset
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.446     4.827    clkd2_100
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[30]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            registersDoutForCPU_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.895ns  (logic 0.150ns (1.516%)  route 9.745ns (98.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         6.127     9.895    reset
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.446     4.827    clkd2_100
    SLICE_X49Y36         FDRE                                         r  registersDoutForCPU_reg[9]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            registersDoutForCPU_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.735ns  (logic 0.150ns (1.541%)  route 9.585ns (98.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         5.967     9.735    reset
    SLICE_X48Y40         FDRE                                         r  registersDoutForCPU_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449     4.830    clkd2_100
    SLICE_X48Y40         FDRE                                         r  registersDoutForCPU_reg[17]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            registersDoutForCPU_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.735ns  (logic 0.150ns (1.541%)  route 9.585ns (98.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         5.967     9.735    reset
    SLICE_X48Y40         FDRE                                         r  registersDoutForCPU_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.460     4.838    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     1.708 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.290    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         1.449     4.830    clkd2_100
    SLICE_X48Y40         FDRE                                         r  registersDoutForCPU_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.282ns (26.355%)  route 0.788ns (73.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y22                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y22                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.788     1.070    UARTInst/rxdSyncInst/uart_rx_IBUF
    SLICE_X29Y31         FDRE                                         r  UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.824     1.990    UARTInst/rxdSyncInst/clk_out2_100
    SLICE_X29Y31         FDRE                                         r  UARTInst/rxdSyncInst/stage1Reg_reg[0]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.045ns (3.341%)  route 1.302ns (96.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.302     1.302    UARTInst/rxdSyncInst/locked
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.347 r  UARTInst/rxdSyncInst/rxBuffer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.347    UARTInst/rxdSyncInst_n_3
    SLICE_X38Y30         FDRE                                         r  UARTInst/rxBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.822     1.988    UARTInst/clk_out2_100
    SLICE_X38Y30         FDRE                                         r  UARTInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tickTimerReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.045ns (2.799%)  route 1.563ns (97.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.563     1.563    picorv32Inst/locked
    SLICE_X39Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.608 r  picorv32Inst/tickTimerReset_i_1/O
                         net (fo=1, routed)           0.000     1.608    picorv32Inst_n_6
    SLICE_X39Y36         FDRE                                         r  tickTimerReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.827     1.993    clkd2_100
    SLICE_X39Y36         FDRE                                         r  tickTimerReset_reg/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.151ns (8.512%)  route 1.623ns (91.488%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.474     1.474    UARTInst/locked
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.044     1.518 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.149     1.667    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y30         LUT6 (Prop_lut6_I4_O)        0.107     1.774 r  UARTInst/rxdSyncInst/rxBuffer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    UARTInst/rxdSyncInst_n_7
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.822     1.988    UARTInst/clk_out2_100
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.151ns (8.507%)  route 1.624ns (91.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.474     1.474    UARTInst/locked
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.044     1.518 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.150     1.668    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y30         LUT6 (Prop_lut6_I4_O)        0.107     1.775 r  UARTInst/rxdSyncInst/rxBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    UARTInst/rxdSyncInst_n_2
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.822     1.988    UARTInst/clk_out2_100
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[2]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.817ns  (logic 0.151ns (8.308%)  route 1.666ns (91.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.474     1.474    UARTInst/locked
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.044     1.518 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.192     1.710    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.107     1.817 r  UARTInst/rxdSyncInst/rxBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    UARTInst/rxdSyncInst_n_5
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.822     1.988    UARTInst/clk_out2_100
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[5]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.151ns (8.295%)  route 1.669ns (91.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.474     1.474    UARTInst/locked
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.044     1.518 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.195     1.713    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.107     1.820 r  UARTInst/rxdSyncInst/rxBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.820    UARTInst/rxdSyncInst_n_4
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.822     1.988    UARTInst/clk_out2_100
    SLICE_X39Y30         FDRE                                         r  UARTInst/rxBuffer_reg[6]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.151ns (8.254%)  route 1.678ns (91.746%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.474     1.474    UARTInst/locked
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.044     1.518 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.204     1.722    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.107     1.829 r  UARTInst/rxdSyncInst/rxBuffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    UARTInst/rxdSyncInst_n_6
    SLICE_X39Y31         FDRE                                         r  UARTInst/rxBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.823     1.989    UARTInst/clk_out2_100
    SLICE_X39Y31         FDRE                                         r  UARTInst/rxBuffer_reg[4]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.151ns (8.241%)  route 1.681ns (91.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.474     1.474    UARTInst/locked
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.044     1.518 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.207     1.725    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.107     1.832 r  UARTInst/rxdSyncInst/rxBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    UARTInst/rxdSyncInst_n_8
    SLICE_X38Y31         FDRE                                         r  UARTInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.823     1.989    UARTInst/clk_out2_100
    SLICE_X38Y31         FDRE                                         r  UARTInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            UARTInst/rxBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_100_clockingSystem  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.151ns (8.238%)  route 1.682ns (91.762%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.474     1.474    UARTInst/locked
    SLICE_X37Y31         LUT3 (Prop_lut3_I2_O)        0.044     1.518 r  UARTInst/rxBuffer[6]_i_3/O
                         net (fo=7, routed)           0.208     1.726    UARTInst/rxdSyncInst/rxBuffer_reg[6]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.107     1.833 r  UARTInst/rxdSyncInst/rxBuffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    UARTInst/rxdSyncInst_n_9
    SLICE_X38Y31         FDRE                                         r  UARTInst/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_100_clockingSystem rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingSystemInst/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingSystemInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.819     1.983    clockingSystemInst/inst/clk_in1_clockingSystem
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.608 r  clockingSystemInst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.138    clockingSystemInst/inst/clk_out2_100_clockingSystem
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingSystemInst/inst/clkout2_buf/O
                         net (fo=237, routed)         0.823     1.989    UARTInst/clk_out2_100
    SLICE_X38Y31         FDRE                                         r  UARTInst/rxBuffer_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_25_clockingHDMI

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 0.150ns (2.340%)  route 6.261ns (97.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.642     6.411    pixelGenInst/reset
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.444     4.825    pixelGenInst/clk_out3_25
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[1]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 0.150ns (2.340%)  route 6.261ns (97.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.642     6.411    pixelGenInst/reset
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.444     4.825    pixelGenInst/clk_out3_25
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[2]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 0.150ns (2.340%)  route 6.261ns (97.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.642     6.411    pixelGenInst/reset
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.444     4.825    pixelGenInst/clk_out3_25
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[3]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 0.150ns (2.340%)  route 6.261ns (97.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.642     6.411    pixelGenInst/reset
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.444     4.825    pixelGenInst/clk_out3_25
    SLICE_X28Y38         FDRE                                         r  pixelGenInst/pgDisplayPtr_reg[4]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtrShadow_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.150ns (2.451%)  route 5.969ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.351     6.119    pixelGenInst/reset
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.445     4.826    pixelGenInst/clk_out3_25
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[0]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtrShadow_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.150ns (2.451%)  route 5.969ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.351     6.119    pixelGenInst/reset
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.445     4.826    pixelGenInst/clk_out3_25
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[1]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtrShadow_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.150ns (2.451%)  route 5.969ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.351     6.119    pixelGenInst/reset
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.445     4.826    pixelGenInst/clk_out3_25
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[2]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtrShadow_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.150ns (2.451%)  route 5.969ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.351     6.119    pixelGenInst/reset
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.445     4.826    pixelGenInst/clk_out3_25
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[3]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtrShadow_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.150ns (2.451%)  route 5.969ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.351     6.119    pixelGenInst/reset
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.445     4.826    pixelGenInst/clk_out3_25
    SLICE_X28Y39         FDRE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[4]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDisplayPtrShadow_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.150ns (2.451%)  route 5.969ns (97.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          3.618     3.618    UARTInst/locked
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.150     3.768 r  UARTInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=204, routed)         2.351     6.119    pixelGenInst/reset
    SLICE_X28Y39         FDSE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.287    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458     4.836    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133     1.702 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     3.290    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.381 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         1.445     4.826    pixelGenInst/clk_out3_25
    SLICE_X28Y39         FDSE                                         r  pixelGenInst/pgDisplayPtrShadow_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgFetchEnable_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.000ns (0.000%)  route 1.770ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.770     1.770    pixelGenInst/locked
    SLICE_X36Y66         FDRE                                         r  pixelGenInst/pgFetchEnable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.822     1.989    pixelGenInst/clk_out3_25
    SLICE_X36Y66         FDRE                                         r  pixelGenInst/pgFetchEnable_reg/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgG_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.045ns (2.527%)  route 1.736ns (97.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.623     1.623    pixelGenInst/locked
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.668 r  pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.113     1.781    pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  pixelGenInst/pgG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.828     1.995    pixelGenInst/clk_out3_25
    SLICE_X38Y58         FDRE                                         r  pixelGenInst/pgG_reg[6]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.045ns (2.488%)  route 1.763ns (97.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.623     1.623    pixelGenInst/locked
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.668 r  pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.141     1.808    pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  pixelGenInst/pgB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.828     1.995    pixelGenInst/clk_out3_25
    SLICE_X37Y59         FDRE                                         r  pixelGenInst/pgB_reg[1]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.045ns (2.488%)  route 1.763ns (97.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.623     1.623    pixelGenInst/locked
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.668 r  pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.141     1.808    pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  pixelGenInst/pgG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.828     1.995    pixelGenInst/clk_out3_25
    SLICE_X37Y59         FDRE                                         r  pixelGenInst/pgG_reg[1]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgG_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.045ns (2.488%)  route 1.763ns (97.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.623     1.623    pixelGenInst/locked
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.668 r  pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.141     1.808    pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  pixelGenInst/pgG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.828     1.995    pixelGenInst/clk_out3_25
    SLICE_X36Y59         FDRE                                         r  pixelGenInst/pgG_reg[7]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.045ns (2.488%)  route 1.763ns (97.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.623     1.623    pixelGenInst/locked
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.668 r  pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.141     1.808    pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  pixelGenInst/pgR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.828     1.995    pixelGenInst/clk_out3_25
    SLICE_X36Y59         FDRE                                         r  pixelGenInst/pgR_reg[5]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDeY_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.000ns (0.000%)  route 1.824ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.824     1.824    pixelGenInst/locked
    SLICE_X39Y66         FDRE                                         r  pixelGenInst/pgDeY_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.822     1.989    pixelGenInst/clk_out3_25
    SLICE_X39Y66         FDRE                                         r  pixelGenInst/pgDeY_reg/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgDe_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.000ns (0.000%)  route 1.824ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.824     1.824    pixelGenInst/locked
    SLICE_X39Y66         FDRE                                         r  pixelGenInst/pgDe_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.822     1.989    pixelGenInst/clk_out3_25
    SLICE_X39Y66         FDRE                                         r  pixelGenInst/pgDe_reg_inv/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgBackgroundColor_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.045ns (2.450%)  route 1.792ns (97.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.629     1.629    pixelGenInst/locked
    SLICE_X36Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.674 r  pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.163     1.837    pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  pixelGenInst/pgBackgroundColor_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.829     1.996    pixelGenInst/clk_out3_25
    SLICE_X39Y56         FDRE                                         r  pixelGenInst/pgBackgroundColor_reg[16]/C

Slack:                    inf
  Source:                 clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            pixelGenInst/pgBackgroundColor_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_25_clockingHDMI  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.045ns (2.450%)  route 1.792ns (97.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clockingHDMIInst/inst/mmcm_adv_inst/LOCKED
                         net (fo=20, routed)          1.629     1.629    pixelGenInst/locked
    SLICE_X36Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.674 r  pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.163     1.837    pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X39Y56         FDRE                                         r  pixelGenInst/pgBackgroundColor_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_25_clockingHDMI rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_100
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_in_100_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.136    clockingHDMIInst/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clockingHDMIInst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.818     1.982    clockingHDMIInst/inst/clk_in1_clockingHDMI
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.604 r  clockingHDMIInst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     1.138    clockingHDMIInst/inst/clk_out3_25_clockingHDMI
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockingHDMIInst/inst/clkout3_buf/O
                         net (fo=239, routed)         0.829     1.996    pixelGenInst/clk_out3_25
    SLICE_X39Y56         FDRE                                         r  pixelGenInst/pgBackgroundColor_reg[21]/C





