// Seed: 2529492703
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
  wire id_5;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge !-1 or negedge $display(-1, id_11, id_5 + "")) id_18 <= 1;
  rtran (.id_0(-1), .id_1(id_4), .id_2(1), .id_3(id_6), .id_4(id_2.product));
  assign id_13 = 1;
  id_20(
      .id_0(id_12)
  );
  logic [7:0] id_21;
  module_0 modCall_1 ();
  wire id_22, id_23;
  assign id_12[-1] = 1 * ~id_21[1];
endmodule
