-- generated by newgenasym Mon Apr 23 10:44:45 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pd1722j5050d2hf is
    port (    
	G:         INOUT  STD_LOGIC;    
	I:         INOUT  STD_LOGIC;    
	M1:        INOUT  STD_LOGIC;    
	M2:        INOUT  STD_LOGIC;    
	O1:        INOUT  STD_LOGIC;    
	O2:        INOUT  STD_LOGIC);
end pd1722j5050d2hf;
