{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662494834315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662494834316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 17:07:14 2022 " "Processing started: Tue Sep 06 17:07:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662494834316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662494834316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_work -c final_work " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_work -c final_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662494834316 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1662494834706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod3x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod3x8 " "Found entity 1: decod3x8" {  } { { "decod3x8.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d_edge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d_edge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_edge " "Found entity 1: flip_flop_D_edge" {  } { { "flip_flop_D_edge.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_D_edge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bits " "Found entity 1: register_8bits" {  } { { "register_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/register_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bits " "Found entity 1: and_8bits" {  } { { "and_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/and_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bits " "Found entity 1: or_8bits" {  } { { "or_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/or_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file not_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 not_8bits " "Found entity 1: not_8bits" {  } { { "not_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/not_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_8bits " "Found entity 1: mux4x1_8bits" {  } { { "mux4x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux4x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_8bits " "Found entity 1: mux8x1_8bits" {  } { { "mux8x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux8x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ahmes_alu " "Found entity 1: ahmes_alu" {  } { { "ahmes_alu.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/ahmes_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8bits " "Found entity 1: mux2x1_8bits" {  } { { "mux2x1_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahmes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ahmes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ahmes " "Found entity 1: Ahmes" {  } { { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero_check " "Found entity 1: zero_check" {  } { { "zero_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/zero_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/shl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1_8bitsa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1_8bitsa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1_8bitsa " "Found entity 1: mux16x1_8bitsa" {  } { { "mux16x1_8bitsa.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gnd_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gnd_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_8bits " "Found entity 1: gnd_8bits" {  } { { "gnd_8bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/gnd_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_work.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_work.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_work " "Found entity 1: final_work" {  } { { "final_work.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_check " "Found entity 1: overflow_check" {  } { { "overflow_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/overflow_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file carry_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_check " "Found entity 1: carry_check" {  } { { "carry_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/carry_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_neg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_neg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_neg " "Found entity 1: add_sub_neg" {  } { { "add_sub_neg.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/add_sub_neg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file negative_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 negative_check " "Found entity 1: negative_check" {  } { { "negative_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/negative_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "borrow_check.bdf 1 1 " "Found 1 design units, including 1 entities, in source file borrow_check.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 borrow_check " "Found entity 1: borrow_check" {  } { { "borrow_check.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/borrow_check.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_E " "Found entity 1: latch_SR_E" {  } { { "latch_SR_E.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR " "Found entity 1: latch_SR" {  } { { "latch_SR.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D " "Found entity 1: latch_D" {  } { { "latch_D.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xx " "Found entity 1: xx" {  } { { "xx.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/xx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_sr " "Found entity 1: latch_SR_sr" {  } { { "latch_SR_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_e_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_e_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_E_sr " "Found entity 1: latch_SR_E_sr" {  } { { "latch_SR_E_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_E_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_d_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_d_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_D_sr " "Found entity 1: latch_D_sr" {  } { { "latch_D_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_D_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_sr " "Found entity 1: flip_flop_sr" {  } { { "flip_flop_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_e_sr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_e_sr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_E_sr " "Found entity 1: flip_flop_E_sr" {  } { { "flip_flop_E_sr.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/flip_flop_E_sr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834895 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "latch_with_reset/latch_SR.bdf " "Can't analyze file -- file latch_with_reset/latch_SR.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1662494834900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_sr_reset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_sr_reset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR_reset " "Found entity 1: latch_SR_reset" {  } { { "latch_SR_reset.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/latch_SR_reset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bits " "Found entity 1: reg_8_bits" {  } { { "reg_8_bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/reg_8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander_alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander_alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 neander_alu " "Found entity 1: neander_alu" {  } { { "neander_alu.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div25_select.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_div25_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div25_select " "Found entity 1: freq_div25_select" {  } { { "freq_div25_select.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/freq_div25_select.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1_port " "Found entity 1: RAM_1_port" {  } { { "RAM_1_port.v" "" { Text "D:/Github/digital_circuits_processor1/RAM_1_port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494834919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494834919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-circ1 " "Found design unit 1: memoria-circ1" {  } { { "teste.vhd" "" { Text "D:/Github/digital_circuits_processor1/teste.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835283 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "teste.vhd" "" { Text "D:/Github/digital_circuits_processor1/teste.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494835283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_work " "Elaborating entity \"final_work\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662494835332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ahmes Ahmes:inst " "Elaborating entity \"Ahmes\" for hierarchy \"Ahmes:inst\"" {  } { { "final_work.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/final_work.bdf" { { 256 560 736 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neander_alu Ahmes:inst\|neander_alu:inst22 " "Elaborating entity \"neander_alu\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\"" {  } { { "Ahmes.bdf" "inst22" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 344 576 672 480 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_check Ahmes:inst\|neander_alu:inst22\|zero_check:inst24 " "Elaborating entity \"zero_check\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|zero_check:inst24\"" {  } { { "neander_alu.bdf" "inst24" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { { 424 512 608 520 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_8bits Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12 " "Elaborating entity \"mux8x1_8bits\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12\"" {  } { { "neander_alu.bdf" "inst12" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { { 72 504 632 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12\|mux8x1:inst2 " "Elaborating entity \"mux8x1\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12\|mux8x1:inst2\"" {  } { { "mux8x1_8bits.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/mux8x1_8bits.bdf" { { 472 512 608 696 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12\|mux8x1:inst2\|mux2x1:inst1 " "Elaborating entity \"mux2x1\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12\|mux8x1:inst2\|mux2x1:inst1\"" {  } { { "mux8x1.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/mux8x1.bdf" { { 312 744 840 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12\|mux8x1:inst2\|mux4x1:inst " "Elaborating entity \"mux4x1\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|mux8x1_8bits:inst12\|mux8x1:inst2\|mux4x1:inst\"" {  } { { "mux8x1.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/mux8x1.bdf" { { 184 600 696 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835349 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bits_adder.bdf 1 1 " "Using design file 8_bits_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_bits_adder " "Found entity 1: 8_bits_adder" {  } { { "8_bits_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/8_bits_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662494835429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_bits_adder Ahmes:inst\|neander_alu:inst22\|8_bits_adder:inst " "Elaborating entity \"8_bits_adder\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|8_bits_adder:inst\"" {  } { { "neander_alu.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { { 120 240 368 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662494835445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Ahmes:inst\|neander_alu:inst22\|8_bits_adder:inst\|full_adder:inst7 " "Elaborating entity \"full_adder\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|8_bits_adder:inst\|full_adder:inst7\"" {  } { { "8_bits_adder.bdf" "inst7" { Schematic "D:/Github/digital_circuits_processor1/8_bits_adder.bdf" { { 16 536 632 112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.bdf 1 1 " "Using design file half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662494835461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Ahmes:inst\|neander_alu:inst22\|8_bits_adder:inst\|full_adder:inst7\|half_adder:inst1 " "Elaborating entity \"half_adder\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|8_bits_adder:inst\|full_adder:inst7\|half_adder:inst1\"" {  } { { "full_adder.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/full_adder.bdf" { { 288 512 608 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bits Ahmes:inst\|neander_alu:inst22\|and_8bits:inst1 " "Elaborating entity \"and_8bits\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|and_8bits:inst1\"" {  } { { "neander_alu.bdf" "inst1" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { { 440 240 368 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bits Ahmes:inst\|neander_alu:inst22\|or_8bits:inst2 " "Elaborating entity \"or_8bits\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|or_8bits:inst2\"" {  } { { "neander_alu.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { { 232 240 368 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_8bits Ahmes:inst\|neander_alu:inst22\|not_8bits:inst3 " "Elaborating entity \"not_8bits\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|not_8bits:inst3\"" {  } { { "neander_alu.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { { 336 240 368 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative_check Ahmes:inst\|neander_alu:inst22\|negative_check:inst4 " "Elaborating entity \"negative_check\" for hierarchy \"Ahmes:inst\|neander_alu:inst22\|negative_check:inst4\"" {  } { { "neander_alu.bdf" "inst4" { Schematic "D:/Github/digital_circuits_processor1/neander_alu.bdf" { { 312 504 624 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bits Ahmes:inst\|reg_8_bits:AC " "Elaborating entity \"reg_8_bits\" for hierarchy \"Ahmes:inst\|reg_8_bits:AC\"" {  } { { "Ahmes.bdf" "AC" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 296 344 472 392 "AC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div25_select Ahmes:inst\|freq_div25_select:inst6 " "Elaborating entity \"freq_div25_select\" for hierarchy \"Ahmes:inst\|freq_div25_select:inst6\"" {  } { { "Ahmes.bdf" "inst6" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 384 184 280 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835493 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "display_3_\[6..0\] " "Pin \"display_3_\[6..0\]\" is missing source" {  } { { "freq_div25_select.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/freq_div25_select.bdf" { { 152 432 608 168 "display_3_\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1662494835494 ""}
{ "Warning" "WSGN_SEARCH_FILE" "freq_div.bdf 1 1 " "Using design file freq_div.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/freq_div.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662494835517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div Ahmes:inst\|freq_div25_select:inst6\|freq_div:inst24 " "Elaborating entity \"freq_div\" for hierarchy \"Ahmes:inst\|freq_div25_select:inst6\|freq_div:inst24\"" {  } { { "freq_div25_select.bdf" "inst24" { Schematic "D:/Github/digital_circuits_processor1/freq_div25_select.bdf" { { 648 832 928 744 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit Ahmes:inst\|control_unit:inst " "Elaborating entity \"control_unit\" for hierarchy \"Ahmes:inst\|control_unit:inst\"" {  } { { "Ahmes.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 528 768 992 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3x8 Ahmes:inst\|control_unit:inst\|decod3x8:inst " "Elaborating entity \"decod3x8\" for hierarchy \"Ahmes:inst\|control_unit:inst\|decod3x8:inst\"" {  } { { "control_unit.bdf" "inst" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { { 208 416 512 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835540 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_8_bits.bdf 1 1 " "Using design file counter_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bits " "Found entity 1: counter_8_bits" {  } { { "counter_8_bits.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662494835557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8_bits Ahmes:inst\|control_unit:inst\|counter_8_bits:inst2 " "Elaborating entity \"counter_8_bits\" for hierarchy \"Ahmes:inst\|control_unit:inst\|counter_8_bits:inst2\"" {  } { { "control_unit.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { { 240 152 280 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generic_counter.bdf 1 1 " "Using design file generic_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generic_counter " "Found entity 1: generic_counter" {  } { { "generic_counter.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/generic_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662494835573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter Ahmes:inst\|control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3 " "Elaborating entity \"generic_counter\" for hierarchy \"Ahmes:inst\|control_unit:inst\|counter_8_bits:inst2\|generic_counter:inst3\"" {  } { { "counter_8_bits.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/counter_8_bits.bdf" { { 192 480 592 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4x16 Ahmes:inst\|control_unit:inst\|decod4x16:inst3 " "Elaborating entity \"decod4x16\" for hierarchy \"Ahmes:inst\|control_unit:inst\|decod4x16:inst3\"" {  } { { "control_unit.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/control_unit.bdf" { { 416 40 136 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria Ahmes:inst\|memoria:inst9 " "Elaborating entity \"memoria\" for hierarchy \"Ahmes:inst\|memoria:inst9\"" {  } { { "Ahmes.bdf" "inst9" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { -56 864 1056 24 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8bits Ahmes:inst\|mux2x1_8bits:inst3 " "Elaborating entity \"mux2x1_8bits\" for hierarchy \"Ahmes:inst\|mux2x1_8bits:inst3\"" {  } { { "Ahmes.bdf" "inst3" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 80 528 656 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_7_seg.bdf 1 1 " "Using design file display_7_seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_7_seg " "Found entity 1: display_7_seg" {  } { { "display_7_seg.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/display_7_seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494835677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1662494835677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7_seg Ahmes:inst\|display_7_seg:inst2 " "Elaborating entity \"display_7_seg\" for hierarchy \"Ahmes:inst\|display_7_seg:inst2\"" {  } { { "Ahmes.bdf" "inst2" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 448 1040 1168 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494835678 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ahmes:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux2x1:inst1\|inst2~0 " "Found clock multiplexer Ahmes:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux2x1:inst1\|inst2~0" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { { 248 632 696 296 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1662494836059 "|final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux2x1:inst1|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ahmes:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst2\|mux2x1:inst2\|inst2~0 " "Found clock multiplexer Ahmes:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst2\|mux2x1:inst2\|inst2~0" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { { 248 632 696 296 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1662494836059 "|final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst2|mux2x1:inst2|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ahmes:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst\|mux2x1:inst2\|inst2~0 " "Found clock multiplexer Ahmes:inst\|freq_div25_select:inst6\|mux8x1:inst25\|mux4x1:inst\|mux2x1:inst2\|inst2~0" {  } { { "mux2x1.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/mux2x1.bdf" { { 248 632 696 296 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1662494836059 "|final_work|Ahmes:inst|freq_div25_select:inst6|mux8x1:inst25|mux4x1:inst|mux2x1:inst2|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1662494836059 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Ahmes:inst\|memoria:inst9\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Ahmes:inst\|memoria:inst9\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1662494836154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1662494836154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1662494836154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1662494836154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1662494836154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1662494836154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE final_work.final_work0.rtl.mif " "Parameter INIT_FILE set to final_work.final_work0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1662494836154 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662494836154 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1662494836154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ahmes:inst\|memoria:inst9\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"Ahmes:inst\|memoria:inst9\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662494836215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ahmes:inst\|memoria:inst9\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"Ahmes:inst\|memoria:inst9\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494836216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494836216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494836216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494836216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494836216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494836216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE final_work.final_work0.rtl.mif " "Parameter \"INIT_FILE\" = \"final_work.final_work0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662494836216 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1662494836216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lv01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lv01 " "Found entity 1: altsyncram_lv01" {  } { { "db/altsyncram_lv01.tdf" "" { Text "D:/Github/digital_circuits_processor1/db/altsyncram_lv01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662494836281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662494836281 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 600 608 688 664 "inst11" "" } } } } { "Ahmes.bdf" "" { Schematic "D:/Github/digital_circuits_processor1/Ahmes.bdf" { { 600 504 584 664 "inst23" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1662494836582 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1662494836582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1662494836825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662494837300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662494837300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662494837360 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662494837360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1662494837360 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1662494837360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662494837360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662494837382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 17:07:17 2022 " "Processing ended: Tue Sep 06 17:07:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662494837382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662494837382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662494837382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662494837382 ""}
