
05 how to read magnetometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000631c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  080064b0  080064b0  000164b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068e8  080068e8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080068e8  080068e8  000168e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068f0  080068f0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068f0  080068f0  000168f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080068f4  080068f4  000168f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080068f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00000208  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003dc  200003dc  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00006ede  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001a1c  00000000  00000000  00027125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000750  00000000  00000000  00028b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000559  00000000  00000000  00029298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002177b  00000000  00000000  000297f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000095db  00000000  00000000  0004af6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c4e33  00000000  00000000  00054547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002d24  00000000  00000000  0011937c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000b0  00000000  00000000  0011c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006494 	.word	0x08006494

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08006494 	.word	0x08006494

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08a      	sub	sp, #40	; 0x28
 8000f48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	4a25      	ldr	r2, [pc, #148]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f68:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6a:	4b23      	ldr	r3, [pc, #140]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f72:	613b      	str	r3, [r7, #16]
 8000f74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	4b1f      	ldr	r3, [pc, #124]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	4a1e      	ldr	r2, [pc, #120]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f80:	f043 0304 	orr.w	r3, r3, #4
 8000f84:	6313      	str	r3, [r2, #48]	; 0x30
 8000f86:	4b1c      	ldr	r3, [pc, #112]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	f003 0304 	and.w	r3, r3, #4
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	4b18      	ldr	r3, [pc, #96]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	4a17      	ldr	r2, [pc, #92]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000f9c:	f043 0302 	orr.w	r3, r3, #2
 8000fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa2:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	4a10      	ldr	r2, [pc, #64]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000fb8:	f043 0301 	orr.w	r3, r3, #1
 8000fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <MX_GPIO_Init+0xb4>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	2101      	movs	r1, #1
 8000fce:	480b      	ldr	r0, [pc, #44]	; (8000ffc <MX_GPIO_Init+0xb8>)
 8000fd0:	f001 f8a2 	bl	8002118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000fe4:	f107 0314 	add.w	r3, r7, #20
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4804      	ldr	r0, [pc, #16]	; (8000ffc <MX_GPIO_Init+0xb8>)
 8000fec:	f000 fef8 	bl	8001de0 <HAL_GPIO_Init>

}
 8000ff0:	bf00      	nop
 8000ff2:	3728      	adds	r7, #40	; 0x28
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40020800 	.word	0x40020800

08001000 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001008:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800100c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	2b00      	cmp	r3, #0
 8001016:	d013      	beq.n	8001040 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001018:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800101c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001020:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001024:	2b00      	cmp	r3, #0
 8001026:	d00b      	beq.n	8001040 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001028:	e000      	b.n	800102c <ITM_SendChar+0x2c>
    {
      __NOP();
 800102a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800102c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d0f9      	beq.n	800102a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001036:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	b2d2      	uxtb	r2, r2
 800103e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001040:	687b      	ldr	r3, [r7, #4]
}
 8001042:	4618      	mov	r0, r3
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
	...

08001050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001054:	f000 fd48 	bl	8001ae8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001058:	f000 f830 	bl	80010bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105c:	f7ff ff72 	bl	8000f44 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001060:	f000 fb6c 	bl	800173c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  mpu_init();
 8001064:	f000 f912 	bl	800128c <mpu_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 //(1000);
	 mpu_read_sensor(&imu_data);
 8001068:	480f      	ldr	r0, [pc, #60]	; (80010a8 <main+0x58>)
 800106a:	f000 f99d 	bl	80013a8 <mpu_read_sensor>
	 accel_roll = imu_data.accelro_magneto_rpy.roll;
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <main+0x58>)
 8001070:	695b      	ldr	r3, [r3, #20]
 8001072:	4a0e      	ldr	r2, [pc, #56]	; (80010ac <main+0x5c>)
 8001074:	6013      	str	r3, [r2, #0]
	 accel_pitch = imu_data.accelro_magneto_rpy.pitch;
 8001076:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <main+0x58>)
 8001078:	699b      	ldr	r3, [r3, #24]
 800107a:	4a0d      	ldr	r2, [pc, #52]	; (80010b0 <main+0x60>)
 800107c:	6013      	str	r3, [r2, #0]

	 printf("Accelero roll : %f\n", accel_roll);
 800107e:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <main+0x5c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fa60 	bl	8000548 <__aeabi_f2d>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4809      	ldr	r0, [pc, #36]	; (80010b4 <main+0x64>)
 800108e:	f002 ffbf 	bl	8004010 <iprintf>
	 printf("Accelero pitch : %f\n", accel_pitch);
 8001092:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <main+0x60>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fa56 	bl	8000548 <__aeabi_f2d>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4805      	ldr	r0, [pc, #20]	; (80010b8 <main+0x68>)
 80010a2:	f002 ffb5 	bl	8004010 <iprintf>
	 mpu_read_sensor(&imu_data);
 80010a6:	e7df      	b.n	8001068 <main+0x18>
 80010a8:	200001f8 	.word	0x200001f8
 80010ac:	200001f4 	.word	0x200001f4
 80010b0:	200001f0 	.word	0x200001f0
 80010b4:	080064b0 	.word	0x080064b0
 80010b8:	080064c4 	.word	0x080064c4

080010bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b094      	sub	sp, #80	; 0x50
 80010c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c2:	f107 0320 	add.w	r3, r7, #32
 80010c6:	2230      	movs	r2, #48	; 0x30
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 fff5 	bl	80040ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e0:	2300      	movs	r3, #0
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	4b28      	ldr	r3, [pc, #160]	; (8001188 <SystemClock_Config+0xcc>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e8:	4a27      	ldr	r2, [pc, #156]	; (8001188 <SystemClock_Config+0xcc>)
 80010ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ee:	6413      	str	r3, [r2, #64]	; 0x40
 80010f0:	4b25      	ldr	r3, [pc, #148]	; (8001188 <SystemClock_Config+0xcc>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010fc:	2300      	movs	r3, #0
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	4b22      	ldr	r3, [pc, #136]	; (800118c <SystemClock_Config+0xd0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a21      	ldr	r2, [pc, #132]	; (800118c <SystemClock_Config+0xd0>)
 8001106:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800110a:	6013      	str	r3, [r2, #0]
 800110c:	4b1f      	ldr	r3, [pc, #124]	; (800118c <SystemClock_Config+0xd0>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001118:	2301      	movs	r3, #1
 800111a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800111c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001120:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001122:	2302      	movs	r3, #2
 8001124:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001126:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800112c:	2304      	movs	r3, #4
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001130:	23a8      	movs	r3, #168	; 0xa8
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001134:	2302      	movs	r3, #2
 8001136:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001138:	2307      	movs	r3, #7
 800113a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800113c:	f107 0320 	add.w	r3, r7, #32
 8001140:	4618      	mov	r0, r3
 8001142:	f001 f803 	bl	800214c <HAL_RCC_OscConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800114c:	f000 f83c 	bl	80011c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001150:	230f      	movs	r3, #15
 8001152:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001154:	2302      	movs	r3, #2
 8001156:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800115c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001160:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001162:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001166:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2105      	movs	r1, #5
 800116e:	4618      	mov	r0, r3
 8001170:	f001 fa64 	bl	800263c <HAL_RCC_ClockConfig>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800117a:	f000 f825 	bl	80011c8 <Error_Handler>
  }
}
 800117e:	bf00      	nop
 8001180:	3750      	adds	r7, #80	; 0x50
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800
 800118c:	40007000 	.word	0x40007000

08001190 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	e009      	b.n	80011b6 <_write+0x26>
		ITM_SendChar(*ptr++);
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	1c5a      	adds	r2, r3, #1
 80011a6:	60ba      	str	r2, [r7, #8]
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff28 	bl	8001000 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	3301      	adds	r3, #1
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	dbf1      	blt.n	80011a2 <_write+0x12>
	return len;
 80011be:	687b      	ldr	r3, [r7, #4]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011cc:	b672      	cpsid	i
}
 80011ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d0:	e7fe      	b.n	80011d0 <Error_Handler+0x8>
	...

080011d4 <activate_spi2_mpu>:
int16_t x_gyro_bias, y_gyro_bias, z_gyro_bias;

static void remove_gyro_bias(void);

static void activate_spi2_mpu(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80011d8:	2200      	movs	r2, #0
 80011da:	2101      	movs	r1, #1
 80011dc:	4802      	ldr	r0, [pc, #8]	; (80011e8 <activate_spi2_mpu+0x14>)
 80011de:	f000 ff9b 	bl	8002118 <HAL_GPIO_WritePin>
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40020800 	.word	0x40020800

080011ec <deactivate_spi2_mpu>:

static void deactivate_spi2_mpu(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80011f0:	2201      	movs	r2, #1
 80011f2:	2101      	movs	r1, #1
 80011f4:	4802      	ldr	r0, [pc, #8]	; (8001200 <deactivate_spi2_mpu+0x14>)
 80011f6:	f000 ff8f 	bl	8002118 <HAL_GPIO_WritePin>
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40020800 	.word	0x40020800

08001204 <ak8963_write_reg>:


void ak8963_write_reg(uint8_t reg, uint8_t data)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	460a      	mov	r2, r1
 800120e:	71fb      	strb	r3, [r7, #7]
 8001210:	4613      	mov	r3, r2
 8001212:	71bb      	strb	r3, [r7, #6]
	mpu_write_reg(I2C_SLV0_ADDR_REG, AK8963_ADDRESS);
 8001214:	210c      	movs	r1, #12
 8001216:	2025      	movs	r0, #37	; 0x25
 8001218:	f000 f882 	bl	8001320 <mpu_write_reg>
	mpu_write_reg(I2C_SLV0_REG_REG, reg);
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	4619      	mov	r1, r3
 8001220:	2026      	movs	r0, #38	; 0x26
 8001222:	f000 f87d 	bl	8001320 <mpu_write_reg>
	mpu_write_reg(I2C_SLV0_DATA_REG, data);
 8001226:	79bb      	ldrb	r3, [r7, #6]
 8001228:	4619      	mov	r1, r3
 800122a:	2063      	movs	r0, #99	; 0x63
 800122c:	f000 f878 	bl	8001320 <mpu_write_reg>
	mpu_write_reg(I2C_SLV0_CTRL_REG, (I2C_SLV0_CTRL_EN|0x01) );
 8001230:	2181      	movs	r1, #129	; 0x81
 8001232:	2027      	movs	r0, #39	; 0x27
 8001234:	f000 f874 	bl	8001320 <mpu_write_reg>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <ak8963_read_reg>:

void ak8963_read_reg(uint8_t reg, uint8_t *data, uint8_t len)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	6039      	str	r1, [r7, #0]
 800124a:	71fb      	strb	r3, [r7, #7]
 800124c:	4613      	mov	r3, r2
 800124e:	71bb      	strb	r3, [r7, #6]
	mpu_write_reg(I2C_SLV0_ADDR_REG, (0x80 | AK8963_ADDRESS) );
 8001250:	218c      	movs	r1, #140	; 0x8c
 8001252:	2025      	movs	r0, #37	; 0x25
 8001254:	f000 f864 	bl	8001320 <mpu_write_reg>
	mpu_write_reg(I2C_SLV0_REG_REG, reg);
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	4619      	mov	r1, r3
 800125c:	2026      	movs	r0, #38	; 0x26
 800125e:	f000 f85f 	bl	8001320 <mpu_write_reg>
	mpu_write_reg(I2C_SLV0_CTRL_REG, (I2C_SLV0_CTRL_EN|len));
 8001262:	79bb      	ldrb	r3, [r7, #6]
 8001264:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4619      	mov	r1, r3
 800126c:	2027      	movs	r0, #39	; 0x27
 800126e:	f000 f857 	bl	8001320 <mpu_write_reg>
	HAL_Delay(10);
 8001272:	200a      	movs	r0, #10
 8001274:	f000 fcaa 	bl	8001bcc <HAL_Delay>
	mpu_read_reg(EXT_SENS_DATA_00_REG, data, len);
 8001278:	79bb      	ldrb	r3, [r7, #6]
 800127a:	461a      	mov	r2, r3
 800127c:	6839      	ldr	r1, [r7, #0]
 800127e:	2017      	movs	r0, #23
 8001280:	f000 f86c 	bl	800135c <mpu_read_reg>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <mpu_init>:
void mpu_init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
	uint8_t temp_data[7];
	// GYRO configuration
	mpu_write_reg(GYRO_CONFIG_REG, GYRO_FS_500);
 8001292:	2108      	movs	r1, #8
 8001294:	201b      	movs	r0, #27
 8001296:	f000 f843 	bl	8001320 <mpu_write_reg>

	// ACCELERO configuration
	mpu_write_reg(ACCEL_CONFIG_REG, ACCEL_FS_4G);
 800129a:	2108      	movs	r1, #8
 800129c:	201c      	movs	r0, #28
 800129e:	f000 f83f 	bl	8001320 <mpu_write_reg>

	// EXTING from sleep mode
	mpu_write_reg(PWR_MGTM1_REG, PWR_MGTM1_PLL_EXSLP);
 80012a2:	2101      	movs	r1, #1
 80012a4:	206b      	movs	r0, #107	; 0x6b
 80012a6:	f000 f83b 	bl	8001320 <mpu_write_reg>

	// Enable I2C Master setting 400Khz
	mpu_write_reg(USR_CTRL_REG, USR_CTRL_REG_I2CEN);
 80012aa:	2120      	movs	r1, #32
 80012ac:	206a      	movs	r0, #106	; 0x6a
 80012ae:	f000 f837 	bl	8001320 <mpu_write_reg>
	mpu_write_reg(I2C_MSTR_CTRL_REG, I2C_MSTR_CTRL_400);
 80012b2:	210d      	movs	r1, #13
 80012b4:	2024      	movs	r0, #36	; 0x24
 80012b6:	f000 f833 	bl	8001320 <mpu_write_reg>

	remove_gyro_bias();
 80012ba:	f000 f9e1 	bl	8001680 <remove_gyro_bias>

	// POWER down Magnetometer
	ak8963_write_reg(AK8963_CTRL_REG, AK8963_PWR_DWN);
 80012be:	2100      	movs	r1, #0
 80012c0:	200a      	movs	r0, #10
 80012c2:	f7ff ff9f 	bl	8001204 <ak8963_write_reg>
	HAL_Delay(10);
 80012c6:	200a      	movs	r0, #10
 80012c8:	f000 fc80 	bl	8001bcc <HAL_Delay>
	ak8963_write_reg(AK8963_CTRL_REG, AK8963_FUSE_ROM);
 80012cc:	210f      	movs	r1, #15
 80012ce:	200a      	movs	r0, #10
 80012d0:	f7ff ff98 	bl	8001204 <ak8963_write_reg>
	HAL_Delay(10);
 80012d4:	200a      	movs	r0, #10
 80012d6:	f000 fc79 	bl	8001bcc <HAL_Delay>
	ak8963_read_reg(AK8963_SEN_ONSET_REG, mag_adjust, 3);
 80012da:	2203      	movs	r2, #3
 80012dc:	490f      	ldr	r1, [pc, #60]	; (800131c <mpu_init+0x90>)
 80012de:	2010      	movs	r0, #16
 80012e0:	f7ff ffae 	bl	8001240 <ak8963_read_reg>

	ak8963_write_reg(AK8963_CTRL_REG, AK8963_PWR_DWN);
 80012e4:	2100      	movs	r1, #0
 80012e6:	200a      	movs	r0, #10
 80012e8:	f7ff ff8c 	bl	8001204 <ak8963_write_reg>
	HAL_Delay(10);
 80012ec:	200a      	movs	r0, #10
 80012ee:	f000 fc6d 	bl	8001bcc <HAL_Delay>
	ak8963_write_reg(AK8963_CTRL_REG, AK8963_CONT_MEAS2);
 80012f2:	2116      	movs	r1, #22
 80012f4:	200a      	movs	r0, #10
 80012f6:	f7ff ff85 	bl	8001204 <ak8963_write_reg>
	HAL_Delay(10);
 80012fa:	200a      	movs	r0, #10
 80012fc:	f000 fc66 	bl	8001bcc <HAL_Delay>
	ak8963_read_reg(AK8963_DATA_ONSET_REG, temp_data, 7);
 8001300:	463b      	mov	r3, r7
 8001302:	2207      	movs	r2, #7
 8001304:	4619      	mov	r1, r3
 8001306:	2003      	movs	r0, #3
 8001308:	f7ff ff9a 	bl	8001240 <ak8963_read_reg>
	HAL_Delay(10);
 800130c:	200a      	movs	r0, #10
 800130e:	f000 fc5d 	bl	8001bcc <HAL_Delay>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000224 	.word	0x20000224

08001320 <mpu_write_reg>:

void mpu_write_reg(uint8_t reg, uint8_t data)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	460a      	mov	r2, r1
 800132a:	71fb      	strb	r3, [r7, #7]
 800132c:	4613      	mov	r3, r2
 800132e:	71bb      	strb	r3, [r7, #6]
	activate_spi2_mpu();
 8001330:	f7ff ff50 	bl	80011d4 <activate_spi2_mpu>
	HAL_SPI_Transmit(&hspi2, &reg, 1, 100);
 8001334:	1df9      	adds	r1, r7, #7
 8001336:	2364      	movs	r3, #100	; 0x64
 8001338:	2201      	movs	r2, #1
 800133a:	4807      	ldr	r0, [pc, #28]	; (8001358 <mpu_write_reg+0x38>)
 800133c:	f001 fbf3 	bl	8002b26 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data,1, 100);
 8001340:	1db9      	adds	r1, r7, #6
 8001342:	2364      	movs	r3, #100	; 0x64
 8001344:	2201      	movs	r2, #1
 8001346:	4804      	ldr	r0, [pc, #16]	; (8001358 <mpu_write_reg+0x38>)
 8001348:	f001 fbed 	bl	8002b26 <HAL_SPI_Transmit>
	deactivate_spi2_mpu();
 800134c:	f7ff ff4e 	bl	80011ec <deactivate_spi2_mpu>
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000230 	.word	0x20000230

0800135c <mpu_read_reg>:

void mpu_read_reg(uint8_t reg, uint8_t *data, uint8_t len)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	6039      	str	r1, [r7, #0]
 8001366:	71fb      	strb	r3, [r7, #7]
 8001368:	4613      	mov	r3, r2
 800136a:	71bb      	strb	r3, [r7, #6]
	uint8_t temp_data = 0x80 | reg;
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001372:	b2db      	uxtb	r3, r3
 8001374:	73fb      	strb	r3, [r7, #15]
	activate_spi2_mpu();
 8001376:	f7ff ff2d 	bl	80011d4 <activate_spi2_mpu>
	HAL_SPI_Transmit(&hspi2, &temp_data, 1, 100);
 800137a:	f107 010f 	add.w	r1, r7, #15
 800137e:	2364      	movs	r3, #100	; 0x64
 8001380:	2201      	movs	r2, #1
 8001382:	4808      	ldr	r0, [pc, #32]	; (80013a4 <mpu_read_reg+0x48>)
 8001384:	f001 fbcf 	bl	8002b26 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, data, len, 100);
 8001388:	79bb      	ldrb	r3, [r7, #6]
 800138a:	b29a      	uxth	r2, r3
 800138c:	2364      	movs	r3, #100	; 0x64
 800138e:	6839      	ldr	r1, [r7, #0]
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <mpu_read_reg+0x48>)
 8001392:	f001 fd0b 	bl	8002dac <HAL_SPI_Receive>
	deactivate_spi2_mpu();
 8001396:	f7ff ff29 	bl	80011ec <deactivate_spi2_mpu>
}
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000230 	.word	0x20000230

080013a8 <mpu_read_sensor>:

void mpu_read_sensor(mpu_data *imu_data)
{
 80013a8:	b5b0      	push	{r4, r5, r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	uint8_t data[20];
	activate_spi2_mpu();
 80013b0:	f7ff ff10 	bl	80011d4 <activate_spi2_mpu>
	uint8_t temp_reg = 0x80 | ACCEL_XOUT_H;
 80013b4:	23bb      	movs	r3, #187	; 0xbb
 80013b6:	72fb      	strb	r3, [r7, #11]
	HAL_SPI_Transmit(&hspi2, &temp_reg, 1, 100);
 80013b8:	f107 010b 	add.w	r1, r7, #11
 80013bc:	2364      	movs	r3, #100	; 0x64
 80013be:	2201      	movs	r2, #1
 80013c0:	486b      	ldr	r0, [pc, #428]	; (8001570 <mpu_read_sensor+0x1c8>)
 80013c2:	f001 fbb0 	bl	8002b26 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, data, 20, 100);
 80013c6:	f107 010c 	add.w	r1, r7, #12
 80013ca:	2364      	movs	r3, #100	; 0x64
 80013cc:	2214      	movs	r2, #20
 80013ce:	4868      	ldr	r0, [pc, #416]	; (8001570 <mpu_read_sensor+0x1c8>)
 80013d0:	f001 fcec 	bl	8002dac <HAL_SPI_Receive>
	deactivate_spi2_mpu();
 80013d4:	f7ff ff0a 	bl	80011ec <deactivate_spi2_mpu>

	imu_data->x_accel = ((int16_t)data[0]<<8) + data[1];
 80013d8:	7b3b      	ldrb	r3, [r7, #12]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b29a      	uxth	r2, r3
 80013e0:	7b7b      	ldrb	r3, [r7, #13]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	4413      	add	r3, r2
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	b21a      	sxth	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	801a      	strh	r2, [r3, #0]
	imu_data->y_accel = ((int16_t)data[2]<<8) + data[3];
 80013ee:	7bbb      	ldrb	r3, [r7, #14]
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	4413      	add	r3, r2
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	b21a      	sxth	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	805a      	strh	r2, [r3, #2]
	imu_data->z_accel = ((int16_t)data[4]<<8) + data[5];
 8001404:	7c3b      	ldrb	r3, [r7, #16]
 8001406:	b29b      	uxth	r3, r3
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	b29a      	uxth	r2, r3
 800140c:	7c7b      	ldrb	r3, [r7, #17]
 800140e:	b29b      	uxth	r3, r3
 8001410:	4413      	add	r3, r2
 8001412:	b29b      	uxth	r3, r3
 8001414:	b21a      	sxth	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	809a      	strh	r2, [r3, #4]

	imu_data->x_gyro = (((int16_t)data[8]<<8) + data[9])  - x_gyro_bias;
 800141a:	7d3b      	ldrb	r3, [r7, #20]
 800141c:	b29b      	uxth	r3, r3
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b29a      	uxth	r2, r3
 8001422:	7d7b      	ldrb	r3, [r7, #21]
 8001424:	b29b      	uxth	r3, r3
 8001426:	4413      	add	r3, r2
 8001428:	b29a      	uxth	r2, r3
 800142a:	4b52      	ldr	r3, [pc, #328]	; (8001574 <mpu_read_sensor+0x1cc>)
 800142c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001430:	b29b      	uxth	r3, r3
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	b29b      	uxth	r3, r3
 8001436:	b21a      	sxth	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	80da      	strh	r2, [r3, #6]
	imu_data->y_gyro = (((int16_t)data[10]<<8) + data[11])- y_gyro_bias;
 800143c:	7dbb      	ldrb	r3, [r7, #22]
 800143e:	b29b      	uxth	r3, r3
 8001440:	021b      	lsls	r3, r3, #8
 8001442:	b29a      	uxth	r2, r3
 8001444:	7dfb      	ldrb	r3, [r7, #23]
 8001446:	b29b      	uxth	r3, r3
 8001448:	4413      	add	r3, r2
 800144a:	b29a      	uxth	r2, r3
 800144c:	4b4a      	ldr	r3, [pc, #296]	; (8001578 <mpu_read_sensor+0x1d0>)
 800144e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001452:	b29b      	uxth	r3, r3
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	b29b      	uxth	r3, r3
 8001458:	b21a      	sxth	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	811a      	strh	r2, [r3, #8]
	imu_data->z_gyro = (((int16_t)data[12]<<8) + data[13])- z_gyro_bias;
 800145e:	7e3b      	ldrb	r3, [r7, #24]
 8001460:	b29b      	uxth	r3, r3
 8001462:	021b      	lsls	r3, r3, #8
 8001464:	b29a      	uxth	r2, r3
 8001466:	7e7b      	ldrb	r3, [r7, #25]
 8001468:	b29b      	uxth	r3, r3
 800146a:	4413      	add	r3, r2
 800146c:	b29a      	uxth	r2, r3
 800146e:	4b43      	ldr	r3, [pc, #268]	; (800157c <mpu_read_sensor+0x1d4>)
 8001470:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001474:	b29b      	uxth	r3, r3
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	b29b      	uxth	r3, r3
 800147a:	b21a      	sxth	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	815a      	strh	r2, [r3, #10]

	imu_data->x_mag = ((int16_t)data[15]<<8) + data[14];
 8001480:	7efb      	ldrb	r3, [r7, #27]
 8001482:	b29b      	uxth	r3, r3
 8001484:	021b      	lsls	r3, r3, #8
 8001486:	b29a      	uxth	r2, r3
 8001488:	7ebb      	ldrb	r3, [r7, #26]
 800148a:	b29b      	uxth	r3, r3
 800148c:	4413      	add	r3, r2
 800148e:	b29b      	uxth	r3, r3
 8001490:	b21a      	sxth	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	819a      	strh	r2, [r3, #12]
	imu_data->y_mag = ((int16_t)data[17]<<8) + data[16];
 8001496:	7f7b      	ldrb	r3, [r7, #29]
 8001498:	b29b      	uxth	r3, r3
 800149a:	021b      	lsls	r3, r3, #8
 800149c:	b29a      	uxth	r2, r3
 800149e:	7f3b      	ldrb	r3, [r7, #28]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	4413      	add	r3, r2
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	b21a      	sxth	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	81da      	strh	r2, [r3, #14]
	imu_data->z_mag = ((int16_t)data[19]<<8) + data[18];
 80014ac:	7ffb      	ldrb	r3, [r7, #31]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	021b      	lsls	r3, r3, #8
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	7fbb      	ldrb	r3, [r7, #30]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	4413      	add	r3, r2
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	b21a      	sxth	r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	821a      	strh	r2, [r3, #16]

	//printf("Accelero : %d, %d, and %d \n", imu_data->x_accel, imu_data->y_accel, imu_data->z_accel);
	//printf("Gyro : %d, %d, and %d \n", imu_data->x_gyro, imu_data->y_gyro, imu_data->z_gyro);
	//printf("Magneto : %d, %d, and %d \n", imu_data->x_mag, imu_data->y_mag, imu_data->z_mag);
	normalize_accelero(imu_data);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 f85c 	bl	8001580 <normalize_accelero>
	imu_data->accelro_magneto_rpy.pitch = atan2(imu_data->y_accel, imu_data->z_accel) * RAD2DEG;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff f828 	bl	8000524 <__aeabi_i2d>
 80014d4:	4604      	mov	r4, r0
 80014d6:	460d      	mov	r5, r1
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff f820 	bl	8000524 <__aeabi_i2d>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	ec43 2b11 	vmov	d1, r2, r3
 80014ec:	ec45 4b10 	vmov	d0, r4, r5
 80014f0:	f004 fd38 	bl	8005f64 <atan2>
 80014f4:	ec51 0b10 	vmov	r0, r1, d0
 80014f8:	a31b      	add	r3, pc, #108	; (adr r3, 8001568 <mpu_read_sensor+0x1c0>)
 80014fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fe:	f7ff f87b 	bl	80005f8 <__aeabi_dmul>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb4d 	bl	8000ba8 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	619a      	str	r2, [r3, #24]
	imu_data->accelro_magneto_rpy.roll = atan2(imu_data->x_accel, imu_data->z_accel) * RAD2DEG;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff f802 	bl	8000524 <__aeabi_i2d>
 8001520:	4604      	mov	r4, r0
 8001522:	460d      	mov	r5, r1
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe fffa 	bl	8000524 <__aeabi_i2d>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	ec43 2b11 	vmov	d1, r2, r3
 8001538:	ec45 4b10 	vmov	d0, r4, r5
 800153c:	f004 fd12 	bl	8005f64 <atan2>
 8001540:	ec51 0b10 	vmov	r0, r1, d0
 8001544:	a308      	add	r3, pc, #32	; (adr r3, 8001568 <mpu_read_sensor+0x1c0>)
 8001546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154a:	f7ff f855 	bl	80005f8 <__aeabi_dmul>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4610      	mov	r0, r2
 8001554:	4619      	mov	r1, r3
 8001556:	f7ff fb27 	bl	8000ba8 <__aeabi_d2f>
 800155a:	4602      	mov	r2, r0
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	615a      	str	r2, [r3, #20]


}
 8001560:	bf00      	nop
 8001562:	3720      	adds	r7, #32
 8001564:	46bd      	mov	sp, r7
 8001566:	bdb0      	pop	{r4, r5, r7, pc}
 8001568:	1a63cbb0 	.word	0x1a63cbb0
 800156c:	404ca5dc 	.word	0x404ca5dc
 8001570:	20000230 	.word	0x20000230
 8001574:	20000228 	.word	0x20000228
 8001578:	2000022a 	.word	0x2000022a
 800157c:	2000022c 	.word	0x2000022c

08001580 <normalize_accelero>:
void normalize_accelero(mpu_data *imu_data)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	float32_t norm_acc;
	arm_status arm_status_temp;

	arm_status_temp = arm_sqrt_f32((float32_t)imu_data->x_accel * imu_data->x_accel + (float32_t)imu_data->y_accel * imu_data->y_accel
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800158e:	ee07 3a90 	vmov	s15, r3
 8001592:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f9b3 3000 	ldrsh.w	r3, [r3]
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015ae:	ee07 3a90 	vmov	s15, r3
 80015b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015bc:	ee07 3a90 	vmov	s15, r3
 80015c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015c8:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ imu_data->z_accel * imu_data->z_accel, &norm_acc);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015d2:	461a      	mov	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015da:	fb02 f303 	mul.w	r3, r2, r3
	arm_status_temp = arm_sqrt_f32((float32_t)imu_data->x_accel * imu_data->x_accel + (float32_t)imu_data->y_accel * imu_data->y_accel
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ea:	edc7 7a04 	vstr	s15, [r7, #16]
 80015ee:	f107 0308 	add.w	r3, r7, #8
 80015f2:	60fb      	str	r3, [r7, #12]
   */
  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 80015f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80015f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001600:	db0a      	blt.n	8001618 <normalize_accelero+0x98>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 8001602:	ed97 0a04 	vldr	s0, [r7, #16]
 8001606:	f004 fcaf 	bl	8005f68 <sqrtf>
 800160a:	eef0 7a40 	vmov.f32	s15, s0
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8001614:	2300      	movs	r3, #0
 8001616:	e005      	b.n	8001624 <normalize_accelero+0xa4>
    }
    else
    {
      *pOut = 0.0f;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001620:	f04f 33ff 	mov.w	r3, #4294967295
 8001624:	75fb      	strb	r3, [r7, #23]

		if(arm_status_temp != ARM_MATH_SUCCESS)
 8001626:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d006      	beq.n	800163c <normalize_accelero+0xbc>
		{
			printf("error sqrt! %d \n", arm_status_temp);
 800162e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001632:	4619      	mov	r1, r3
 8001634:	4811      	ldr	r0, [pc, #68]	; (800167c <normalize_accelero+0xfc>)
 8001636:	f002 fceb 	bl	8004010 <iprintf>
			while(1);
 800163a:	e7fe      	b.n	800163a <normalize_accelero+0xba>
		}
		imu_data->x_accel /= norm_acc;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001642:	ee07 3a90 	vmov	s15, r3
 8001646:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800164a:	ed97 7a02 	vldr	s14, [r7, #8]
 800164e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001652:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001656:	ee17 3a90 	vmov	r3, s15
 800165a:	b21a      	sxth	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	801a      	strh	r2, [r3, #0]
		imu_data->y_accel = norm_acc;
 8001660:	edd7 7a02 	vldr	s15, [r7, #8]
 8001664:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001668:	ee17 3a90 	vmov	r3, s15
 800166c:	b21a      	sxth	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	805a      	strh	r2, [r3, #2]
		//imu_data->z_accel /= norm_acc;
}
 8001672:	bf00      	nop
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	080064dc 	.word	0x080064dc

08001680 <remove_gyro_bias>:
static void remove_gyro_bias(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0

	int32_t x_bias = 0, y_bias = 0, z_bias = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	2300      	movs	r3, #0
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < 1000; i++)
 8001692:	2300      	movs	r3, #0
 8001694:	603b      	str	r3, [r7, #0]
 8001696:	e01d      	b.n	80016d4 <remove_gyro_bias+0x54>
	{
		mpu_read_sensor(&imu_data);
 8001698:	4823      	ldr	r0, [pc, #140]	; (8001728 <remove_gyro_bias+0xa8>)
 800169a:	f7ff fe85 	bl	80013a8 <mpu_read_sensor>
		x_bias += (int32_t)imu_data.x_gyro;
 800169e:	4b22      	ldr	r3, [pc, #136]	; (8001728 <remove_gyro_bias+0xa8>)
 80016a0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80016a4:	461a      	mov	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	4413      	add	r3, r2
 80016aa:	60fb      	str	r3, [r7, #12]
		y_bias += (int32_t)imu_data.y_gyro;
 80016ac:	4b1e      	ldr	r3, [pc, #120]	; (8001728 <remove_gyro_bias+0xa8>)
 80016ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80016b2:	461a      	mov	r2, r3
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	4413      	add	r3, r2
 80016b8:	60bb      	str	r3, [r7, #8]
		z_bias += (int32_t)imu_data.z_gyro;
 80016ba:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <remove_gyro_bias+0xa8>)
 80016bc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80016c0:	461a      	mov	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	607b      	str	r3, [r7, #4]
		HAL_Delay(2);
 80016c8:	2002      	movs	r0, #2
 80016ca:	f000 fa7f 	bl	8001bcc <HAL_Delay>
	for(int i = 0; i < 1000; i++)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	3301      	adds	r3, #1
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016da:	dbdd      	blt.n	8001698 <remove_gyro_bias+0x18>
	}
	x_gyro_bias = (int16_t)(x_bias / 1000);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	4a13      	ldr	r2, [pc, #76]	; (800172c <remove_gyro_bias+0xac>)
 80016e0:	fb82 1203 	smull	r1, r2, r2, r3
 80016e4:	1192      	asrs	r2, r2, #6
 80016e6:	17db      	asrs	r3, r3, #31
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	b21a      	sxth	r2, r3
 80016ec:	4b10      	ldr	r3, [pc, #64]	; (8001730 <remove_gyro_bias+0xb0>)
 80016ee:	801a      	strh	r2, [r3, #0]
	y_gyro_bias = (int16_t)(y_bias / 1000);
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	4a0e      	ldr	r2, [pc, #56]	; (800172c <remove_gyro_bias+0xac>)
 80016f4:	fb82 1203 	smull	r1, r2, r2, r3
 80016f8:	1192      	asrs	r2, r2, #6
 80016fa:	17db      	asrs	r3, r3, #31
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	b21a      	sxth	r2, r3
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <remove_gyro_bias+0xb4>)
 8001702:	801a      	strh	r2, [r3, #0]
	z_gyro_bias = (int16_t)(z_bias / 1000);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a09      	ldr	r2, [pc, #36]	; (800172c <remove_gyro_bias+0xac>)
 8001708:	fb82 1203 	smull	r1, r2, r2, r3
 800170c:	1192      	asrs	r2, r2, #6
 800170e:	17db      	asrs	r3, r3, #31
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	b21a      	sxth	r2, r3
 8001714:	4b08      	ldr	r3, [pc, #32]	; (8001738 <remove_gyro_bias+0xb8>)
 8001716:	801a      	strh	r2, [r3, #0]
	//printf("x,y,z %d, %d, %d \n", x_gyro_bias, y_gyro_bias, z_gyro_bias);
	HAL_Delay(100);
 8001718:	2064      	movs	r0, #100	; 0x64
 800171a:	f000 fa57 	bl	8001bcc <HAL_Delay>
	//mpu_write_reg(XG_OFFSET_L, (uint8_t)(x_gyro_bias));
	//mpu_write_reg(YG_OFFSET_H, (uint8_t)(y_gyro_bias >> 8));
	//mpu_write_reg(YG_OFFSET_L, (uint8_t)(y_gyro_bias));
	//mpu_write_reg(ZG_OFFSET_H, (uint8_t)(z_gyro_bias >> 8));
	//mpu_write_reg(ZG_OFFSET_L, (uint8_t)(z_gyro_bias));
}
 800171e:	bf00      	nop
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	200001f8 	.word	0x200001f8
 800172c:	10624dd3 	.word	0x10624dd3
 8001730:	20000228 	.word	0x20000228
 8001734:	2000022a 	.word	0x2000022a
 8001738:	2000022c 	.word	0x2000022c

0800173c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001740:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001742:	4a18      	ldr	r2, [pc, #96]	; (80017a4 <MX_SPI2_Init+0x68>)
 8001744:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001748:	f44f 7282 	mov.w	r2, #260	; 0x104
 800174c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800174e:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800175a:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <MX_SPI2_Init+0x64>)
 800175c:	2202      	movs	r2, #2
 800175e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001760:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001762:	2201      	movs	r2, #1
 8001764:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001766:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001768:	f44f 7200 	mov.w	r2, #512	; 0x200
 800176c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800176e:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001770:	2228      	movs	r2, #40	; 0x28
 8001772:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001774:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001776:	2200      	movs	r2, #0
 8001778:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800177a:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <MX_SPI2_Init+0x64>)
 800177c:	2200      	movs	r2, #0
 800177e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001780:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001782:	2200      	movs	r2, #0
 8001784:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001786:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <MX_SPI2_Init+0x64>)
 8001788:	220a      	movs	r2, #10
 800178a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800178c:	4804      	ldr	r0, [pc, #16]	; (80017a0 <MX_SPI2_Init+0x64>)
 800178e:	f001 f941 	bl	8002a14 <HAL_SPI_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001798:	f7ff fd16 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000230 	.word	0x20000230
 80017a4:	40003800 	.word	0x40003800

080017a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	; 0x28
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a28      	ldr	r2, [pc, #160]	; (8001868 <HAL_SPI_MspInit+0xc0>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d14a      	bne.n	8001860 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	4b27      	ldr	r3, [pc, #156]	; (800186c <HAL_SPI_MspInit+0xc4>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	4a26      	ldr	r2, [pc, #152]	; (800186c <HAL_SPI_MspInit+0xc4>)
 80017d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d8:	6413      	str	r3, [r2, #64]	; 0x40
 80017da:	4b24      	ldr	r3, [pc, #144]	; (800186c <HAL_SPI_MspInit+0xc4>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e2:	613b      	str	r3, [r7, #16]
 80017e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	4b20      	ldr	r3, [pc, #128]	; (800186c <HAL_SPI_MspInit+0xc4>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	4a1f      	ldr	r2, [pc, #124]	; (800186c <HAL_SPI_MspInit+0xc4>)
 80017f0:	f043 0304 	orr.w	r3, r3, #4
 80017f4:	6313      	str	r3, [r2, #48]	; 0x30
 80017f6:	4b1d      	ldr	r3, [pc, #116]	; (800186c <HAL_SPI_MspInit+0xc4>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60bb      	str	r3, [r7, #8]
 8001806:	4b19      	ldr	r3, [pc, #100]	; (800186c <HAL_SPI_MspInit+0xc4>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a18      	ldr	r2, [pc, #96]	; (800186c <HAL_SPI_MspInit+0xc4>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b16      	ldr	r3, [pc, #88]	; (800186c <HAL_SPI_MspInit+0xc4>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800181e:	230c      	movs	r3, #12
 8001820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182a:	2303      	movs	r3, #3
 800182c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800182e:	2305      	movs	r3, #5
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	480d      	ldr	r0, [pc, #52]	; (8001870 <HAL_SPI_MspInit+0xc8>)
 800183a:	f000 fad1 	bl	8001de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800183e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001842:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001844:	2302      	movs	r3, #2
 8001846:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184c:	2303      	movs	r3, #3
 800184e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001850:	2305      	movs	r3, #5
 8001852:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4619      	mov	r1, r3
 800185a:	4806      	ldr	r0, [pc, #24]	; (8001874 <HAL_SPI_MspInit+0xcc>)
 800185c:	f000 fac0 	bl	8001de0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001860:	bf00      	nop
 8001862:	3728      	adds	r7, #40	; 0x28
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40003800 	.word	0x40003800
 800186c:	40023800 	.word	0x40023800
 8001870:	40020800 	.word	0x40020800
 8001874:	40020400 	.word	0x40020400

08001878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <HAL_MspInit+0x4c>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001886:	4a0f      	ldr	r2, [pc, #60]	; (80018c4 <HAL_MspInit+0x4c>)
 8001888:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800188c:	6453      	str	r3, [r2, #68]	; 0x44
 800188e:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <HAL_MspInit+0x4c>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <HAL_MspInit+0x4c>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	4a08      	ldr	r2, [pc, #32]	; (80018c4 <HAL_MspInit+0x4c>)
 80018a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a8:	6413      	str	r3, [r2, #64]	; 0x40
 80018aa:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <HAL_MspInit+0x4c>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018b6:	2007      	movs	r0, #7
 80018b8:	f000 fa5e 	bl	8001d78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40023800 	.word	0x40023800

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018cc:	e7fe      	b.n	80018cc <NMI_Handler+0x4>

080018ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d2:	e7fe      	b.n	80018d2 <HardFault_Handler+0x4>

080018d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <MemManage_Handler+0x4>

080018da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018de:	e7fe      	b.n	80018de <BusFault_Handler+0x4>

080018e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <UsageFault_Handler+0x4>

080018e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001914:	f000 f93a 	bl	8001b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return 1;
 8001920:	2301      	movs	r3, #1
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <_kill>:

int _kill(int pid, int sig)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001936:	f002 fc13 	bl	8004160 <__errno>
 800193a:	4603      	mov	r3, r0
 800193c:	2216      	movs	r2, #22
 800193e:	601a      	str	r2, [r3, #0]
  return -1;
 8001940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <_exit>:

void _exit (int status)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001954:	f04f 31ff 	mov.w	r1, #4294967295
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff ffe7 	bl	800192c <_kill>
  while (1) {}    /* Make sure we hang here */
 800195e:	e7fe      	b.n	800195e <_exit+0x12>

08001960 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	e00a      	b.n	8001988 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001972:	f3af 8000 	nop.w
 8001976:	4601      	mov	r1, r0
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	60ba      	str	r2, [r7, #8]
 800197e:	b2ca      	uxtb	r2, r1
 8001980:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	429a      	cmp	r2, r3
 800198e:	dbf0      	blt.n	8001972 <_read+0x12>
  }

  return len;
 8001990:	687b      	ldr	r3, [r7, #4]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <_close>:
  }
  return len;
}

int _close(int file)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019c2:	605a      	str	r2, [r3, #4]
  return 0;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <_isatty>:

int _isatty(int file)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
	...

08001a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a0c:	4a14      	ldr	r2, [pc, #80]	; (8001a60 <_sbrk+0x5c>)
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <_sbrk+0x60>)
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a18:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a20:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <_sbrk+0x64>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	; (8001a6c <_sbrk+0x68>)
 8001a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d207      	bcs.n	8001a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a34:	f002 fb94 	bl	8004160 <__errno>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e009      	b.n	8001a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4a:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <_sbrk+0x64>)
 8001a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a56:	68fb      	ldr	r3, [r7, #12]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20020000 	.word	0x20020000
 8001a64:	00000400 	.word	0x00000400
 8001a68:	20000288 	.word	0x20000288
 8001a6c:	200003e0 	.word	0x200003e0

08001a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <SystemInit+0x20>)
 8001a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a7a:	4a05      	ldr	r2, [pc, #20]	; (8001a90 <SystemInit+0x20>)
 8001a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001acc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a98:	f7ff ffea 	bl	8001a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a9c:	480c      	ldr	r0, [pc, #48]	; (8001ad0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a9e:	490d      	ldr	r1, [pc, #52]	; (8001ad4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001aa0:	4a0d      	ldr	r2, [pc, #52]	; (8001ad8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa4:	e002      	b.n	8001aac <LoopCopyDataInit>

08001aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aaa:	3304      	adds	r3, #4

08001aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab0:	d3f9      	bcc.n	8001aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	; (8001adc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ab4:	4c0a      	ldr	r4, [pc, #40]	; (8001ae0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab8:	e001      	b.n	8001abe <LoopFillZerobss>

08001aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001abc:	3204      	adds	r2, #4

08001abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac0:	d3fb      	bcc.n	8001aba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ac2:	f002 fb53 	bl	800416c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ac6:	f7ff fac3 	bl	8001050 <main>
  bx  lr    
 8001aca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001acc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ad8:	080068f8 	.word	0x080068f8
  ldr r2, =_sbss
 8001adc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ae0:	200003dc 	.word	0x200003dc

08001ae4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae4:	e7fe      	b.n	8001ae4 <ADC_IRQHandler>
	...

08001ae8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001aec:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <HAL_Init+0x40>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0d      	ldr	r2, [pc, #52]	; (8001b28 <HAL_Init+0x40>)
 8001af2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001af6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001af8:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <HAL_Init+0x40>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <HAL_Init+0x40>)
 8001afe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b04:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <HAL_Init+0x40>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a07      	ldr	r2, [pc, #28]	; (8001b28 <HAL_Init+0x40>)
 8001b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b10:	2003      	movs	r0, #3
 8001b12:	f000 f931 	bl	8001d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b16:	2000      	movs	r0, #0
 8001b18:	f000 f808 	bl	8001b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b1c:	f7ff feac 	bl	8001878 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40023c00 	.word	0x40023c00

08001b2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b34:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <HAL_InitTick+0x54>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <HAL_InitTick+0x58>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f000 f93b 	bl	8001dc6 <HAL_SYSTICK_Config>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e00e      	b.n	8001b78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b0f      	cmp	r3, #15
 8001b5e:	d80a      	bhi.n	8001b76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b60:	2200      	movs	r2, #0
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	f04f 30ff 	mov.w	r0, #4294967295
 8001b68:	f000 f911 	bl	8001d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b6c:	4a06      	ldr	r2, [pc, #24]	; (8001b88 <HAL_InitTick+0x5c>)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b72:	2300      	movs	r3, #0
 8001b74:	e000      	b.n	8001b78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20000000 	.word	0x20000000
 8001b84:	20000008 	.word	0x20000008
 8001b88:	20000004 	.word	0x20000004

08001b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <HAL_IncTick+0x20>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	461a      	mov	r2, r3
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_IncTick+0x24>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	4a04      	ldr	r2, [pc, #16]	; (8001bb0 <HAL_IncTick+0x24>)
 8001b9e:	6013      	str	r3, [r2, #0]
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000008 	.word	0x20000008
 8001bb0:	2000028c 	.word	0x2000028c

08001bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bb8:	4b03      	ldr	r3, [pc, #12]	; (8001bc8 <HAL_GetTick+0x14>)
 8001bba:	681b      	ldr	r3, [r3, #0]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	2000028c 	.word	0x2000028c

08001bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bd4:	f7ff ffee 	bl	8001bb4 <HAL_GetTick>
 8001bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be4:	d005      	beq.n	8001bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001be6:	4b0a      	ldr	r3, [pc, #40]	; (8001c10 <HAL_Delay+0x44>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4413      	add	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bf2:	bf00      	nop
 8001bf4:	f7ff ffde 	bl	8001bb4 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d8f7      	bhi.n	8001bf4 <HAL_Delay+0x28>
  {
  }
}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000008 	.word	0x20000008

08001c14 <__NVIC_SetPriorityGrouping>:
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <__NVIC_SetPriorityGrouping+0x44>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c30:	4013      	ands	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c46:	4a04      	ldr	r2, [pc, #16]	; (8001c58 <__NVIC_SetPriorityGrouping+0x44>)
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	60d3      	str	r3, [r2, #12]
}
 8001c4c:	bf00      	nop
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <__NVIC_GetPriorityGrouping>:
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <__NVIC_GetPriorityGrouping+0x18>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	0a1b      	lsrs	r3, r3, #8
 8001c66:	f003 0307 	and.w	r3, r3, #7
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <__NVIC_SetPriority>:
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	6039      	str	r1, [r7, #0]
 8001c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	db0a      	blt.n	8001ca2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	490c      	ldr	r1, [pc, #48]	; (8001cc4 <__NVIC_SetPriority+0x4c>)
 8001c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c96:	0112      	lsls	r2, r2, #4
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	440b      	add	r3, r1
 8001c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ca0:	e00a      	b.n	8001cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	4908      	ldr	r1, [pc, #32]	; (8001cc8 <__NVIC_SetPriority+0x50>)
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	f003 030f 	and.w	r3, r3, #15
 8001cae:	3b04      	subs	r3, #4
 8001cb0:	0112      	lsls	r2, r2, #4
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	440b      	add	r3, r1
 8001cb6:	761a      	strb	r2, [r3, #24]
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr
 8001cc4:	e000e100 	.word	0xe000e100
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <NVIC_EncodePriority>:
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b089      	sub	sp, #36	; 0x24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	f1c3 0307 	rsb	r3, r3, #7
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	bf28      	it	cs
 8001cea:	2304      	movcs	r3, #4
 8001cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	3304      	adds	r3, #4
 8001cf2:	2b06      	cmp	r3, #6
 8001cf4:	d902      	bls.n	8001cfc <NVIC_EncodePriority+0x30>
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	3b03      	subs	r3, #3
 8001cfa:	e000      	b.n	8001cfe <NVIC_EncodePriority+0x32>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d00:	f04f 32ff 	mov.w	r2, #4294967295
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43da      	mvns	r2, r3
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	401a      	ands	r2, r3
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d14:	f04f 31ff 	mov.w	r1, #4294967295
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1e:	43d9      	mvns	r1, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d24:	4313      	orrs	r3, r2
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3724      	adds	r7, #36	; 0x24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <SysTick_Config>:
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d44:	d301      	bcc.n	8001d4a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001d46:	2301      	movs	r3, #1
 8001d48:	e00f      	b.n	8001d6a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d4a:	4a0a      	ldr	r2, [pc, #40]	; (8001d74 <SysTick_Config+0x40>)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d52:	210f      	movs	r1, #15
 8001d54:	f04f 30ff 	mov.w	r0, #4294967295
 8001d58:	f7ff ff8e 	bl	8001c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <SysTick_Config+0x40>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d62:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <SysTick_Config+0x40>)
 8001d64:	2207      	movs	r2, #7
 8001d66:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	e000e010 	.word	0xe000e010

08001d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ff47 	bl	8001c14 <__NVIC_SetPriorityGrouping>
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	4603      	mov	r3, r0
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001da0:	f7ff ff5c 	bl	8001c5c <__NVIC_GetPriorityGrouping>
 8001da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	68b9      	ldr	r1, [r7, #8]
 8001daa:	6978      	ldr	r0, [r7, #20]
 8001dac:	f7ff ff8e 	bl	8001ccc <NVIC_EncodePriority>
 8001db0:	4602      	mov	r2, r0
 8001db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001db6:	4611      	mov	r1, r2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ff5d 	bl	8001c78 <__NVIC_SetPriority>
}
 8001dbe:	bf00      	nop
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b082      	sub	sp, #8
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7ff ffb0 	bl	8001d34 <SysTick_Config>
 8001dd4:	4603      	mov	r3, r0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b089      	sub	sp, #36	; 0x24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]
 8001dfa:	e16b      	b.n	80020d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	f040 815a 	bne.w	80020ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d005      	beq.n	8001e32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d130      	bne.n	8001e94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e42:	43db      	mvns	r3, r3
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4013      	ands	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	68da      	ldr	r2, [r3, #12]
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e68:	2201      	movs	r2, #1
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4013      	ands	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	091b      	lsrs	r3, r3, #4
 8001e7e:	f003 0201 	and.w	r2, r3, #1
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	69ba      	ldr	r2, [r7, #24]
 8001e92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 0303 	and.w	r3, r3, #3
 8001e9c:	2b03      	cmp	r3, #3
 8001e9e:	d017      	beq.n	8001ed0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	2203      	movs	r2, #3
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	2b02      	cmp	r3, #2
 8001eda:	d123      	bne.n	8001f24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	08da      	lsrs	r2, r3, #3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3208      	adds	r2, #8
 8001ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	220f      	movs	r2, #15
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43db      	mvns	r3, r3
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	4013      	ands	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	691a      	ldr	r2, [r3, #16]
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	08da      	lsrs	r2, r3, #3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3208      	adds	r2, #8
 8001f1e:	69b9      	ldr	r1, [r7, #24]
 8001f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0203 	and.w	r2, r3, #3
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f000 80b4 	beq.w	80020ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	4b60      	ldr	r3, [pc, #384]	; (80020ec <HAL_GPIO_Init+0x30c>)
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6e:	4a5f      	ldr	r2, [pc, #380]	; (80020ec <HAL_GPIO_Init+0x30c>)
 8001f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f74:	6453      	str	r3, [r2, #68]	; 0x44
 8001f76:	4b5d      	ldr	r3, [pc, #372]	; (80020ec <HAL_GPIO_Init+0x30c>)
 8001f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f82:	4a5b      	ldr	r2, [pc, #364]	; (80020f0 <HAL_GPIO_Init+0x310>)
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	089b      	lsrs	r3, r3, #2
 8001f88:	3302      	adds	r3, #2
 8001f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	f003 0303 	and.w	r3, r3, #3
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	220f      	movs	r2, #15
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a52      	ldr	r2, [pc, #328]	; (80020f4 <HAL_GPIO_Init+0x314>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d02b      	beq.n	8002006 <HAL_GPIO_Init+0x226>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a51      	ldr	r2, [pc, #324]	; (80020f8 <HAL_GPIO_Init+0x318>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d025      	beq.n	8002002 <HAL_GPIO_Init+0x222>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a50      	ldr	r2, [pc, #320]	; (80020fc <HAL_GPIO_Init+0x31c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d01f      	beq.n	8001ffe <HAL_GPIO_Init+0x21e>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a4f      	ldr	r2, [pc, #316]	; (8002100 <HAL_GPIO_Init+0x320>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d019      	beq.n	8001ffa <HAL_GPIO_Init+0x21a>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a4e      	ldr	r2, [pc, #312]	; (8002104 <HAL_GPIO_Init+0x324>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d013      	beq.n	8001ff6 <HAL_GPIO_Init+0x216>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a4d      	ldr	r2, [pc, #308]	; (8002108 <HAL_GPIO_Init+0x328>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d00d      	beq.n	8001ff2 <HAL_GPIO_Init+0x212>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a4c      	ldr	r2, [pc, #304]	; (800210c <HAL_GPIO_Init+0x32c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d007      	beq.n	8001fee <HAL_GPIO_Init+0x20e>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a4b      	ldr	r2, [pc, #300]	; (8002110 <HAL_GPIO_Init+0x330>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d101      	bne.n	8001fea <HAL_GPIO_Init+0x20a>
 8001fe6:	2307      	movs	r3, #7
 8001fe8:	e00e      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8001fea:	2308      	movs	r3, #8
 8001fec:	e00c      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8001fee:	2306      	movs	r3, #6
 8001ff0:	e00a      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8001ff2:	2305      	movs	r3, #5
 8001ff4:	e008      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8001ff6:	2304      	movs	r3, #4
 8001ff8:	e006      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e004      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e002      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <HAL_GPIO_Init+0x228>
 8002006:	2300      	movs	r3, #0
 8002008:	69fa      	ldr	r2, [r7, #28]
 800200a:	f002 0203 	and.w	r2, r2, #3
 800200e:	0092      	lsls	r2, r2, #2
 8002010:	4093      	lsls	r3, r2
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002018:	4935      	ldr	r1, [pc, #212]	; (80020f0 <HAL_GPIO_Init+0x310>)
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	089b      	lsrs	r3, r3, #2
 800201e:	3302      	adds	r3, #2
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002026:	4b3b      	ldr	r3, [pc, #236]	; (8002114 <HAL_GPIO_Init+0x334>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	43db      	mvns	r3, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4013      	ands	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800204a:	4a32      	ldr	r2, [pc, #200]	; (8002114 <HAL_GPIO_Init+0x334>)
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002050:	4b30      	ldr	r3, [pc, #192]	; (8002114 <HAL_GPIO_Init+0x334>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d003      	beq.n	8002074 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002074:	4a27      	ldr	r2, [pc, #156]	; (8002114 <HAL_GPIO_Init+0x334>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800207a:	4b26      	ldr	r3, [pc, #152]	; (8002114 <HAL_GPIO_Init+0x334>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800209e:	4a1d      	ldr	r2, [pc, #116]	; (8002114 <HAL_GPIO_Init+0x334>)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020a4:	4b1b      	ldr	r3, [pc, #108]	; (8002114 <HAL_GPIO_Init+0x334>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020c8:	4a12      	ldr	r2, [pc, #72]	; (8002114 <HAL_GPIO_Init+0x334>)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3301      	adds	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	2b0f      	cmp	r3, #15
 80020d8:	f67f ae90 	bls.w	8001dfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3724      	adds	r7, #36	; 0x24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40013800 	.word	0x40013800
 80020f4:	40020000 	.word	0x40020000
 80020f8:	40020400 	.word	0x40020400
 80020fc:	40020800 	.word	0x40020800
 8002100:	40020c00 	.word	0x40020c00
 8002104:	40021000 	.word	0x40021000
 8002108:	40021400 	.word	0x40021400
 800210c:	40021800 	.word	0x40021800
 8002110:	40021c00 	.word	0x40021c00
 8002114:	40013c00 	.word	0x40013c00

08002118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	807b      	strh	r3, [r7, #2]
 8002124:	4613      	mov	r3, r2
 8002126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002128:	787b      	ldrb	r3, [r7, #1]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800212e:	887a      	ldrh	r2, [r7, #2]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002134:	e003      	b.n	800213e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002136:	887b      	ldrh	r3, [r7, #2]
 8002138:	041a      	lsls	r2, r3, #16
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	619a      	str	r2, [r3, #24]
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
	...

0800214c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e267      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d075      	beq.n	8002256 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800216a:	4b88      	ldr	r3, [pc, #544]	; (800238c <HAL_RCC_OscConfig+0x240>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	2b04      	cmp	r3, #4
 8002174:	d00c      	beq.n	8002190 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002176:	4b85      	ldr	r3, [pc, #532]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800217e:	2b08      	cmp	r3, #8
 8002180:	d112      	bne.n	80021a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002182:	4b82      	ldr	r3, [pc, #520]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800218a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800218e:	d10b      	bne.n	80021a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002190:	4b7e      	ldr	r3, [pc, #504]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d05b      	beq.n	8002254 <HAL_RCC_OscConfig+0x108>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d157      	bne.n	8002254 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e242      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b0:	d106      	bne.n	80021c0 <HAL_RCC_OscConfig+0x74>
 80021b2:	4b76      	ldr	r3, [pc, #472]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a75      	ldr	r2, [pc, #468]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	e01d      	b.n	80021fc <HAL_RCC_OscConfig+0xb0>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021c8:	d10c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x98>
 80021ca:	4b70      	ldr	r3, [pc, #448]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a6f      	ldr	r2, [pc, #444]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	4b6d      	ldr	r3, [pc, #436]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a6c      	ldr	r2, [pc, #432]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	e00b      	b.n	80021fc <HAL_RCC_OscConfig+0xb0>
 80021e4:	4b69      	ldr	r3, [pc, #420]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a68      	ldr	r2, [pc, #416]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	4b66      	ldr	r3, [pc, #408]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a65      	ldr	r2, [pc, #404]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80021f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d013      	beq.n	800222c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002204:	f7ff fcd6 	bl	8001bb4 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff fcd2 	bl	8001bb4 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	; 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e207      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221e:	4b5b      	ldr	r3, [pc, #364]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d0f0      	beq.n	800220c <HAL_RCC_OscConfig+0xc0>
 800222a:	e014      	b.n	8002256 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7ff fcc2 	bl	8001bb4 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002234:	f7ff fcbe 	bl	8001bb4 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b64      	cmp	r3, #100	; 0x64
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e1f3      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002246:	4b51      	ldr	r3, [pc, #324]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f0      	bne.n	8002234 <HAL_RCC_OscConfig+0xe8>
 8002252:	e000      	b.n	8002256 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d063      	beq.n	800232a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002262:	4b4a      	ldr	r3, [pc, #296]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00b      	beq.n	8002286 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800226e:	4b47      	ldr	r3, [pc, #284]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002276:	2b08      	cmp	r3, #8
 8002278:	d11c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800227a:	4b44      	ldr	r3, [pc, #272]	; (800238c <HAL_RCC_OscConfig+0x240>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d116      	bne.n	80022b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002286:	4b41      	ldr	r3, [pc, #260]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d005      	beq.n	800229e <HAL_RCC_OscConfig+0x152>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d001      	beq.n	800229e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e1c7      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229e:	4b3b      	ldr	r3, [pc, #236]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4937      	ldr	r1, [pc, #220]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b2:	e03a      	b.n	800232a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d020      	beq.n	80022fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022bc:	4b34      	ldr	r3, [pc, #208]	; (8002390 <HAL_RCC_OscConfig+0x244>)
 80022be:	2201      	movs	r2, #1
 80022c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c2:	f7ff fc77 	bl	8001bb4 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022ca:	f7ff fc73 	bl	8001bb4 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e1a8      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022dc:	4b2b      	ldr	r3, [pc, #172]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e8:	4b28      	ldr	r3, [pc, #160]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	4925      	ldr	r1, [pc, #148]	; (800238c <HAL_RCC_OscConfig+0x240>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	600b      	str	r3, [r1, #0]
 80022fc:	e015      	b.n	800232a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022fe:	4b24      	ldr	r3, [pc, #144]	; (8002390 <HAL_RCC_OscConfig+0x244>)
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002304:	f7ff fc56 	bl	8001bb4 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800230c:	f7ff fc52 	bl	8001bb4 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e187      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800231e:	4b1b      	ldr	r3, [pc, #108]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f0      	bne.n	800230c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0308 	and.w	r3, r3, #8
 8002332:	2b00      	cmp	r3, #0
 8002334:	d036      	beq.n	80023a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d016      	beq.n	800236c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800233e:	4b15      	ldr	r3, [pc, #84]	; (8002394 <HAL_RCC_OscConfig+0x248>)
 8002340:	2201      	movs	r2, #1
 8002342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002344:	f7ff fc36 	bl	8001bb4 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800234c:	f7ff fc32 	bl	8001bb4 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e167      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800235e:	4b0b      	ldr	r3, [pc, #44]	; (800238c <HAL_RCC_OscConfig+0x240>)
 8002360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0f0      	beq.n	800234c <HAL_RCC_OscConfig+0x200>
 800236a:	e01b      	b.n	80023a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800236c:	4b09      	ldr	r3, [pc, #36]	; (8002394 <HAL_RCC_OscConfig+0x248>)
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002372:	f7ff fc1f 	bl	8001bb4 <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002378:	e00e      	b.n	8002398 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800237a:	f7ff fc1b 	bl	8001bb4 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d907      	bls.n	8002398 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e150      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
 800238c:	40023800 	.word	0x40023800
 8002390:	42470000 	.word	0x42470000
 8002394:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002398:	4b88      	ldr	r3, [pc, #544]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800239a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1ea      	bne.n	800237a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f000 8097 	beq.w	80024e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023b6:	4b81      	ldr	r3, [pc, #516]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10f      	bne.n	80023e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	4b7d      	ldr	r3, [pc, #500]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	4a7c      	ldr	r2, [pc, #496]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d0:	6413      	str	r3, [r2, #64]	; 0x40
 80023d2:	4b7a      	ldr	r3, [pc, #488]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023de:	2301      	movs	r3, #1
 80023e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e2:	4b77      	ldr	r3, [pc, #476]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d118      	bne.n	8002420 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ee:	4b74      	ldr	r3, [pc, #464]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a73      	ldr	r2, [pc, #460]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 80023f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023fa:	f7ff fbdb 	bl	8001bb4 <HAL_GetTick>
 80023fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002400:	e008      	b.n	8002414 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002402:	f7ff fbd7 	bl	8001bb4 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e10c      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002414:	4b6a      	ldr	r3, [pc, #424]	; (80025c0 <HAL_RCC_OscConfig+0x474>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0f0      	beq.n	8002402 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d106      	bne.n	8002436 <HAL_RCC_OscConfig+0x2ea>
 8002428:	4b64      	ldr	r3, [pc, #400]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800242a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242c:	4a63      	ldr	r2, [pc, #396]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	6713      	str	r3, [r2, #112]	; 0x70
 8002434:	e01c      	b.n	8002470 <HAL_RCC_OscConfig+0x324>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	2b05      	cmp	r3, #5
 800243c:	d10c      	bne.n	8002458 <HAL_RCC_OscConfig+0x30c>
 800243e:	4b5f      	ldr	r3, [pc, #380]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002442:	4a5e      	ldr	r2, [pc, #376]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002444:	f043 0304 	orr.w	r3, r3, #4
 8002448:	6713      	str	r3, [r2, #112]	; 0x70
 800244a:	4b5c      	ldr	r3, [pc, #368]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800244c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800244e:	4a5b      	ldr	r2, [pc, #364]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	6713      	str	r3, [r2, #112]	; 0x70
 8002456:	e00b      	b.n	8002470 <HAL_RCC_OscConfig+0x324>
 8002458:	4b58      	ldr	r3, [pc, #352]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800245a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245c:	4a57      	ldr	r2, [pc, #348]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800245e:	f023 0301 	bic.w	r3, r3, #1
 8002462:	6713      	str	r3, [r2, #112]	; 0x70
 8002464:	4b55      	ldr	r3, [pc, #340]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002468:	4a54      	ldr	r2, [pc, #336]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 800246a:	f023 0304 	bic.w	r3, r3, #4
 800246e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d015      	beq.n	80024a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002478:	f7ff fb9c 	bl	8001bb4 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800247e:	e00a      	b.n	8002496 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002480:	f7ff fb98 	bl	8001bb4 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	f241 3288 	movw	r2, #5000	; 0x1388
 800248e:	4293      	cmp	r3, r2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e0cb      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002496:	4b49      	ldr	r3, [pc, #292]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d0ee      	beq.n	8002480 <HAL_RCC_OscConfig+0x334>
 80024a2:	e014      	b.n	80024ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a4:	f7ff fb86 	bl	8001bb4 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024aa:	e00a      	b.n	80024c2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ac:	f7ff fb82 	bl	8001bb4 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e0b5      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c2:	4b3e      	ldr	r3, [pc, #248]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1ee      	bne.n	80024ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ce:	7dfb      	ldrb	r3, [r7, #23]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d105      	bne.n	80024e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d4:	4b39      	ldr	r3, [pc, #228]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	4a38      	ldr	r2, [pc, #224]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 80a1 	beq.w	800262c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024ea:	4b34      	ldr	r3, [pc, #208]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 030c 	and.w	r3, r3, #12
 80024f2:	2b08      	cmp	r3, #8
 80024f4:	d05c      	beq.n	80025b0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d141      	bne.n	8002582 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024fe:	4b31      	ldr	r3, [pc, #196]	; (80025c4 <HAL_RCC_OscConfig+0x478>)
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7ff fb56 	bl	8001bb4 <HAL_GetTick>
 8002508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800250c:	f7ff fb52 	bl	8001bb4 <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e087      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800251e:	4b27      	ldr	r3, [pc, #156]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f0      	bne.n	800250c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69da      	ldr	r2, [r3, #28]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	431a      	orrs	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	019b      	lsls	r3, r3, #6
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002540:	085b      	lsrs	r3, r3, #1
 8002542:	3b01      	subs	r3, #1
 8002544:	041b      	lsls	r3, r3, #16
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254c:	061b      	lsls	r3, r3, #24
 800254e:	491b      	ldr	r1, [pc, #108]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002550:	4313      	orrs	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002554:	4b1b      	ldr	r3, [pc, #108]	; (80025c4 <HAL_RCC_OscConfig+0x478>)
 8002556:	2201      	movs	r2, #1
 8002558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255a:	f7ff fb2b 	bl	8001bb4 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002562:	f7ff fb27 	bl	8001bb4 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e05c      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0f0      	beq.n	8002562 <HAL_RCC_OscConfig+0x416>
 8002580:	e054      	b.n	800262c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002582:	4b10      	ldr	r3, [pc, #64]	; (80025c4 <HAL_RCC_OscConfig+0x478>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002588:	f7ff fb14 	bl	8001bb4 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002590:	f7ff fb10 	bl	8001bb4 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b02      	cmp	r3, #2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e045      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025a2:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_RCC_OscConfig+0x470>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1f0      	bne.n	8002590 <HAL_RCC_OscConfig+0x444>
 80025ae:	e03d      	b.n	800262c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d107      	bne.n	80025c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e038      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40007000 	.word	0x40007000
 80025c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025c8:	4b1b      	ldr	r3, [pc, #108]	; (8002638 <HAL_RCC_OscConfig+0x4ec>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d028      	beq.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d121      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d11a      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025f8:	4013      	ands	r3, r2
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002600:	4293      	cmp	r3, r2
 8002602:	d111      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	085b      	lsrs	r3, r3, #1
 8002610:	3b01      	subs	r3, #1
 8002612:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002614:	429a      	cmp	r2, r3
 8002616:	d107      	bne.n	8002628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002622:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002624:	429a      	cmp	r2, r3
 8002626:	d001      	beq.n	800262c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40023800 	.word	0x40023800

0800263c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d101      	bne.n	8002650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e0cc      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002650:	4b68      	ldr	r3, [pc, #416]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	683a      	ldr	r2, [r7, #0]
 800265a:	429a      	cmp	r2, r3
 800265c:	d90c      	bls.n	8002678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265e:	4b65      	ldr	r3, [pc, #404]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002666:	4b63      	ldr	r3, [pc, #396]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	429a      	cmp	r2, r3
 8002672:	d001      	beq.n	8002678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e0b8      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d020      	beq.n	80026c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002690:	4b59      	ldr	r3, [pc, #356]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	4a58      	ldr	r2, [pc, #352]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800269a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0308 	and.w	r3, r3, #8
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026a8:	4b53      	ldr	r3, [pc, #332]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	4a52      	ldr	r2, [pc, #328]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b4:	4b50      	ldr	r3, [pc, #320]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	494d      	ldr	r1, [pc, #308]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d044      	beq.n	800275c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d107      	bne.n	80026ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026da:	4b47      	ldr	r3, [pc, #284]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d119      	bne.n	800271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e07f      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d003      	beq.n	80026fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026f6:	2b03      	cmp	r3, #3
 80026f8:	d107      	bne.n	800270a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026fa:	4b3f      	ldr	r3, [pc, #252]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d109      	bne.n	800271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e06f      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800270a:	4b3b      	ldr	r3, [pc, #236]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e067      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800271a:	4b37      	ldr	r3, [pc, #220]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f023 0203 	bic.w	r2, r3, #3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4934      	ldr	r1, [pc, #208]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002728:	4313      	orrs	r3, r2
 800272a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800272c:	f7ff fa42 	bl	8001bb4 <HAL_GetTick>
 8002730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002732:	e00a      	b.n	800274a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002734:	f7ff fa3e 	bl	8001bb4 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002742:	4293      	cmp	r3, r2
 8002744:	d901      	bls.n	800274a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e04f      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274a:	4b2b      	ldr	r3, [pc, #172]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 020c 	and.w	r2, r3, #12
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	429a      	cmp	r2, r3
 800275a:	d1eb      	bne.n	8002734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800275c:	4b25      	ldr	r3, [pc, #148]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d20c      	bcs.n	8002784 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800276a:	4b22      	ldr	r3, [pc, #136]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 800276c:	683a      	ldr	r2, [r7, #0]
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002772:	4b20      	ldr	r3, [pc, #128]	; (80027f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	429a      	cmp	r2, r3
 800277e:	d001      	beq.n	8002784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e032      	b.n	80027ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0304 	and.w	r3, r3, #4
 800278c:	2b00      	cmp	r3, #0
 800278e:	d008      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002790:	4b19      	ldr	r3, [pc, #100]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	4916      	ldr	r1, [pc, #88]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d009      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027ae:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	490e      	ldr	r1, [pc, #56]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027c2:	f000 f821 	bl	8002808 <HAL_RCC_GetSysClockFreq>
 80027c6:	4602      	mov	r2, r0
 80027c8:	4b0b      	ldr	r3, [pc, #44]	; (80027f8 <HAL_RCC_ClockConfig+0x1bc>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	f003 030f 	and.w	r3, r3, #15
 80027d2:	490a      	ldr	r1, [pc, #40]	; (80027fc <HAL_RCC_ClockConfig+0x1c0>)
 80027d4:	5ccb      	ldrb	r3, [r1, r3]
 80027d6:	fa22 f303 	lsr.w	r3, r2, r3
 80027da:	4a09      	ldr	r2, [pc, #36]	; (8002800 <HAL_RCC_ClockConfig+0x1c4>)
 80027dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027de:	4b09      	ldr	r3, [pc, #36]	; (8002804 <HAL_RCC_ClockConfig+0x1c8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff f9a2 	bl	8001b2c <HAL_InitTick>

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40023c00 	.word	0x40023c00
 80027f8:	40023800 	.word	0x40023800
 80027fc:	080064f0 	.word	0x080064f0
 8002800:	20000000 	.word	0x20000000
 8002804:	20000004 	.word	0x20000004

08002808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800280c:	b094      	sub	sp, #80	; 0x50
 800280e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	647b      	str	r3, [r7, #68]	; 0x44
 8002814:	2300      	movs	r3, #0
 8002816:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002818:	2300      	movs	r3, #0
 800281a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002820:	4b79      	ldr	r3, [pc, #484]	; (8002a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 030c 	and.w	r3, r3, #12
 8002828:	2b08      	cmp	r3, #8
 800282a:	d00d      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x40>
 800282c:	2b08      	cmp	r3, #8
 800282e:	f200 80e1 	bhi.w	80029f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002832:	2b00      	cmp	r3, #0
 8002834:	d002      	beq.n	800283c <HAL_RCC_GetSysClockFreq+0x34>
 8002836:	2b04      	cmp	r3, #4
 8002838:	d003      	beq.n	8002842 <HAL_RCC_GetSysClockFreq+0x3a>
 800283a:	e0db      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800283c:	4b73      	ldr	r3, [pc, #460]	; (8002a0c <HAL_RCC_GetSysClockFreq+0x204>)
 800283e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002840:	e0db      	b.n	80029fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002842:	4b73      	ldr	r3, [pc, #460]	; (8002a10 <HAL_RCC_GetSysClockFreq+0x208>)
 8002844:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002846:	e0d8      	b.n	80029fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002848:	4b6f      	ldr	r3, [pc, #444]	; (8002a08 <HAL_RCC_GetSysClockFreq+0x200>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002850:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002852:	4b6d      	ldr	r3, [pc, #436]	; (8002a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d063      	beq.n	8002926 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800285e:	4b6a      	ldr	r3, [pc, #424]	; (8002a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	099b      	lsrs	r3, r3, #6
 8002864:	2200      	movs	r2, #0
 8002866:	63bb      	str	r3, [r7, #56]	; 0x38
 8002868:	63fa      	str	r2, [r7, #60]	; 0x3c
 800286a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800286c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002870:	633b      	str	r3, [r7, #48]	; 0x30
 8002872:	2300      	movs	r3, #0
 8002874:	637b      	str	r3, [r7, #52]	; 0x34
 8002876:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800287a:	4622      	mov	r2, r4
 800287c:	462b      	mov	r3, r5
 800287e:	f04f 0000 	mov.w	r0, #0
 8002882:	f04f 0100 	mov.w	r1, #0
 8002886:	0159      	lsls	r1, r3, #5
 8002888:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800288c:	0150      	lsls	r0, r2, #5
 800288e:	4602      	mov	r2, r0
 8002890:	460b      	mov	r3, r1
 8002892:	4621      	mov	r1, r4
 8002894:	1a51      	subs	r1, r2, r1
 8002896:	6139      	str	r1, [r7, #16]
 8002898:	4629      	mov	r1, r5
 800289a:	eb63 0301 	sbc.w	r3, r3, r1
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	f04f 0200 	mov.w	r2, #0
 80028a4:	f04f 0300 	mov.w	r3, #0
 80028a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028ac:	4659      	mov	r1, fp
 80028ae:	018b      	lsls	r3, r1, #6
 80028b0:	4651      	mov	r1, sl
 80028b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028b6:	4651      	mov	r1, sl
 80028b8:	018a      	lsls	r2, r1, #6
 80028ba:	4651      	mov	r1, sl
 80028bc:	ebb2 0801 	subs.w	r8, r2, r1
 80028c0:	4659      	mov	r1, fp
 80028c2:	eb63 0901 	sbc.w	r9, r3, r1
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	f04f 0300 	mov.w	r3, #0
 80028ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028da:	4690      	mov	r8, r2
 80028dc:	4699      	mov	r9, r3
 80028de:	4623      	mov	r3, r4
 80028e0:	eb18 0303 	adds.w	r3, r8, r3
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	462b      	mov	r3, r5
 80028e8:	eb49 0303 	adc.w	r3, r9, r3
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80028fa:	4629      	mov	r1, r5
 80028fc:	024b      	lsls	r3, r1, #9
 80028fe:	4621      	mov	r1, r4
 8002900:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002904:	4621      	mov	r1, r4
 8002906:	024a      	lsls	r2, r1, #9
 8002908:	4610      	mov	r0, r2
 800290a:	4619      	mov	r1, r3
 800290c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800290e:	2200      	movs	r2, #0
 8002910:	62bb      	str	r3, [r7, #40]	; 0x28
 8002912:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002914:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002918:	f7fe f996 	bl	8000c48 <__aeabi_uldivmod>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	4613      	mov	r3, r2
 8002922:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002924:	e058      	b.n	80029d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002926:	4b38      	ldr	r3, [pc, #224]	; (8002a08 <HAL_RCC_GetSysClockFreq+0x200>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	099b      	lsrs	r3, r3, #6
 800292c:	2200      	movs	r2, #0
 800292e:	4618      	mov	r0, r3
 8002930:	4611      	mov	r1, r2
 8002932:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002936:	623b      	str	r3, [r7, #32]
 8002938:	2300      	movs	r3, #0
 800293a:	627b      	str	r3, [r7, #36]	; 0x24
 800293c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002940:	4642      	mov	r2, r8
 8002942:	464b      	mov	r3, r9
 8002944:	f04f 0000 	mov.w	r0, #0
 8002948:	f04f 0100 	mov.w	r1, #0
 800294c:	0159      	lsls	r1, r3, #5
 800294e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002952:	0150      	lsls	r0, r2, #5
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4641      	mov	r1, r8
 800295a:	ebb2 0a01 	subs.w	sl, r2, r1
 800295e:	4649      	mov	r1, r9
 8002960:	eb63 0b01 	sbc.w	fp, r3, r1
 8002964:	f04f 0200 	mov.w	r2, #0
 8002968:	f04f 0300 	mov.w	r3, #0
 800296c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002970:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002974:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002978:	ebb2 040a 	subs.w	r4, r2, sl
 800297c:	eb63 050b 	sbc.w	r5, r3, fp
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	f04f 0300 	mov.w	r3, #0
 8002988:	00eb      	lsls	r3, r5, #3
 800298a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800298e:	00e2      	lsls	r2, r4, #3
 8002990:	4614      	mov	r4, r2
 8002992:	461d      	mov	r5, r3
 8002994:	4643      	mov	r3, r8
 8002996:	18e3      	adds	r3, r4, r3
 8002998:	603b      	str	r3, [r7, #0]
 800299a:	464b      	mov	r3, r9
 800299c:	eb45 0303 	adc.w	r3, r5, r3
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	f04f 0200 	mov.w	r2, #0
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029ae:	4629      	mov	r1, r5
 80029b0:	028b      	lsls	r3, r1, #10
 80029b2:	4621      	mov	r1, r4
 80029b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029b8:	4621      	mov	r1, r4
 80029ba:	028a      	lsls	r2, r1, #10
 80029bc:	4610      	mov	r0, r2
 80029be:	4619      	mov	r1, r3
 80029c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029c2:	2200      	movs	r2, #0
 80029c4:	61bb      	str	r3, [r7, #24]
 80029c6:	61fa      	str	r2, [r7, #28]
 80029c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029cc:	f7fe f93c 	bl	8000c48 <__aeabi_uldivmod>
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	4613      	mov	r3, r2
 80029d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029d8:	4b0b      	ldr	r3, [pc, #44]	; (8002a08 <HAL_RCC_GetSysClockFreq+0x200>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	0c1b      	lsrs	r3, r3, #16
 80029de:	f003 0303 	and.w	r3, r3, #3
 80029e2:	3301      	adds	r3, #1
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80029e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029f2:	e002      	b.n	80029fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029f4:	4b05      	ldr	r3, [pc, #20]	; (8002a0c <HAL_RCC_GetSysClockFreq+0x204>)
 80029f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3750      	adds	r7, #80	; 0x50
 8002a00:	46bd      	mov	sp, r7
 8002a02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	00f42400 	.word	0x00f42400
 8002a10:	007a1200 	.word	0x007a1200

08002a14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e07b      	b.n	8002b1e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d108      	bne.n	8002a40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a36:	d009      	beq.n	8002a4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	61da      	str	r2, [r3, #28]
 8002a3e:	e005      	b.n	8002a4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d106      	bne.n	8002a6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7fe fe9e 	bl	80017a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002a94:	431a      	orrs	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a1b      	ldr	r3, [r3, #32]
 8002acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ad0:	ea42 0103 	orr.w	r1, r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	0c1b      	lsrs	r3, r3, #16
 8002aea:	f003 0104 	and.w	r1, r3, #4
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	f003 0210 	and.w	r2, r3, #16
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	69da      	ldr	r2, [r3, #28]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b088      	sub	sp, #32
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	60f8      	str	r0, [r7, #12]
 8002b2e:	60b9      	str	r1, [r7, #8]
 8002b30:	603b      	str	r3, [r7, #0]
 8002b32:	4613      	mov	r3, r2
 8002b34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d101      	bne.n	8002b48 <HAL_SPI_Transmit+0x22>
 8002b44:	2302      	movs	r3, #2
 8002b46:	e12d      	b.n	8002da4 <HAL_SPI_Transmit+0x27e>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b50:	f7ff f830 	bl	8001bb4 <HAL_GetTick>
 8002b54:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d002      	beq.n	8002b6c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002b66:	2302      	movs	r3, #2
 8002b68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b6a:	e116      	b.n	8002d9a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d002      	beq.n	8002b78 <HAL_SPI_Transmit+0x52>
 8002b72:	88fb      	ldrh	r3, [r7, #6]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d102      	bne.n	8002b7e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b7c:	e10d      	b.n	8002d9a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2203      	movs	r2, #3
 8002b82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	88fa      	ldrh	r2, [r7, #6]
 8002b96:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	88fa      	ldrh	r2, [r7, #6]
 8002b9c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bc4:	d10f      	bne.n	8002be6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bd4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002be4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf0:	2b40      	cmp	r3, #64	; 0x40
 8002bf2:	d007      	beq.n	8002c04 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c0c:	d14f      	bne.n	8002cae <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d002      	beq.n	8002c1c <HAL_SPI_Transmit+0xf6>
 8002c16:	8afb      	ldrh	r3, [r7, #22]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d142      	bne.n	8002ca2 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c20:	881a      	ldrh	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2c:	1c9a      	adds	r2, r3, #2
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c40:	e02f      	b.n	8002ca2 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d112      	bne.n	8002c76 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c54:	881a      	ldrh	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c60:	1c9a      	adds	r2, r3, #2
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	86da      	strh	r2, [r3, #54]	; 0x36
 8002c74:	e015      	b.n	8002ca2 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c76:	f7fe ff9d 	bl	8001bb4 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d803      	bhi.n	8002c8e <HAL_SPI_Transmit+0x168>
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d102      	bne.n	8002c94 <HAL_SPI_Transmit+0x16e>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d106      	bne.n	8002ca2 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002ca0:	e07b      	b.n	8002d9a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1ca      	bne.n	8002c42 <HAL_SPI_Transmit+0x11c>
 8002cac:	e050      	b.n	8002d50 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d002      	beq.n	8002cbc <HAL_SPI_Transmit+0x196>
 8002cb6:	8afb      	ldrh	r3, [r7, #22]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d144      	bne.n	8002d46 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	330c      	adds	r3, #12
 8002cc6:	7812      	ldrb	r2, [r2, #0]
 8002cc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cce:	1c5a      	adds	r2, r3, #1
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ce2:	e030      	b.n	8002d46 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d113      	bne.n	8002d1a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	330c      	adds	r3, #12
 8002cfc:	7812      	ldrb	r2, [r2, #0]
 8002cfe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d04:	1c5a      	adds	r2, r3, #1
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	3b01      	subs	r3, #1
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d18:	e015      	b.n	8002d46 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d1a:	f7fe ff4b 	bl	8001bb4 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d803      	bhi.n	8002d32 <HAL_SPI_Transmit+0x20c>
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d30:	d102      	bne.n	8002d38 <HAL_SPI_Transmit+0x212>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d106      	bne.n	8002d46 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002d44:	e029      	b.n	8002d9a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1c9      	bne.n	8002ce4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	6839      	ldr	r1, [r7, #0]
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f000 fbdf 	bl	8003518 <SPI_EndRxTxTransaction>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d002      	beq.n	8002d66 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2220      	movs	r2, #32
 8002d64:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10a      	bne.n	8002d84 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d002      	beq.n	8002d92 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	77fb      	strb	r3, [r7, #31]
 8002d90:	e003      	b.n	8002d9a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002da2:	7ffb      	ldrb	r3, [r7, #31]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3720      	adds	r7, #32
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af02      	add	r7, sp, #8
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	4613      	mov	r3, r2
 8002dba:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d002      	beq.n	8002dd2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002dcc:	2302      	movs	r3, #2
 8002dce:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002dd0:	e0fb      	b.n	8002fca <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dda:	d112      	bne.n	8002e02 <HAL_SPI_Receive+0x56>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10e      	bne.n	8002e02 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2204      	movs	r2, #4
 8002de8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002dec:	88fa      	ldrh	r2, [r7, #6]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	4613      	mov	r3, r2
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	68b9      	ldr	r1, [r7, #8]
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 f8ef 	bl	8002fdc <HAL_SPI_TransmitReceive>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	e0e8      	b.n	8002fd4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d101      	bne.n	8002e10 <HAL_SPI_Receive+0x64>
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	e0e1      	b.n	8002fd4 <HAL_SPI_Receive+0x228>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e18:	f7fe fecc 	bl	8001bb4 <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d002      	beq.n	8002e2a <HAL_SPI_Receive+0x7e>
 8002e24:	88fb      	ldrh	r3, [r7, #6]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d102      	bne.n	8002e30 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e2e:	e0cc      	b.n	8002fca <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2204      	movs	r2, #4
 8002e34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	68ba      	ldr	r2, [r7, #8]
 8002e42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	88fa      	ldrh	r2, [r7, #6]
 8002e48:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	88fa      	ldrh	r2, [r7, #6]
 8002e4e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e76:	d10f      	bne.n	8002e98 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e96:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ea2:	2b40      	cmp	r3, #64	; 0x40
 8002ea4:	d007      	beq.n	8002eb6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eb4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d16a      	bne.n	8002f94 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002ebe:	e032      	b.n	8002f26 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d115      	bne.n	8002efa <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f103 020c 	add.w	r2, r3, #12
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eda:	7812      	ldrb	r2, [r2, #0]
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ef8:	e015      	b.n	8002f26 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002efa:	f7fe fe5b 	bl	8001bb4 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d803      	bhi.n	8002f12 <HAL_SPI_Receive+0x166>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f10:	d102      	bne.n	8002f18 <HAL_SPI_Receive+0x16c>
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d106      	bne.n	8002f26 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002f24:	e051      	b.n	8002fca <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d1c7      	bne.n	8002ec0 <HAL_SPI_Receive+0x114>
 8002f30:	e035      	b.n	8002f9e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d113      	bne.n	8002f68 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4a:	b292      	uxth	r2, r2
 8002f4c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f52:	1c9a      	adds	r2, r3, #2
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f66:	e015      	b.n	8002f94 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f68:	f7fe fe24 	bl	8001bb4 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d803      	bhi.n	8002f80 <HAL_SPI_Receive+0x1d4>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f7e:	d102      	bne.n	8002f86 <HAL_SPI_Receive+0x1da>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d106      	bne.n	8002f94 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002f92:	e01a      	b.n	8002fca <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f98:	b29b      	uxth	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1c9      	bne.n	8002f32 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	6839      	ldr	r1, [r7, #0]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f000 fa52 	bl	800344c <SPI_EndRxTransaction>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d002      	beq.n	8002fb4 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	75fb      	strb	r3, [r7, #23]
 8002fc0:	e003      	b.n	8002fca <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002fd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08c      	sub	sp, #48	; 0x30
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
 8002fe8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002fea:	2301      	movs	r3, #1
 8002fec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_SPI_TransmitReceive+0x26>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e198      	b.n	8003334 <HAL_SPI_TransmitReceive+0x358>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800300a:	f7fe fdd3 	bl	8001bb4 <HAL_GetTick>
 800300e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003020:	887b      	ldrh	r3, [r7, #2]
 8003022:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003024:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003028:	2b01      	cmp	r3, #1
 800302a:	d00f      	beq.n	800304c <HAL_SPI_TransmitReceive+0x70>
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003032:	d107      	bne.n	8003044 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d103      	bne.n	8003044 <HAL_SPI_TransmitReceive+0x68>
 800303c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003040:	2b04      	cmp	r3, #4
 8003042:	d003      	beq.n	800304c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003044:	2302      	movs	r3, #2
 8003046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800304a:	e16d      	b.n	8003328 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <HAL_SPI_TransmitReceive+0x82>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <HAL_SPI_TransmitReceive+0x82>
 8003058:	887b      	ldrh	r3, [r7, #2]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d103      	bne.n	8003066 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003064:	e160      	b.n	8003328 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b04      	cmp	r3, #4
 8003070:	d003      	beq.n	800307a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2205      	movs	r2, #5
 8003076:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	887a      	ldrh	r2, [r7, #2]
 800308a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	887a      	ldrh	r2, [r7, #2]
 8003090:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	68ba      	ldr	r2, [r7, #8]
 8003096:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	887a      	ldrh	r2, [r7, #2]
 800309c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	887a      	ldrh	r2, [r7, #2]
 80030a2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ba:	2b40      	cmp	r3, #64	; 0x40
 80030bc:	d007      	beq.n	80030ce <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030d6:	d17c      	bne.n	80031d2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d002      	beq.n	80030e6 <HAL_SPI_TransmitReceive+0x10a>
 80030e0:	8b7b      	ldrh	r3, [r7, #26]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d16a      	bne.n	80031bc <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ea:	881a      	ldrh	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	1c9a      	adds	r2, r3, #2
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003100:	b29b      	uxth	r3, r3
 8003102:	3b01      	subs	r3, #1
 8003104:	b29a      	uxth	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800310a:	e057      	b.n	80031bc <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b02      	cmp	r3, #2
 8003118:	d11b      	bne.n	8003152 <HAL_SPI_TransmitReceive+0x176>
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800311e:	b29b      	uxth	r3, r3
 8003120:	2b00      	cmp	r3, #0
 8003122:	d016      	beq.n	8003152 <HAL_SPI_TransmitReceive+0x176>
 8003124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003126:	2b01      	cmp	r3, #1
 8003128:	d113      	bne.n	8003152 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312e:	881a      	ldrh	r2, [r3, #0]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	1c9a      	adds	r2, r3, #2
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b01      	cmp	r3, #1
 800315e:	d119      	bne.n	8003194 <HAL_SPI_TransmitReceive+0x1b8>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003164:	b29b      	uxth	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d014      	beq.n	8003194 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003174:	b292      	uxth	r2, r2
 8003176:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800317c:	1c9a      	adds	r2, r3, #2
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003190:	2301      	movs	r3, #1
 8003192:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003194:	f7fe fd0e 	bl	8001bb4 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d80b      	bhi.n	80031bc <HAL_SPI_TransmitReceive+0x1e0>
 80031a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031aa:	d007      	beq.n	80031bc <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80031ba:	e0b5      	b.n	8003328 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1a2      	bne.n	800310c <HAL_SPI_TransmitReceive+0x130>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d19d      	bne.n	800310c <HAL_SPI_TransmitReceive+0x130>
 80031d0:	e080      	b.n	80032d4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d002      	beq.n	80031e0 <HAL_SPI_TransmitReceive+0x204>
 80031da:	8b7b      	ldrh	r3, [r7, #26]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d16f      	bne.n	80032c0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	330c      	adds	r3, #12
 80031ea:	7812      	ldrb	r2, [r2, #0]
 80031ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003206:	e05b      	b.n	80032c0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b02      	cmp	r3, #2
 8003214:	d11c      	bne.n	8003250 <HAL_SPI_TransmitReceive+0x274>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800321a:	b29b      	uxth	r3, r3
 800321c:	2b00      	cmp	r3, #0
 800321e:	d017      	beq.n	8003250 <HAL_SPI_TransmitReceive+0x274>
 8003220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003222:	2b01      	cmp	r3, #1
 8003224:	d114      	bne.n	8003250 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	330c      	adds	r3, #12
 8003230:	7812      	ldrb	r2, [r2, #0]
 8003232:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003238:	1c5a      	adds	r2, r3, #1
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b01      	cmp	r3, #1
 800325c:	d119      	bne.n	8003292 <HAL_SPI_TransmitReceive+0x2b6>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003262:	b29b      	uxth	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	d014      	beq.n	8003292 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68da      	ldr	r2, [r3, #12]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327a:	1c5a      	adds	r2, r3, #1
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003284:	b29b      	uxth	r3, r3
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800328e:	2301      	movs	r3, #1
 8003290:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003292:	f7fe fc8f 	bl	8001bb4 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800329e:	429a      	cmp	r2, r3
 80032a0:	d803      	bhi.n	80032aa <HAL_SPI_TransmitReceive+0x2ce>
 80032a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a8:	d102      	bne.n	80032b0 <HAL_SPI_TransmitReceive+0x2d4>
 80032aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d107      	bne.n	80032c0 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80032be:	e033      	b.n	8003328 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d19e      	bne.n	8003208 <HAL_SPI_TransmitReceive+0x22c>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d199      	bne.n	8003208 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032d6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	f000 f91d 	bl	8003518 <SPI_EndRxTxTransaction>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d006      	beq.n	80032f2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80032f0:	e01a      	b.n	8003328 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10a      	bne.n	8003310 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032fa:	2300      	movs	r3, #0
 80032fc:	617b      	str	r3, [r7, #20]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	617b      	str	r3, [r7, #20]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	617b      	str	r3, [r7, #20]
 800330e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800331e:	e003      	b.n	8003328 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003330:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003334:	4618      	mov	r0, r3
 8003336:	3730      	adds	r7, #48	; 0x30
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b088      	sub	sp, #32
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	603b      	str	r3, [r7, #0]
 8003348:	4613      	mov	r3, r2
 800334a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800334c:	f7fe fc32 	bl	8001bb4 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003354:	1a9b      	subs	r3, r3, r2
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	4413      	add	r3, r2
 800335a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800335c:	f7fe fc2a 	bl	8001bb4 <HAL_GetTick>
 8003360:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003362:	4b39      	ldr	r3, [pc, #228]	; (8003448 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	015b      	lsls	r3, r3, #5
 8003368:	0d1b      	lsrs	r3, r3, #20
 800336a:	69fa      	ldr	r2, [r7, #28]
 800336c:	fb02 f303 	mul.w	r3, r2, r3
 8003370:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003372:	e054      	b.n	800341e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337a:	d050      	beq.n	800341e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800337c:	f7fe fc1a 	bl	8001bb4 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	429a      	cmp	r2, r3
 800338a:	d902      	bls.n	8003392 <SPI_WaitFlagStateUntilTimeout+0x56>
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d13d      	bne.n	800340e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033aa:	d111      	bne.n	80033d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033b4:	d004      	beq.n	80033c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033be:	d107      	bne.n	80033d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033d8:	d10f      	bne.n	80033fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e017      	b.n	800343e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	3b01      	subs	r3, #1
 800341c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	4013      	ands	r3, r2
 8003428:	68ba      	ldr	r2, [r7, #8]
 800342a:	429a      	cmp	r2, r3
 800342c:	bf0c      	ite	eq
 800342e:	2301      	moveq	r3, #1
 8003430:	2300      	movne	r3, #0
 8003432:	b2db      	uxtb	r3, r3
 8003434:	461a      	mov	r2, r3
 8003436:	79fb      	ldrb	r3, [r7, #7]
 8003438:	429a      	cmp	r2, r3
 800343a:	d19b      	bne.n	8003374 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3720      	adds	r7, #32
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	20000000 	.word	0x20000000

0800344c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af02      	add	r7, sp, #8
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003460:	d111      	bne.n	8003486 <SPI_EndRxTransaction+0x3a>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800346a:	d004      	beq.n	8003476 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003474:	d107      	bne.n	8003486 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003484:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800348e:	d12a      	bne.n	80034e6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003498:	d012      	beq.n	80034c0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	2200      	movs	r2, #0
 80034a2:	2180      	movs	r1, #128	; 0x80
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f7ff ff49 	bl	800333c <SPI_WaitFlagStateUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d02d      	beq.n	800350c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b4:	f043 0220 	orr.w	r2, r3, #32
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e026      	b.n	800350e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	2200      	movs	r2, #0
 80034c8:	2101      	movs	r1, #1
 80034ca:	68f8      	ldr	r0, [r7, #12]
 80034cc:	f7ff ff36 	bl	800333c <SPI_WaitFlagStateUntilTimeout>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d01a      	beq.n	800350c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034da:	f043 0220 	orr.w	r2, r3, #32
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e013      	b.n	800350e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2200      	movs	r2, #0
 80034ee:	2101      	movs	r1, #1
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f7ff ff23 	bl	800333c <SPI_WaitFlagStateUntilTimeout>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d007      	beq.n	800350c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003500:	f043 0220 	orr.w	r2, r3, #32
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e000      	b.n	800350e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
	...

08003518 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af02      	add	r7, sp, #8
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	2201      	movs	r2, #1
 800352c:	2102      	movs	r1, #2
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f7ff ff04 	bl	800333c <SPI_WaitFlagStateUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d007      	beq.n	800354a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800353e:	f043 0220 	orr.w	r2, r3, #32
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e032      	b.n	80035b0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800354a:	4b1b      	ldr	r3, [pc, #108]	; (80035b8 <SPI_EndRxTxTransaction+0xa0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a1b      	ldr	r2, [pc, #108]	; (80035bc <SPI_EndRxTxTransaction+0xa4>)
 8003550:	fba2 2303 	umull	r2, r3, r2, r3
 8003554:	0d5b      	lsrs	r3, r3, #21
 8003556:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800355a:	fb02 f303 	mul.w	r3, r2, r3
 800355e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003568:	d112      	bne.n	8003590 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	9300      	str	r3, [sp, #0]
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2200      	movs	r2, #0
 8003572:	2180      	movs	r1, #128	; 0x80
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f7ff fee1 	bl	800333c <SPI_WaitFlagStateUntilTimeout>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d016      	beq.n	80035ae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003584:	f043 0220 	orr.w	r2, r3, #32
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e00f      	b.n	80035b0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00a      	beq.n	80035ac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	3b01      	subs	r3, #1
 800359a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a6:	2b80      	cmp	r3, #128	; 0x80
 80035a8:	d0f2      	beq.n	8003590 <SPI_EndRxTxTransaction+0x78>
 80035aa:	e000      	b.n	80035ae <SPI_EndRxTxTransaction+0x96>
        break;
 80035ac:	bf00      	nop
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	20000000 	.word	0x20000000
 80035bc:	165e9f81 	.word	0x165e9f81

080035c0 <__cvt>:
 80035c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035c4:	ec55 4b10 	vmov	r4, r5, d0
 80035c8:	2d00      	cmp	r5, #0
 80035ca:	460e      	mov	r6, r1
 80035cc:	4619      	mov	r1, r3
 80035ce:	462b      	mov	r3, r5
 80035d0:	bfbb      	ittet	lt
 80035d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80035d6:	461d      	movlt	r5, r3
 80035d8:	2300      	movge	r3, #0
 80035da:	232d      	movlt	r3, #45	; 0x2d
 80035dc:	700b      	strb	r3, [r1, #0]
 80035de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80035e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80035e4:	4691      	mov	r9, r2
 80035e6:	f023 0820 	bic.w	r8, r3, #32
 80035ea:	bfbc      	itt	lt
 80035ec:	4622      	movlt	r2, r4
 80035ee:	4614      	movlt	r4, r2
 80035f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80035f4:	d005      	beq.n	8003602 <__cvt+0x42>
 80035f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80035fa:	d100      	bne.n	80035fe <__cvt+0x3e>
 80035fc:	3601      	adds	r6, #1
 80035fe:	2102      	movs	r1, #2
 8003600:	e000      	b.n	8003604 <__cvt+0x44>
 8003602:	2103      	movs	r1, #3
 8003604:	ab03      	add	r3, sp, #12
 8003606:	9301      	str	r3, [sp, #4]
 8003608:	ab02      	add	r3, sp, #8
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	ec45 4b10 	vmov	d0, r4, r5
 8003610:	4653      	mov	r3, sl
 8003612:	4632      	mov	r2, r6
 8003614:	f000 fe5c 	bl	80042d0 <_dtoa_r>
 8003618:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800361c:	4607      	mov	r7, r0
 800361e:	d102      	bne.n	8003626 <__cvt+0x66>
 8003620:	f019 0f01 	tst.w	r9, #1
 8003624:	d022      	beq.n	800366c <__cvt+0xac>
 8003626:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800362a:	eb07 0906 	add.w	r9, r7, r6
 800362e:	d110      	bne.n	8003652 <__cvt+0x92>
 8003630:	783b      	ldrb	r3, [r7, #0]
 8003632:	2b30      	cmp	r3, #48	; 0x30
 8003634:	d10a      	bne.n	800364c <__cvt+0x8c>
 8003636:	2200      	movs	r2, #0
 8003638:	2300      	movs	r3, #0
 800363a:	4620      	mov	r0, r4
 800363c:	4629      	mov	r1, r5
 800363e:	f7fd fa43 	bl	8000ac8 <__aeabi_dcmpeq>
 8003642:	b918      	cbnz	r0, 800364c <__cvt+0x8c>
 8003644:	f1c6 0601 	rsb	r6, r6, #1
 8003648:	f8ca 6000 	str.w	r6, [sl]
 800364c:	f8da 3000 	ldr.w	r3, [sl]
 8003650:	4499      	add	r9, r3
 8003652:	2200      	movs	r2, #0
 8003654:	2300      	movs	r3, #0
 8003656:	4620      	mov	r0, r4
 8003658:	4629      	mov	r1, r5
 800365a:	f7fd fa35 	bl	8000ac8 <__aeabi_dcmpeq>
 800365e:	b108      	cbz	r0, 8003664 <__cvt+0xa4>
 8003660:	f8cd 900c 	str.w	r9, [sp, #12]
 8003664:	2230      	movs	r2, #48	; 0x30
 8003666:	9b03      	ldr	r3, [sp, #12]
 8003668:	454b      	cmp	r3, r9
 800366a:	d307      	bcc.n	800367c <__cvt+0xbc>
 800366c:	9b03      	ldr	r3, [sp, #12]
 800366e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003670:	1bdb      	subs	r3, r3, r7
 8003672:	4638      	mov	r0, r7
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	b004      	add	sp, #16
 8003678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800367c:	1c59      	adds	r1, r3, #1
 800367e:	9103      	str	r1, [sp, #12]
 8003680:	701a      	strb	r2, [r3, #0]
 8003682:	e7f0      	b.n	8003666 <__cvt+0xa6>

08003684 <__exponent>:
 8003684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003686:	4603      	mov	r3, r0
 8003688:	2900      	cmp	r1, #0
 800368a:	bfb8      	it	lt
 800368c:	4249      	neglt	r1, r1
 800368e:	f803 2b02 	strb.w	r2, [r3], #2
 8003692:	bfb4      	ite	lt
 8003694:	222d      	movlt	r2, #45	; 0x2d
 8003696:	222b      	movge	r2, #43	; 0x2b
 8003698:	2909      	cmp	r1, #9
 800369a:	7042      	strb	r2, [r0, #1]
 800369c:	dd2a      	ble.n	80036f4 <__exponent+0x70>
 800369e:	f10d 0207 	add.w	r2, sp, #7
 80036a2:	4617      	mov	r7, r2
 80036a4:	260a      	movs	r6, #10
 80036a6:	4694      	mov	ip, r2
 80036a8:	fb91 f5f6 	sdiv	r5, r1, r6
 80036ac:	fb06 1415 	mls	r4, r6, r5, r1
 80036b0:	3430      	adds	r4, #48	; 0x30
 80036b2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80036b6:	460c      	mov	r4, r1
 80036b8:	2c63      	cmp	r4, #99	; 0x63
 80036ba:	f102 32ff 	add.w	r2, r2, #4294967295
 80036be:	4629      	mov	r1, r5
 80036c0:	dcf1      	bgt.n	80036a6 <__exponent+0x22>
 80036c2:	3130      	adds	r1, #48	; 0x30
 80036c4:	f1ac 0402 	sub.w	r4, ip, #2
 80036c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80036cc:	1c41      	adds	r1, r0, #1
 80036ce:	4622      	mov	r2, r4
 80036d0:	42ba      	cmp	r2, r7
 80036d2:	d30a      	bcc.n	80036ea <__exponent+0x66>
 80036d4:	f10d 0209 	add.w	r2, sp, #9
 80036d8:	eba2 020c 	sub.w	r2, r2, ip
 80036dc:	42bc      	cmp	r4, r7
 80036de:	bf88      	it	hi
 80036e0:	2200      	movhi	r2, #0
 80036e2:	4413      	add	r3, r2
 80036e4:	1a18      	subs	r0, r3, r0
 80036e6:	b003      	add	sp, #12
 80036e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036ea:	f812 5b01 	ldrb.w	r5, [r2], #1
 80036ee:	f801 5f01 	strb.w	r5, [r1, #1]!
 80036f2:	e7ed      	b.n	80036d0 <__exponent+0x4c>
 80036f4:	2330      	movs	r3, #48	; 0x30
 80036f6:	3130      	adds	r1, #48	; 0x30
 80036f8:	7083      	strb	r3, [r0, #2]
 80036fa:	70c1      	strb	r1, [r0, #3]
 80036fc:	1d03      	adds	r3, r0, #4
 80036fe:	e7f1      	b.n	80036e4 <__exponent+0x60>

08003700 <_printf_float>:
 8003700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003704:	ed2d 8b02 	vpush	{d8}
 8003708:	b08d      	sub	sp, #52	; 0x34
 800370a:	460c      	mov	r4, r1
 800370c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003710:	4616      	mov	r6, r2
 8003712:	461f      	mov	r7, r3
 8003714:	4605      	mov	r5, r0
 8003716:	f000 fcd9 	bl	80040cc <_localeconv_r>
 800371a:	f8d0 a000 	ldr.w	sl, [r0]
 800371e:	4650      	mov	r0, sl
 8003720:	f7fc fda6 	bl	8000270 <strlen>
 8003724:	2300      	movs	r3, #0
 8003726:	930a      	str	r3, [sp, #40]	; 0x28
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	9305      	str	r3, [sp, #20]
 800372c:	f8d8 3000 	ldr.w	r3, [r8]
 8003730:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003734:	3307      	adds	r3, #7
 8003736:	f023 0307 	bic.w	r3, r3, #7
 800373a:	f103 0208 	add.w	r2, r3, #8
 800373e:	f8c8 2000 	str.w	r2, [r8]
 8003742:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003746:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800374a:	9307      	str	r3, [sp, #28]
 800374c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003750:	ee08 0a10 	vmov	s16, r0
 8003754:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003758:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800375c:	4b9e      	ldr	r3, [pc, #632]	; (80039d8 <_printf_float+0x2d8>)
 800375e:	f04f 32ff 	mov.w	r2, #4294967295
 8003762:	f7fd f9e3 	bl	8000b2c <__aeabi_dcmpun>
 8003766:	bb88      	cbnz	r0, 80037cc <_printf_float+0xcc>
 8003768:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800376c:	4b9a      	ldr	r3, [pc, #616]	; (80039d8 <_printf_float+0x2d8>)
 800376e:	f04f 32ff 	mov.w	r2, #4294967295
 8003772:	f7fd f9bd 	bl	8000af0 <__aeabi_dcmple>
 8003776:	bb48      	cbnz	r0, 80037cc <_printf_float+0xcc>
 8003778:	2200      	movs	r2, #0
 800377a:	2300      	movs	r3, #0
 800377c:	4640      	mov	r0, r8
 800377e:	4649      	mov	r1, r9
 8003780:	f7fd f9ac 	bl	8000adc <__aeabi_dcmplt>
 8003784:	b110      	cbz	r0, 800378c <_printf_float+0x8c>
 8003786:	232d      	movs	r3, #45	; 0x2d
 8003788:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800378c:	4a93      	ldr	r2, [pc, #588]	; (80039dc <_printf_float+0x2dc>)
 800378e:	4b94      	ldr	r3, [pc, #592]	; (80039e0 <_printf_float+0x2e0>)
 8003790:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003794:	bf94      	ite	ls
 8003796:	4690      	movls	r8, r2
 8003798:	4698      	movhi	r8, r3
 800379a:	2303      	movs	r3, #3
 800379c:	6123      	str	r3, [r4, #16]
 800379e:	9b05      	ldr	r3, [sp, #20]
 80037a0:	f023 0304 	bic.w	r3, r3, #4
 80037a4:	6023      	str	r3, [r4, #0]
 80037a6:	f04f 0900 	mov.w	r9, #0
 80037aa:	9700      	str	r7, [sp, #0]
 80037ac:	4633      	mov	r3, r6
 80037ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80037b0:	4621      	mov	r1, r4
 80037b2:	4628      	mov	r0, r5
 80037b4:	f000 f9da 	bl	8003b6c <_printf_common>
 80037b8:	3001      	adds	r0, #1
 80037ba:	f040 8090 	bne.w	80038de <_printf_float+0x1de>
 80037be:	f04f 30ff 	mov.w	r0, #4294967295
 80037c2:	b00d      	add	sp, #52	; 0x34
 80037c4:	ecbd 8b02 	vpop	{d8}
 80037c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037cc:	4642      	mov	r2, r8
 80037ce:	464b      	mov	r3, r9
 80037d0:	4640      	mov	r0, r8
 80037d2:	4649      	mov	r1, r9
 80037d4:	f7fd f9aa 	bl	8000b2c <__aeabi_dcmpun>
 80037d8:	b140      	cbz	r0, 80037ec <_printf_float+0xec>
 80037da:	464b      	mov	r3, r9
 80037dc:	2b00      	cmp	r3, #0
 80037de:	bfbc      	itt	lt
 80037e0:	232d      	movlt	r3, #45	; 0x2d
 80037e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80037e6:	4a7f      	ldr	r2, [pc, #508]	; (80039e4 <_printf_float+0x2e4>)
 80037e8:	4b7f      	ldr	r3, [pc, #508]	; (80039e8 <_printf_float+0x2e8>)
 80037ea:	e7d1      	b.n	8003790 <_printf_float+0x90>
 80037ec:	6863      	ldr	r3, [r4, #4]
 80037ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80037f2:	9206      	str	r2, [sp, #24]
 80037f4:	1c5a      	adds	r2, r3, #1
 80037f6:	d13f      	bne.n	8003878 <_printf_float+0x178>
 80037f8:	2306      	movs	r3, #6
 80037fa:	6063      	str	r3, [r4, #4]
 80037fc:	9b05      	ldr	r3, [sp, #20]
 80037fe:	6861      	ldr	r1, [r4, #4]
 8003800:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003804:	2300      	movs	r3, #0
 8003806:	9303      	str	r3, [sp, #12]
 8003808:	ab0a      	add	r3, sp, #40	; 0x28
 800380a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800380e:	ab09      	add	r3, sp, #36	; 0x24
 8003810:	ec49 8b10 	vmov	d0, r8, r9
 8003814:	9300      	str	r3, [sp, #0]
 8003816:	6022      	str	r2, [r4, #0]
 8003818:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800381c:	4628      	mov	r0, r5
 800381e:	f7ff fecf 	bl	80035c0 <__cvt>
 8003822:	9b06      	ldr	r3, [sp, #24]
 8003824:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003826:	2b47      	cmp	r3, #71	; 0x47
 8003828:	4680      	mov	r8, r0
 800382a:	d108      	bne.n	800383e <_printf_float+0x13e>
 800382c:	1cc8      	adds	r0, r1, #3
 800382e:	db02      	blt.n	8003836 <_printf_float+0x136>
 8003830:	6863      	ldr	r3, [r4, #4]
 8003832:	4299      	cmp	r1, r3
 8003834:	dd41      	ble.n	80038ba <_printf_float+0x1ba>
 8003836:	f1ab 0302 	sub.w	r3, fp, #2
 800383a:	fa5f fb83 	uxtb.w	fp, r3
 800383e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003842:	d820      	bhi.n	8003886 <_printf_float+0x186>
 8003844:	3901      	subs	r1, #1
 8003846:	465a      	mov	r2, fp
 8003848:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800384c:	9109      	str	r1, [sp, #36]	; 0x24
 800384e:	f7ff ff19 	bl	8003684 <__exponent>
 8003852:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003854:	1813      	adds	r3, r2, r0
 8003856:	2a01      	cmp	r2, #1
 8003858:	4681      	mov	r9, r0
 800385a:	6123      	str	r3, [r4, #16]
 800385c:	dc02      	bgt.n	8003864 <_printf_float+0x164>
 800385e:	6822      	ldr	r2, [r4, #0]
 8003860:	07d2      	lsls	r2, r2, #31
 8003862:	d501      	bpl.n	8003868 <_printf_float+0x168>
 8003864:	3301      	adds	r3, #1
 8003866:	6123      	str	r3, [r4, #16]
 8003868:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800386c:	2b00      	cmp	r3, #0
 800386e:	d09c      	beq.n	80037aa <_printf_float+0xaa>
 8003870:	232d      	movs	r3, #45	; 0x2d
 8003872:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003876:	e798      	b.n	80037aa <_printf_float+0xaa>
 8003878:	9a06      	ldr	r2, [sp, #24]
 800387a:	2a47      	cmp	r2, #71	; 0x47
 800387c:	d1be      	bne.n	80037fc <_printf_float+0xfc>
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1bc      	bne.n	80037fc <_printf_float+0xfc>
 8003882:	2301      	movs	r3, #1
 8003884:	e7b9      	b.n	80037fa <_printf_float+0xfa>
 8003886:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800388a:	d118      	bne.n	80038be <_printf_float+0x1be>
 800388c:	2900      	cmp	r1, #0
 800388e:	6863      	ldr	r3, [r4, #4]
 8003890:	dd0b      	ble.n	80038aa <_printf_float+0x1aa>
 8003892:	6121      	str	r1, [r4, #16]
 8003894:	b913      	cbnz	r3, 800389c <_printf_float+0x19c>
 8003896:	6822      	ldr	r2, [r4, #0]
 8003898:	07d0      	lsls	r0, r2, #31
 800389a:	d502      	bpl.n	80038a2 <_printf_float+0x1a2>
 800389c:	3301      	adds	r3, #1
 800389e:	440b      	add	r3, r1
 80038a0:	6123      	str	r3, [r4, #16]
 80038a2:	65a1      	str	r1, [r4, #88]	; 0x58
 80038a4:	f04f 0900 	mov.w	r9, #0
 80038a8:	e7de      	b.n	8003868 <_printf_float+0x168>
 80038aa:	b913      	cbnz	r3, 80038b2 <_printf_float+0x1b2>
 80038ac:	6822      	ldr	r2, [r4, #0]
 80038ae:	07d2      	lsls	r2, r2, #31
 80038b0:	d501      	bpl.n	80038b6 <_printf_float+0x1b6>
 80038b2:	3302      	adds	r3, #2
 80038b4:	e7f4      	b.n	80038a0 <_printf_float+0x1a0>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e7f2      	b.n	80038a0 <_printf_float+0x1a0>
 80038ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80038be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038c0:	4299      	cmp	r1, r3
 80038c2:	db05      	blt.n	80038d0 <_printf_float+0x1d0>
 80038c4:	6823      	ldr	r3, [r4, #0]
 80038c6:	6121      	str	r1, [r4, #16]
 80038c8:	07d8      	lsls	r0, r3, #31
 80038ca:	d5ea      	bpl.n	80038a2 <_printf_float+0x1a2>
 80038cc:	1c4b      	adds	r3, r1, #1
 80038ce:	e7e7      	b.n	80038a0 <_printf_float+0x1a0>
 80038d0:	2900      	cmp	r1, #0
 80038d2:	bfd4      	ite	le
 80038d4:	f1c1 0202 	rsble	r2, r1, #2
 80038d8:	2201      	movgt	r2, #1
 80038da:	4413      	add	r3, r2
 80038dc:	e7e0      	b.n	80038a0 <_printf_float+0x1a0>
 80038de:	6823      	ldr	r3, [r4, #0]
 80038e0:	055a      	lsls	r2, r3, #21
 80038e2:	d407      	bmi.n	80038f4 <_printf_float+0x1f4>
 80038e4:	6923      	ldr	r3, [r4, #16]
 80038e6:	4642      	mov	r2, r8
 80038e8:	4631      	mov	r1, r6
 80038ea:	4628      	mov	r0, r5
 80038ec:	47b8      	blx	r7
 80038ee:	3001      	adds	r0, #1
 80038f0:	d12c      	bne.n	800394c <_printf_float+0x24c>
 80038f2:	e764      	b.n	80037be <_printf_float+0xbe>
 80038f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80038f8:	f240 80e0 	bls.w	8003abc <_printf_float+0x3bc>
 80038fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003900:	2200      	movs	r2, #0
 8003902:	2300      	movs	r3, #0
 8003904:	f7fd f8e0 	bl	8000ac8 <__aeabi_dcmpeq>
 8003908:	2800      	cmp	r0, #0
 800390a:	d034      	beq.n	8003976 <_printf_float+0x276>
 800390c:	4a37      	ldr	r2, [pc, #220]	; (80039ec <_printf_float+0x2ec>)
 800390e:	2301      	movs	r3, #1
 8003910:	4631      	mov	r1, r6
 8003912:	4628      	mov	r0, r5
 8003914:	47b8      	blx	r7
 8003916:	3001      	adds	r0, #1
 8003918:	f43f af51 	beq.w	80037be <_printf_float+0xbe>
 800391c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003920:	429a      	cmp	r2, r3
 8003922:	db02      	blt.n	800392a <_printf_float+0x22a>
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	07d8      	lsls	r0, r3, #31
 8003928:	d510      	bpl.n	800394c <_printf_float+0x24c>
 800392a:	ee18 3a10 	vmov	r3, s16
 800392e:	4652      	mov	r2, sl
 8003930:	4631      	mov	r1, r6
 8003932:	4628      	mov	r0, r5
 8003934:	47b8      	blx	r7
 8003936:	3001      	adds	r0, #1
 8003938:	f43f af41 	beq.w	80037be <_printf_float+0xbe>
 800393c:	f04f 0800 	mov.w	r8, #0
 8003940:	f104 091a 	add.w	r9, r4, #26
 8003944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003946:	3b01      	subs	r3, #1
 8003948:	4543      	cmp	r3, r8
 800394a:	dc09      	bgt.n	8003960 <_printf_float+0x260>
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	079b      	lsls	r3, r3, #30
 8003950:	f100 8107 	bmi.w	8003b62 <_printf_float+0x462>
 8003954:	68e0      	ldr	r0, [r4, #12]
 8003956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003958:	4298      	cmp	r0, r3
 800395a:	bfb8      	it	lt
 800395c:	4618      	movlt	r0, r3
 800395e:	e730      	b.n	80037c2 <_printf_float+0xc2>
 8003960:	2301      	movs	r3, #1
 8003962:	464a      	mov	r2, r9
 8003964:	4631      	mov	r1, r6
 8003966:	4628      	mov	r0, r5
 8003968:	47b8      	blx	r7
 800396a:	3001      	adds	r0, #1
 800396c:	f43f af27 	beq.w	80037be <_printf_float+0xbe>
 8003970:	f108 0801 	add.w	r8, r8, #1
 8003974:	e7e6      	b.n	8003944 <_printf_float+0x244>
 8003976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003978:	2b00      	cmp	r3, #0
 800397a:	dc39      	bgt.n	80039f0 <_printf_float+0x2f0>
 800397c:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <_printf_float+0x2ec>)
 800397e:	2301      	movs	r3, #1
 8003980:	4631      	mov	r1, r6
 8003982:	4628      	mov	r0, r5
 8003984:	47b8      	blx	r7
 8003986:	3001      	adds	r0, #1
 8003988:	f43f af19 	beq.w	80037be <_printf_float+0xbe>
 800398c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003990:	4313      	orrs	r3, r2
 8003992:	d102      	bne.n	800399a <_printf_float+0x29a>
 8003994:	6823      	ldr	r3, [r4, #0]
 8003996:	07d9      	lsls	r1, r3, #31
 8003998:	d5d8      	bpl.n	800394c <_printf_float+0x24c>
 800399a:	ee18 3a10 	vmov	r3, s16
 800399e:	4652      	mov	r2, sl
 80039a0:	4631      	mov	r1, r6
 80039a2:	4628      	mov	r0, r5
 80039a4:	47b8      	blx	r7
 80039a6:	3001      	adds	r0, #1
 80039a8:	f43f af09 	beq.w	80037be <_printf_float+0xbe>
 80039ac:	f04f 0900 	mov.w	r9, #0
 80039b0:	f104 0a1a 	add.w	sl, r4, #26
 80039b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039b6:	425b      	negs	r3, r3
 80039b8:	454b      	cmp	r3, r9
 80039ba:	dc01      	bgt.n	80039c0 <_printf_float+0x2c0>
 80039bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039be:	e792      	b.n	80038e6 <_printf_float+0x1e6>
 80039c0:	2301      	movs	r3, #1
 80039c2:	4652      	mov	r2, sl
 80039c4:	4631      	mov	r1, r6
 80039c6:	4628      	mov	r0, r5
 80039c8:	47b8      	blx	r7
 80039ca:	3001      	adds	r0, #1
 80039cc:	f43f aef7 	beq.w	80037be <_printf_float+0xbe>
 80039d0:	f109 0901 	add.w	r9, r9, #1
 80039d4:	e7ee      	b.n	80039b4 <_printf_float+0x2b4>
 80039d6:	bf00      	nop
 80039d8:	7fefffff 	.word	0x7fefffff
 80039dc:	08006500 	.word	0x08006500
 80039e0:	08006504 	.word	0x08006504
 80039e4:	08006508 	.word	0x08006508
 80039e8:	0800650c 	.word	0x0800650c
 80039ec:	08006510 	.word	0x08006510
 80039f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80039f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039f4:	429a      	cmp	r2, r3
 80039f6:	bfa8      	it	ge
 80039f8:	461a      	movge	r2, r3
 80039fa:	2a00      	cmp	r2, #0
 80039fc:	4691      	mov	r9, r2
 80039fe:	dc37      	bgt.n	8003a70 <_printf_float+0x370>
 8003a00:	f04f 0b00 	mov.w	fp, #0
 8003a04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a08:	f104 021a 	add.w	r2, r4, #26
 8003a0c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a0e:	9305      	str	r3, [sp, #20]
 8003a10:	eba3 0309 	sub.w	r3, r3, r9
 8003a14:	455b      	cmp	r3, fp
 8003a16:	dc33      	bgt.n	8003a80 <_printf_float+0x380>
 8003a18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	db3b      	blt.n	8003a98 <_printf_float+0x398>
 8003a20:	6823      	ldr	r3, [r4, #0]
 8003a22:	07da      	lsls	r2, r3, #31
 8003a24:	d438      	bmi.n	8003a98 <_printf_float+0x398>
 8003a26:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003a2a:	eba2 0903 	sub.w	r9, r2, r3
 8003a2e:	9b05      	ldr	r3, [sp, #20]
 8003a30:	1ad2      	subs	r2, r2, r3
 8003a32:	4591      	cmp	r9, r2
 8003a34:	bfa8      	it	ge
 8003a36:	4691      	movge	r9, r2
 8003a38:	f1b9 0f00 	cmp.w	r9, #0
 8003a3c:	dc35      	bgt.n	8003aaa <_printf_float+0x3aa>
 8003a3e:	f04f 0800 	mov.w	r8, #0
 8003a42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a46:	f104 0a1a 	add.w	sl, r4, #26
 8003a4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	eba3 0309 	sub.w	r3, r3, r9
 8003a54:	4543      	cmp	r3, r8
 8003a56:	f77f af79 	ble.w	800394c <_printf_float+0x24c>
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	4652      	mov	r2, sl
 8003a5e:	4631      	mov	r1, r6
 8003a60:	4628      	mov	r0, r5
 8003a62:	47b8      	blx	r7
 8003a64:	3001      	adds	r0, #1
 8003a66:	f43f aeaa 	beq.w	80037be <_printf_float+0xbe>
 8003a6a:	f108 0801 	add.w	r8, r8, #1
 8003a6e:	e7ec      	b.n	8003a4a <_printf_float+0x34a>
 8003a70:	4613      	mov	r3, r2
 8003a72:	4631      	mov	r1, r6
 8003a74:	4642      	mov	r2, r8
 8003a76:	4628      	mov	r0, r5
 8003a78:	47b8      	blx	r7
 8003a7a:	3001      	adds	r0, #1
 8003a7c:	d1c0      	bne.n	8003a00 <_printf_float+0x300>
 8003a7e:	e69e      	b.n	80037be <_printf_float+0xbe>
 8003a80:	2301      	movs	r3, #1
 8003a82:	4631      	mov	r1, r6
 8003a84:	4628      	mov	r0, r5
 8003a86:	9205      	str	r2, [sp, #20]
 8003a88:	47b8      	blx	r7
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	f43f ae97 	beq.w	80037be <_printf_float+0xbe>
 8003a90:	9a05      	ldr	r2, [sp, #20]
 8003a92:	f10b 0b01 	add.w	fp, fp, #1
 8003a96:	e7b9      	b.n	8003a0c <_printf_float+0x30c>
 8003a98:	ee18 3a10 	vmov	r3, s16
 8003a9c:	4652      	mov	r2, sl
 8003a9e:	4631      	mov	r1, r6
 8003aa0:	4628      	mov	r0, r5
 8003aa2:	47b8      	blx	r7
 8003aa4:	3001      	adds	r0, #1
 8003aa6:	d1be      	bne.n	8003a26 <_printf_float+0x326>
 8003aa8:	e689      	b.n	80037be <_printf_float+0xbe>
 8003aaa:	9a05      	ldr	r2, [sp, #20]
 8003aac:	464b      	mov	r3, r9
 8003aae:	4442      	add	r2, r8
 8003ab0:	4631      	mov	r1, r6
 8003ab2:	4628      	mov	r0, r5
 8003ab4:	47b8      	blx	r7
 8003ab6:	3001      	adds	r0, #1
 8003ab8:	d1c1      	bne.n	8003a3e <_printf_float+0x33e>
 8003aba:	e680      	b.n	80037be <_printf_float+0xbe>
 8003abc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003abe:	2a01      	cmp	r2, #1
 8003ac0:	dc01      	bgt.n	8003ac6 <_printf_float+0x3c6>
 8003ac2:	07db      	lsls	r3, r3, #31
 8003ac4:	d53a      	bpl.n	8003b3c <_printf_float+0x43c>
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	4642      	mov	r2, r8
 8003aca:	4631      	mov	r1, r6
 8003acc:	4628      	mov	r0, r5
 8003ace:	47b8      	blx	r7
 8003ad0:	3001      	adds	r0, #1
 8003ad2:	f43f ae74 	beq.w	80037be <_printf_float+0xbe>
 8003ad6:	ee18 3a10 	vmov	r3, s16
 8003ada:	4652      	mov	r2, sl
 8003adc:	4631      	mov	r1, r6
 8003ade:	4628      	mov	r0, r5
 8003ae0:	47b8      	blx	r7
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	f43f ae6b 	beq.w	80037be <_printf_float+0xbe>
 8003ae8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003aec:	2200      	movs	r2, #0
 8003aee:	2300      	movs	r3, #0
 8003af0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8003af4:	f7fc ffe8 	bl	8000ac8 <__aeabi_dcmpeq>
 8003af8:	b9d8      	cbnz	r0, 8003b32 <_printf_float+0x432>
 8003afa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8003afe:	f108 0201 	add.w	r2, r8, #1
 8003b02:	4631      	mov	r1, r6
 8003b04:	4628      	mov	r0, r5
 8003b06:	47b8      	blx	r7
 8003b08:	3001      	adds	r0, #1
 8003b0a:	d10e      	bne.n	8003b2a <_printf_float+0x42a>
 8003b0c:	e657      	b.n	80037be <_printf_float+0xbe>
 8003b0e:	2301      	movs	r3, #1
 8003b10:	4652      	mov	r2, sl
 8003b12:	4631      	mov	r1, r6
 8003b14:	4628      	mov	r0, r5
 8003b16:	47b8      	blx	r7
 8003b18:	3001      	adds	r0, #1
 8003b1a:	f43f ae50 	beq.w	80037be <_printf_float+0xbe>
 8003b1e:	f108 0801 	add.w	r8, r8, #1
 8003b22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003b24:	3b01      	subs	r3, #1
 8003b26:	4543      	cmp	r3, r8
 8003b28:	dcf1      	bgt.n	8003b0e <_printf_float+0x40e>
 8003b2a:	464b      	mov	r3, r9
 8003b2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003b30:	e6da      	b.n	80038e8 <_printf_float+0x1e8>
 8003b32:	f04f 0800 	mov.w	r8, #0
 8003b36:	f104 0a1a 	add.w	sl, r4, #26
 8003b3a:	e7f2      	b.n	8003b22 <_printf_float+0x422>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4642      	mov	r2, r8
 8003b40:	e7df      	b.n	8003b02 <_printf_float+0x402>
 8003b42:	2301      	movs	r3, #1
 8003b44:	464a      	mov	r2, r9
 8003b46:	4631      	mov	r1, r6
 8003b48:	4628      	mov	r0, r5
 8003b4a:	47b8      	blx	r7
 8003b4c:	3001      	adds	r0, #1
 8003b4e:	f43f ae36 	beq.w	80037be <_printf_float+0xbe>
 8003b52:	f108 0801 	add.w	r8, r8, #1
 8003b56:	68e3      	ldr	r3, [r4, #12]
 8003b58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b5a:	1a5b      	subs	r3, r3, r1
 8003b5c:	4543      	cmp	r3, r8
 8003b5e:	dcf0      	bgt.n	8003b42 <_printf_float+0x442>
 8003b60:	e6f8      	b.n	8003954 <_printf_float+0x254>
 8003b62:	f04f 0800 	mov.w	r8, #0
 8003b66:	f104 0919 	add.w	r9, r4, #25
 8003b6a:	e7f4      	b.n	8003b56 <_printf_float+0x456>

08003b6c <_printf_common>:
 8003b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b70:	4616      	mov	r6, r2
 8003b72:	4699      	mov	r9, r3
 8003b74:	688a      	ldr	r2, [r1, #8]
 8003b76:	690b      	ldr	r3, [r1, #16]
 8003b78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	bfb8      	it	lt
 8003b80:	4613      	movlt	r3, r2
 8003b82:	6033      	str	r3, [r6, #0]
 8003b84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b88:	4607      	mov	r7, r0
 8003b8a:	460c      	mov	r4, r1
 8003b8c:	b10a      	cbz	r2, 8003b92 <_printf_common+0x26>
 8003b8e:	3301      	adds	r3, #1
 8003b90:	6033      	str	r3, [r6, #0]
 8003b92:	6823      	ldr	r3, [r4, #0]
 8003b94:	0699      	lsls	r1, r3, #26
 8003b96:	bf42      	ittt	mi
 8003b98:	6833      	ldrmi	r3, [r6, #0]
 8003b9a:	3302      	addmi	r3, #2
 8003b9c:	6033      	strmi	r3, [r6, #0]
 8003b9e:	6825      	ldr	r5, [r4, #0]
 8003ba0:	f015 0506 	ands.w	r5, r5, #6
 8003ba4:	d106      	bne.n	8003bb4 <_printf_common+0x48>
 8003ba6:	f104 0a19 	add.w	sl, r4, #25
 8003baa:	68e3      	ldr	r3, [r4, #12]
 8003bac:	6832      	ldr	r2, [r6, #0]
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	42ab      	cmp	r3, r5
 8003bb2:	dc26      	bgt.n	8003c02 <_printf_common+0x96>
 8003bb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003bb8:	1e13      	subs	r3, r2, #0
 8003bba:	6822      	ldr	r2, [r4, #0]
 8003bbc:	bf18      	it	ne
 8003bbe:	2301      	movne	r3, #1
 8003bc0:	0692      	lsls	r2, r2, #26
 8003bc2:	d42b      	bmi.n	8003c1c <_printf_common+0xb0>
 8003bc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003bc8:	4649      	mov	r1, r9
 8003bca:	4638      	mov	r0, r7
 8003bcc:	47c0      	blx	r8
 8003bce:	3001      	adds	r0, #1
 8003bd0:	d01e      	beq.n	8003c10 <_printf_common+0xa4>
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	6922      	ldr	r2, [r4, #16]
 8003bd6:	f003 0306 	and.w	r3, r3, #6
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	bf02      	ittt	eq
 8003bde:	68e5      	ldreq	r5, [r4, #12]
 8003be0:	6833      	ldreq	r3, [r6, #0]
 8003be2:	1aed      	subeq	r5, r5, r3
 8003be4:	68a3      	ldr	r3, [r4, #8]
 8003be6:	bf0c      	ite	eq
 8003be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bec:	2500      	movne	r5, #0
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	bfc4      	itt	gt
 8003bf2:	1a9b      	subgt	r3, r3, r2
 8003bf4:	18ed      	addgt	r5, r5, r3
 8003bf6:	2600      	movs	r6, #0
 8003bf8:	341a      	adds	r4, #26
 8003bfa:	42b5      	cmp	r5, r6
 8003bfc:	d11a      	bne.n	8003c34 <_printf_common+0xc8>
 8003bfe:	2000      	movs	r0, #0
 8003c00:	e008      	b.n	8003c14 <_printf_common+0xa8>
 8003c02:	2301      	movs	r3, #1
 8003c04:	4652      	mov	r2, sl
 8003c06:	4649      	mov	r1, r9
 8003c08:	4638      	mov	r0, r7
 8003c0a:	47c0      	blx	r8
 8003c0c:	3001      	adds	r0, #1
 8003c0e:	d103      	bne.n	8003c18 <_printf_common+0xac>
 8003c10:	f04f 30ff 	mov.w	r0, #4294967295
 8003c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c18:	3501      	adds	r5, #1
 8003c1a:	e7c6      	b.n	8003baa <_printf_common+0x3e>
 8003c1c:	18e1      	adds	r1, r4, r3
 8003c1e:	1c5a      	adds	r2, r3, #1
 8003c20:	2030      	movs	r0, #48	; 0x30
 8003c22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c26:	4422      	add	r2, r4
 8003c28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c30:	3302      	adds	r3, #2
 8003c32:	e7c7      	b.n	8003bc4 <_printf_common+0x58>
 8003c34:	2301      	movs	r3, #1
 8003c36:	4622      	mov	r2, r4
 8003c38:	4649      	mov	r1, r9
 8003c3a:	4638      	mov	r0, r7
 8003c3c:	47c0      	blx	r8
 8003c3e:	3001      	adds	r0, #1
 8003c40:	d0e6      	beq.n	8003c10 <_printf_common+0xa4>
 8003c42:	3601      	adds	r6, #1
 8003c44:	e7d9      	b.n	8003bfa <_printf_common+0x8e>
	...

08003c48 <_printf_i>:
 8003c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c4c:	7e0f      	ldrb	r7, [r1, #24]
 8003c4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003c50:	2f78      	cmp	r7, #120	; 0x78
 8003c52:	4691      	mov	r9, r2
 8003c54:	4680      	mov	r8, r0
 8003c56:	460c      	mov	r4, r1
 8003c58:	469a      	mov	sl, r3
 8003c5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003c5e:	d807      	bhi.n	8003c70 <_printf_i+0x28>
 8003c60:	2f62      	cmp	r7, #98	; 0x62
 8003c62:	d80a      	bhi.n	8003c7a <_printf_i+0x32>
 8003c64:	2f00      	cmp	r7, #0
 8003c66:	f000 80d4 	beq.w	8003e12 <_printf_i+0x1ca>
 8003c6a:	2f58      	cmp	r7, #88	; 0x58
 8003c6c:	f000 80c0 	beq.w	8003df0 <_printf_i+0x1a8>
 8003c70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c78:	e03a      	b.n	8003cf0 <_printf_i+0xa8>
 8003c7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c7e:	2b15      	cmp	r3, #21
 8003c80:	d8f6      	bhi.n	8003c70 <_printf_i+0x28>
 8003c82:	a101      	add	r1, pc, #4	; (adr r1, 8003c88 <_printf_i+0x40>)
 8003c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c88:	08003ce1 	.word	0x08003ce1
 8003c8c:	08003cf5 	.word	0x08003cf5
 8003c90:	08003c71 	.word	0x08003c71
 8003c94:	08003c71 	.word	0x08003c71
 8003c98:	08003c71 	.word	0x08003c71
 8003c9c:	08003c71 	.word	0x08003c71
 8003ca0:	08003cf5 	.word	0x08003cf5
 8003ca4:	08003c71 	.word	0x08003c71
 8003ca8:	08003c71 	.word	0x08003c71
 8003cac:	08003c71 	.word	0x08003c71
 8003cb0:	08003c71 	.word	0x08003c71
 8003cb4:	08003df9 	.word	0x08003df9
 8003cb8:	08003d21 	.word	0x08003d21
 8003cbc:	08003db3 	.word	0x08003db3
 8003cc0:	08003c71 	.word	0x08003c71
 8003cc4:	08003c71 	.word	0x08003c71
 8003cc8:	08003e1b 	.word	0x08003e1b
 8003ccc:	08003c71 	.word	0x08003c71
 8003cd0:	08003d21 	.word	0x08003d21
 8003cd4:	08003c71 	.word	0x08003c71
 8003cd8:	08003c71 	.word	0x08003c71
 8003cdc:	08003dbb 	.word	0x08003dbb
 8003ce0:	682b      	ldr	r3, [r5, #0]
 8003ce2:	1d1a      	adds	r2, r3, #4
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	602a      	str	r2, [r5, #0]
 8003ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003cec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e09f      	b.n	8003e34 <_printf_i+0x1ec>
 8003cf4:	6820      	ldr	r0, [r4, #0]
 8003cf6:	682b      	ldr	r3, [r5, #0]
 8003cf8:	0607      	lsls	r7, r0, #24
 8003cfa:	f103 0104 	add.w	r1, r3, #4
 8003cfe:	6029      	str	r1, [r5, #0]
 8003d00:	d501      	bpl.n	8003d06 <_printf_i+0xbe>
 8003d02:	681e      	ldr	r6, [r3, #0]
 8003d04:	e003      	b.n	8003d0e <_printf_i+0xc6>
 8003d06:	0646      	lsls	r6, r0, #25
 8003d08:	d5fb      	bpl.n	8003d02 <_printf_i+0xba>
 8003d0a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003d0e:	2e00      	cmp	r6, #0
 8003d10:	da03      	bge.n	8003d1a <_printf_i+0xd2>
 8003d12:	232d      	movs	r3, #45	; 0x2d
 8003d14:	4276      	negs	r6, r6
 8003d16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d1a:	485a      	ldr	r0, [pc, #360]	; (8003e84 <_printf_i+0x23c>)
 8003d1c:	230a      	movs	r3, #10
 8003d1e:	e012      	b.n	8003d46 <_printf_i+0xfe>
 8003d20:	682b      	ldr	r3, [r5, #0]
 8003d22:	6820      	ldr	r0, [r4, #0]
 8003d24:	1d19      	adds	r1, r3, #4
 8003d26:	6029      	str	r1, [r5, #0]
 8003d28:	0605      	lsls	r5, r0, #24
 8003d2a:	d501      	bpl.n	8003d30 <_printf_i+0xe8>
 8003d2c:	681e      	ldr	r6, [r3, #0]
 8003d2e:	e002      	b.n	8003d36 <_printf_i+0xee>
 8003d30:	0641      	lsls	r1, r0, #25
 8003d32:	d5fb      	bpl.n	8003d2c <_printf_i+0xe4>
 8003d34:	881e      	ldrh	r6, [r3, #0]
 8003d36:	4853      	ldr	r0, [pc, #332]	; (8003e84 <_printf_i+0x23c>)
 8003d38:	2f6f      	cmp	r7, #111	; 0x6f
 8003d3a:	bf0c      	ite	eq
 8003d3c:	2308      	moveq	r3, #8
 8003d3e:	230a      	movne	r3, #10
 8003d40:	2100      	movs	r1, #0
 8003d42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d46:	6865      	ldr	r5, [r4, #4]
 8003d48:	60a5      	str	r5, [r4, #8]
 8003d4a:	2d00      	cmp	r5, #0
 8003d4c:	bfa2      	ittt	ge
 8003d4e:	6821      	ldrge	r1, [r4, #0]
 8003d50:	f021 0104 	bicge.w	r1, r1, #4
 8003d54:	6021      	strge	r1, [r4, #0]
 8003d56:	b90e      	cbnz	r6, 8003d5c <_printf_i+0x114>
 8003d58:	2d00      	cmp	r5, #0
 8003d5a:	d04b      	beq.n	8003df4 <_printf_i+0x1ac>
 8003d5c:	4615      	mov	r5, r2
 8003d5e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003d62:	fb03 6711 	mls	r7, r3, r1, r6
 8003d66:	5dc7      	ldrb	r7, [r0, r7]
 8003d68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003d6c:	4637      	mov	r7, r6
 8003d6e:	42bb      	cmp	r3, r7
 8003d70:	460e      	mov	r6, r1
 8003d72:	d9f4      	bls.n	8003d5e <_printf_i+0x116>
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	d10b      	bne.n	8003d90 <_printf_i+0x148>
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	07de      	lsls	r6, r3, #31
 8003d7c:	d508      	bpl.n	8003d90 <_printf_i+0x148>
 8003d7e:	6923      	ldr	r3, [r4, #16]
 8003d80:	6861      	ldr	r1, [r4, #4]
 8003d82:	4299      	cmp	r1, r3
 8003d84:	bfde      	ittt	le
 8003d86:	2330      	movle	r3, #48	; 0x30
 8003d88:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d90:	1b52      	subs	r2, r2, r5
 8003d92:	6122      	str	r2, [r4, #16]
 8003d94:	f8cd a000 	str.w	sl, [sp]
 8003d98:	464b      	mov	r3, r9
 8003d9a:	aa03      	add	r2, sp, #12
 8003d9c:	4621      	mov	r1, r4
 8003d9e:	4640      	mov	r0, r8
 8003da0:	f7ff fee4 	bl	8003b6c <_printf_common>
 8003da4:	3001      	adds	r0, #1
 8003da6:	d14a      	bne.n	8003e3e <_printf_i+0x1f6>
 8003da8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dac:	b004      	add	sp, #16
 8003dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003db2:	6823      	ldr	r3, [r4, #0]
 8003db4:	f043 0320 	orr.w	r3, r3, #32
 8003db8:	6023      	str	r3, [r4, #0]
 8003dba:	4833      	ldr	r0, [pc, #204]	; (8003e88 <_printf_i+0x240>)
 8003dbc:	2778      	movs	r7, #120	; 0x78
 8003dbe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003dc2:	6823      	ldr	r3, [r4, #0]
 8003dc4:	6829      	ldr	r1, [r5, #0]
 8003dc6:	061f      	lsls	r7, r3, #24
 8003dc8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003dcc:	d402      	bmi.n	8003dd4 <_printf_i+0x18c>
 8003dce:	065f      	lsls	r7, r3, #25
 8003dd0:	bf48      	it	mi
 8003dd2:	b2b6      	uxthmi	r6, r6
 8003dd4:	07df      	lsls	r7, r3, #31
 8003dd6:	bf48      	it	mi
 8003dd8:	f043 0320 	orrmi.w	r3, r3, #32
 8003ddc:	6029      	str	r1, [r5, #0]
 8003dde:	bf48      	it	mi
 8003de0:	6023      	strmi	r3, [r4, #0]
 8003de2:	b91e      	cbnz	r6, 8003dec <_printf_i+0x1a4>
 8003de4:	6823      	ldr	r3, [r4, #0]
 8003de6:	f023 0320 	bic.w	r3, r3, #32
 8003dea:	6023      	str	r3, [r4, #0]
 8003dec:	2310      	movs	r3, #16
 8003dee:	e7a7      	b.n	8003d40 <_printf_i+0xf8>
 8003df0:	4824      	ldr	r0, [pc, #144]	; (8003e84 <_printf_i+0x23c>)
 8003df2:	e7e4      	b.n	8003dbe <_printf_i+0x176>
 8003df4:	4615      	mov	r5, r2
 8003df6:	e7bd      	b.n	8003d74 <_printf_i+0x12c>
 8003df8:	682b      	ldr	r3, [r5, #0]
 8003dfa:	6826      	ldr	r6, [r4, #0]
 8003dfc:	6961      	ldr	r1, [r4, #20]
 8003dfe:	1d18      	adds	r0, r3, #4
 8003e00:	6028      	str	r0, [r5, #0]
 8003e02:	0635      	lsls	r5, r6, #24
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	d501      	bpl.n	8003e0c <_printf_i+0x1c4>
 8003e08:	6019      	str	r1, [r3, #0]
 8003e0a:	e002      	b.n	8003e12 <_printf_i+0x1ca>
 8003e0c:	0670      	lsls	r0, r6, #25
 8003e0e:	d5fb      	bpl.n	8003e08 <_printf_i+0x1c0>
 8003e10:	8019      	strh	r1, [r3, #0]
 8003e12:	2300      	movs	r3, #0
 8003e14:	6123      	str	r3, [r4, #16]
 8003e16:	4615      	mov	r5, r2
 8003e18:	e7bc      	b.n	8003d94 <_printf_i+0x14c>
 8003e1a:	682b      	ldr	r3, [r5, #0]
 8003e1c:	1d1a      	adds	r2, r3, #4
 8003e1e:	602a      	str	r2, [r5, #0]
 8003e20:	681d      	ldr	r5, [r3, #0]
 8003e22:	6862      	ldr	r2, [r4, #4]
 8003e24:	2100      	movs	r1, #0
 8003e26:	4628      	mov	r0, r5
 8003e28:	f7fc f9d2 	bl	80001d0 <memchr>
 8003e2c:	b108      	cbz	r0, 8003e32 <_printf_i+0x1ea>
 8003e2e:	1b40      	subs	r0, r0, r5
 8003e30:	6060      	str	r0, [r4, #4]
 8003e32:	6863      	ldr	r3, [r4, #4]
 8003e34:	6123      	str	r3, [r4, #16]
 8003e36:	2300      	movs	r3, #0
 8003e38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e3c:	e7aa      	b.n	8003d94 <_printf_i+0x14c>
 8003e3e:	6923      	ldr	r3, [r4, #16]
 8003e40:	462a      	mov	r2, r5
 8003e42:	4649      	mov	r1, r9
 8003e44:	4640      	mov	r0, r8
 8003e46:	47d0      	blx	sl
 8003e48:	3001      	adds	r0, #1
 8003e4a:	d0ad      	beq.n	8003da8 <_printf_i+0x160>
 8003e4c:	6823      	ldr	r3, [r4, #0]
 8003e4e:	079b      	lsls	r3, r3, #30
 8003e50:	d413      	bmi.n	8003e7a <_printf_i+0x232>
 8003e52:	68e0      	ldr	r0, [r4, #12]
 8003e54:	9b03      	ldr	r3, [sp, #12]
 8003e56:	4298      	cmp	r0, r3
 8003e58:	bfb8      	it	lt
 8003e5a:	4618      	movlt	r0, r3
 8003e5c:	e7a6      	b.n	8003dac <_printf_i+0x164>
 8003e5e:	2301      	movs	r3, #1
 8003e60:	4632      	mov	r2, r6
 8003e62:	4649      	mov	r1, r9
 8003e64:	4640      	mov	r0, r8
 8003e66:	47d0      	blx	sl
 8003e68:	3001      	adds	r0, #1
 8003e6a:	d09d      	beq.n	8003da8 <_printf_i+0x160>
 8003e6c:	3501      	adds	r5, #1
 8003e6e:	68e3      	ldr	r3, [r4, #12]
 8003e70:	9903      	ldr	r1, [sp, #12]
 8003e72:	1a5b      	subs	r3, r3, r1
 8003e74:	42ab      	cmp	r3, r5
 8003e76:	dcf2      	bgt.n	8003e5e <_printf_i+0x216>
 8003e78:	e7eb      	b.n	8003e52 <_printf_i+0x20a>
 8003e7a:	2500      	movs	r5, #0
 8003e7c:	f104 0619 	add.w	r6, r4, #25
 8003e80:	e7f5      	b.n	8003e6e <_printf_i+0x226>
 8003e82:	bf00      	nop
 8003e84:	08006512 	.word	0x08006512
 8003e88:	08006523 	.word	0x08006523

08003e8c <std>:
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	b510      	push	{r4, lr}
 8003e90:	4604      	mov	r4, r0
 8003e92:	e9c0 3300 	strd	r3, r3, [r0]
 8003e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e9a:	6083      	str	r3, [r0, #8]
 8003e9c:	8181      	strh	r1, [r0, #12]
 8003e9e:	6643      	str	r3, [r0, #100]	; 0x64
 8003ea0:	81c2      	strh	r2, [r0, #14]
 8003ea2:	6183      	str	r3, [r0, #24]
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	2208      	movs	r2, #8
 8003ea8:	305c      	adds	r0, #92	; 0x5c
 8003eaa:	f000 f906 	bl	80040ba <memset>
 8003eae:	4b0d      	ldr	r3, [pc, #52]	; (8003ee4 <std+0x58>)
 8003eb0:	6263      	str	r3, [r4, #36]	; 0x24
 8003eb2:	4b0d      	ldr	r3, [pc, #52]	; (8003ee8 <std+0x5c>)
 8003eb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8003eb6:	4b0d      	ldr	r3, [pc, #52]	; (8003eec <std+0x60>)
 8003eb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003eba:	4b0d      	ldr	r3, [pc, #52]	; (8003ef0 <std+0x64>)
 8003ebc:	6323      	str	r3, [r4, #48]	; 0x30
 8003ebe:	4b0d      	ldr	r3, [pc, #52]	; (8003ef4 <std+0x68>)
 8003ec0:	6224      	str	r4, [r4, #32]
 8003ec2:	429c      	cmp	r4, r3
 8003ec4:	d006      	beq.n	8003ed4 <std+0x48>
 8003ec6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003eca:	4294      	cmp	r4, r2
 8003ecc:	d002      	beq.n	8003ed4 <std+0x48>
 8003ece:	33d0      	adds	r3, #208	; 0xd0
 8003ed0:	429c      	cmp	r4, r3
 8003ed2:	d105      	bne.n	8003ee0 <std+0x54>
 8003ed4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003edc:	f000 b96a 	b.w	80041b4 <__retarget_lock_init_recursive>
 8003ee0:	bd10      	pop	{r4, pc}
 8003ee2:	bf00      	nop
 8003ee4:	08004035 	.word	0x08004035
 8003ee8:	08004057 	.word	0x08004057
 8003eec:	0800408f 	.word	0x0800408f
 8003ef0:	080040b3 	.word	0x080040b3
 8003ef4:	20000290 	.word	0x20000290

08003ef8 <stdio_exit_handler>:
 8003ef8:	4a02      	ldr	r2, [pc, #8]	; (8003f04 <stdio_exit_handler+0xc>)
 8003efa:	4903      	ldr	r1, [pc, #12]	; (8003f08 <stdio_exit_handler+0x10>)
 8003efc:	4803      	ldr	r0, [pc, #12]	; (8003f0c <stdio_exit_handler+0x14>)
 8003efe:	f000 b869 	b.w	8003fd4 <_fwalk_sglue>
 8003f02:	bf00      	nop
 8003f04:	2000000c 	.word	0x2000000c
 8003f08:	08005b41 	.word	0x08005b41
 8003f0c:	20000018 	.word	0x20000018

08003f10 <cleanup_stdio>:
 8003f10:	6841      	ldr	r1, [r0, #4]
 8003f12:	4b0c      	ldr	r3, [pc, #48]	; (8003f44 <cleanup_stdio+0x34>)
 8003f14:	4299      	cmp	r1, r3
 8003f16:	b510      	push	{r4, lr}
 8003f18:	4604      	mov	r4, r0
 8003f1a:	d001      	beq.n	8003f20 <cleanup_stdio+0x10>
 8003f1c:	f001 fe10 	bl	8005b40 <_fflush_r>
 8003f20:	68a1      	ldr	r1, [r4, #8]
 8003f22:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <cleanup_stdio+0x38>)
 8003f24:	4299      	cmp	r1, r3
 8003f26:	d002      	beq.n	8003f2e <cleanup_stdio+0x1e>
 8003f28:	4620      	mov	r0, r4
 8003f2a:	f001 fe09 	bl	8005b40 <_fflush_r>
 8003f2e:	68e1      	ldr	r1, [r4, #12]
 8003f30:	4b06      	ldr	r3, [pc, #24]	; (8003f4c <cleanup_stdio+0x3c>)
 8003f32:	4299      	cmp	r1, r3
 8003f34:	d004      	beq.n	8003f40 <cleanup_stdio+0x30>
 8003f36:	4620      	mov	r0, r4
 8003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f3c:	f001 be00 	b.w	8005b40 <_fflush_r>
 8003f40:	bd10      	pop	{r4, pc}
 8003f42:	bf00      	nop
 8003f44:	20000290 	.word	0x20000290
 8003f48:	200002f8 	.word	0x200002f8
 8003f4c:	20000360 	.word	0x20000360

08003f50 <global_stdio_init.part.0>:
 8003f50:	b510      	push	{r4, lr}
 8003f52:	4b0b      	ldr	r3, [pc, #44]	; (8003f80 <global_stdio_init.part.0+0x30>)
 8003f54:	4c0b      	ldr	r4, [pc, #44]	; (8003f84 <global_stdio_init.part.0+0x34>)
 8003f56:	4a0c      	ldr	r2, [pc, #48]	; (8003f88 <global_stdio_init.part.0+0x38>)
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	4620      	mov	r0, r4
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	2104      	movs	r1, #4
 8003f60:	f7ff ff94 	bl	8003e8c <std>
 8003f64:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003f68:	2201      	movs	r2, #1
 8003f6a:	2109      	movs	r1, #9
 8003f6c:	f7ff ff8e 	bl	8003e8c <std>
 8003f70:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003f74:	2202      	movs	r2, #2
 8003f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f7a:	2112      	movs	r1, #18
 8003f7c:	f7ff bf86 	b.w	8003e8c <std>
 8003f80:	200003c8 	.word	0x200003c8
 8003f84:	20000290 	.word	0x20000290
 8003f88:	08003ef9 	.word	0x08003ef9

08003f8c <__sfp_lock_acquire>:
 8003f8c:	4801      	ldr	r0, [pc, #4]	; (8003f94 <__sfp_lock_acquire+0x8>)
 8003f8e:	f000 b912 	b.w	80041b6 <__retarget_lock_acquire_recursive>
 8003f92:	bf00      	nop
 8003f94:	200003d1 	.word	0x200003d1

08003f98 <__sfp_lock_release>:
 8003f98:	4801      	ldr	r0, [pc, #4]	; (8003fa0 <__sfp_lock_release+0x8>)
 8003f9a:	f000 b90d 	b.w	80041b8 <__retarget_lock_release_recursive>
 8003f9e:	bf00      	nop
 8003fa0:	200003d1 	.word	0x200003d1

08003fa4 <__sinit>:
 8003fa4:	b510      	push	{r4, lr}
 8003fa6:	4604      	mov	r4, r0
 8003fa8:	f7ff fff0 	bl	8003f8c <__sfp_lock_acquire>
 8003fac:	6a23      	ldr	r3, [r4, #32]
 8003fae:	b11b      	cbz	r3, 8003fb8 <__sinit+0x14>
 8003fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fb4:	f7ff bff0 	b.w	8003f98 <__sfp_lock_release>
 8003fb8:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <__sinit+0x28>)
 8003fba:	6223      	str	r3, [r4, #32]
 8003fbc:	4b04      	ldr	r3, [pc, #16]	; (8003fd0 <__sinit+0x2c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1f5      	bne.n	8003fb0 <__sinit+0xc>
 8003fc4:	f7ff ffc4 	bl	8003f50 <global_stdio_init.part.0>
 8003fc8:	e7f2      	b.n	8003fb0 <__sinit+0xc>
 8003fca:	bf00      	nop
 8003fcc:	08003f11 	.word	0x08003f11
 8003fd0:	200003c8 	.word	0x200003c8

08003fd4 <_fwalk_sglue>:
 8003fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fd8:	4607      	mov	r7, r0
 8003fda:	4688      	mov	r8, r1
 8003fdc:	4614      	mov	r4, r2
 8003fde:	2600      	movs	r6, #0
 8003fe0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fe4:	f1b9 0901 	subs.w	r9, r9, #1
 8003fe8:	d505      	bpl.n	8003ff6 <_fwalk_sglue+0x22>
 8003fea:	6824      	ldr	r4, [r4, #0]
 8003fec:	2c00      	cmp	r4, #0
 8003fee:	d1f7      	bne.n	8003fe0 <_fwalk_sglue+0xc>
 8003ff0:	4630      	mov	r0, r6
 8003ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ff6:	89ab      	ldrh	r3, [r5, #12]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d907      	bls.n	800400c <_fwalk_sglue+0x38>
 8003ffc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004000:	3301      	adds	r3, #1
 8004002:	d003      	beq.n	800400c <_fwalk_sglue+0x38>
 8004004:	4629      	mov	r1, r5
 8004006:	4638      	mov	r0, r7
 8004008:	47c0      	blx	r8
 800400a:	4306      	orrs	r6, r0
 800400c:	3568      	adds	r5, #104	; 0x68
 800400e:	e7e9      	b.n	8003fe4 <_fwalk_sglue+0x10>

08004010 <iprintf>:
 8004010:	b40f      	push	{r0, r1, r2, r3}
 8004012:	b507      	push	{r0, r1, r2, lr}
 8004014:	4906      	ldr	r1, [pc, #24]	; (8004030 <iprintf+0x20>)
 8004016:	ab04      	add	r3, sp, #16
 8004018:	6808      	ldr	r0, [r1, #0]
 800401a:	f853 2b04 	ldr.w	r2, [r3], #4
 800401e:	6881      	ldr	r1, [r0, #8]
 8004020:	9301      	str	r3, [sp, #4]
 8004022:	f001 fbed 	bl	8005800 <_vfiprintf_r>
 8004026:	b003      	add	sp, #12
 8004028:	f85d eb04 	ldr.w	lr, [sp], #4
 800402c:	b004      	add	sp, #16
 800402e:	4770      	bx	lr
 8004030:	20000064 	.word	0x20000064

08004034 <__sread>:
 8004034:	b510      	push	{r4, lr}
 8004036:	460c      	mov	r4, r1
 8004038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800403c:	f000 f86c 	bl	8004118 <_read_r>
 8004040:	2800      	cmp	r0, #0
 8004042:	bfab      	itete	ge
 8004044:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004046:	89a3      	ldrhlt	r3, [r4, #12]
 8004048:	181b      	addge	r3, r3, r0
 800404a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800404e:	bfac      	ite	ge
 8004050:	6563      	strge	r3, [r4, #84]	; 0x54
 8004052:	81a3      	strhlt	r3, [r4, #12]
 8004054:	bd10      	pop	{r4, pc}

08004056 <__swrite>:
 8004056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800405a:	461f      	mov	r7, r3
 800405c:	898b      	ldrh	r3, [r1, #12]
 800405e:	05db      	lsls	r3, r3, #23
 8004060:	4605      	mov	r5, r0
 8004062:	460c      	mov	r4, r1
 8004064:	4616      	mov	r6, r2
 8004066:	d505      	bpl.n	8004074 <__swrite+0x1e>
 8004068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800406c:	2302      	movs	r3, #2
 800406e:	2200      	movs	r2, #0
 8004070:	f000 f840 	bl	80040f4 <_lseek_r>
 8004074:	89a3      	ldrh	r3, [r4, #12]
 8004076:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800407a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800407e:	81a3      	strh	r3, [r4, #12]
 8004080:	4632      	mov	r2, r6
 8004082:	463b      	mov	r3, r7
 8004084:	4628      	mov	r0, r5
 8004086:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800408a:	f000 b857 	b.w	800413c <_write_r>

0800408e <__sseek>:
 800408e:	b510      	push	{r4, lr}
 8004090:	460c      	mov	r4, r1
 8004092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004096:	f000 f82d 	bl	80040f4 <_lseek_r>
 800409a:	1c43      	adds	r3, r0, #1
 800409c:	89a3      	ldrh	r3, [r4, #12]
 800409e:	bf15      	itete	ne
 80040a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80040a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80040a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80040aa:	81a3      	strheq	r3, [r4, #12]
 80040ac:	bf18      	it	ne
 80040ae:	81a3      	strhne	r3, [r4, #12]
 80040b0:	bd10      	pop	{r4, pc}

080040b2 <__sclose>:
 80040b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040b6:	f000 b80d 	b.w	80040d4 <_close_r>

080040ba <memset>:
 80040ba:	4402      	add	r2, r0
 80040bc:	4603      	mov	r3, r0
 80040be:	4293      	cmp	r3, r2
 80040c0:	d100      	bne.n	80040c4 <memset+0xa>
 80040c2:	4770      	bx	lr
 80040c4:	f803 1b01 	strb.w	r1, [r3], #1
 80040c8:	e7f9      	b.n	80040be <memset+0x4>
	...

080040cc <_localeconv_r>:
 80040cc:	4800      	ldr	r0, [pc, #0]	; (80040d0 <_localeconv_r+0x4>)
 80040ce:	4770      	bx	lr
 80040d0:	20000158 	.word	0x20000158

080040d4 <_close_r>:
 80040d4:	b538      	push	{r3, r4, r5, lr}
 80040d6:	4d06      	ldr	r5, [pc, #24]	; (80040f0 <_close_r+0x1c>)
 80040d8:	2300      	movs	r3, #0
 80040da:	4604      	mov	r4, r0
 80040dc:	4608      	mov	r0, r1
 80040de:	602b      	str	r3, [r5, #0]
 80040e0:	f7fd fc5b 	bl	800199a <_close>
 80040e4:	1c43      	adds	r3, r0, #1
 80040e6:	d102      	bne.n	80040ee <_close_r+0x1a>
 80040e8:	682b      	ldr	r3, [r5, #0]
 80040ea:	b103      	cbz	r3, 80040ee <_close_r+0x1a>
 80040ec:	6023      	str	r3, [r4, #0]
 80040ee:	bd38      	pop	{r3, r4, r5, pc}
 80040f0:	200003cc 	.word	0x200003cc

080040f4 <_lseek_r>:
 80040f4:	b538      	push	{r3, r4, r5, lr}
 80040f6:	4d07      	ldr	r5, [pc, #28]	; (8004114 <_lseek_r+0x20>)
 80040f8:	4604      	mov	r4, r0
 80040fa:	4608      	mov	r0, r1
 80040fc:	4611      	mov	r1, r2
 80040fe:	2200      	movs	r2, #0
 8004100:	602a      	str	r2, [r5, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	f7fd fc70 	bl	80019e8 <_lseek>
 8004108:	1c43      	adds	r3, r0, #1
 800410a:	d102      	bne.n	8004112 <_lseek_r+0x1e>
 800410c:	682b      	ldr	r3, [r5, #0]
 800410e:	b103      	cbz	r3, 8004112 <_lseek_r+0x1e>
 8004110:	6023      	str	r3, [r4, #0]
 8004112:	bd38      	pop	{r3, r4, r5, pc}
 8004114:	200003cc 	.word	0x200003cc

08004118 <_read_r>:
 8004118:	b538      	push	{r3, r4, r5, lr}
 800411a:	4d07      	ldr	r5, [pc, #28]	; (8004138 <_read_r+0x20>)
 800411c:	4604      	mov	r4, r0
 800411e:	4608      	mov	r0, r1
 8004120:	4611      	mov	r1, r2
 8004122:	2200      	movs	r2, #0
 8004124:	602a      	str	r2, [r5, #0]
 8004126:	461a      	mov	r2, r3
 8004128:	f7fd fc1a 	bl	8001960 <_read>
 800412c:	1c43      	adds	r3, r0, #1
 800412e:	d102      	bne.n	8004136 <_read_r+0x1e>
 8004130:	682b      	ldr	r3, [r5, #0]
 8004132:	b103      	cbz	r3, 8004136 <_read_r+0x1e>
 8004134:	6023      	str	r3, [r4, #0]
 8004136:	bd38      	pop	{r3, r4, r5, pc}
 8004138:	200003cc 	.word	0x200003cc

0800413c <_write_r>:
 800413c:	b538      	push	{r3, r4, r5, lr}
 800413e:	4d07      	ldr	r5, [pc, #28]	; (800415c <_write_r+0x20>)
 8004140:	4604      	mov	r4, r0
 8004142:	4608      	mov	r0, r1
 8004144:	4611      	mov	r1, r2
 8004146:	2200      	movs	r2, #0
 8004148:	602a      	str	r2, [r5, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	f7fd f820 	bl	8001190 <_write>
 8004150:	1c43      	adds	r3, r0, #1
 8004152:	d102      	bne.n	800415a <_write_r+0x1e>
 8004154:	682b      	ldr	r3, [r5, #0]
 8004156:	b103      	cbz	r3, 800415a <_write_r+0x1e>
 8004158:	6023      	str	r3, [r4, #0]
 800415a:	bd38      	pop	{r3, r4, r5, pc}
 800415c:	200003cc 	.word	0x200003cc

08004160 <__errno>:
 8004160:	4b01      	ldr	r3, [pc, #4]	; (8004168 <__errno+0x8>)
 8004162:	6818      	ldr	r0, [r3, #0]
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	20000064 	.word	0x20000064

0800416c <__libc_init_array>:
 800416c:	b570      	push	{r4, r5, r6, lr}
 800416e:	4d0d      	ldr	r5, [pc, #52]	; (80041a4 <__libc_init_array+0x38>)
 8004170:	4c0d      	ldr	r4, [pc, #52]	; (80041a8 <__libc_init_array+0x3c>)
 8004172:	1b64      	subs	r4, r4, r5
 8004174:	10a4      	asrs	r4, r4, #2
 8004176:	2600      	movs	r6, #0
 8004178:	42a6      	cmp	r6, r4
 800417a:	d109      	bne.n	8004190 <__libc_init_array+0x24>
 800417c:	4d0b      	ldr	r5, [pc, #44]	; (80041ac <__libc_init_array+0x40>)
 800417e:	4c0c      	ldr	r4, [pc, #48]	; (80041b0 <__libc_init_array+0x44>)
 8004180:	f002 f988 	bl	8006494 <_init>
 8004184:	1b64      	subs	r4, r4, r5
 8004186:	10a4      	asrs	r4, r4, #2
 8004188:	2600      	movs	r6, #0
 800418a:	42a6      	cmp	r6, r4
 800418c:	d105      	bne.n	800419a <__libc_init_array+0x2e>
 800418e:	bd70      	pop	{r4, r5, r6, pc}
 8004190:	f855 3b04 	ldr.w	r3, [r5], #4
 8004194:	4798      	blx	r3
 8004196:	3601      	adds	r6, #1
 8004198:	e7ee      	b.n	8004178 <__libc_init_array+0xc>
 800419a:	f855 3b04 	ldr.w	r3, [r5], #4
 800419e:	4798      	blx	r3
 80041a0:	3601      	adds	r6, #1
 80041a2:	e7f2      	b.n	800418a <__libc_init_array+0x1e>
 80041a4:	080068f0 	.word	0x080068f0
 80041a8:	080068f0 	.word	0x080068f0
 80041ac:	080068f0 	.word	0x080068f0
 80041b0:	080068f4 	.word	0x080068f4

080041b4 <__retarget_lock_init_recursive>:
 80041b4:	4770      	bx	lr

080041b6 <__retarget_lock_acquire_recursive>:
 80041b6:	4770      	bx	lr

080041b8 <__retarget_lock_release_recursive>:
 80041b8:	4770      	bx	lr

080041ba <quorem>:
 80041ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041be:	6903      	ldr	r3, [r0, #16]
 80041c0:	690c      	ldr	r4, [r1, #16]
 80041c2:	42a3      	cmp	r3, r4
 80041c4:	4607      	mov	r7, r0
 80041c6:	db7e      	blt.n	80042c6 <quorem+0x10c>
 80041c8:	3c01      	subs	r4, #1
 80041ca:	f101 0814 	add.w	r8, r1, #20
 80041ce:	f100 0514 	add.w	r5, r0, #20
 80041d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80041d6:	9301      	str	r3, [sp, #4]
 80041d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80041dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80041e0:	3301      	adds	r3, #1
 80041e2:	429a      	cmp	r2, r3
 80041e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80041e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80041ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80041f0:	d331      	bcc.n	8004256 <quorem+0x9c>
 80041f2:	f04f 0e00 	mov.w	lr, #0
 80041f6:	4640      	mov	r0, r8
 80041f8:	46ac      	mov	ip, r5
 80041fa:	46f2      	mov	sl, lr
 80041fc:	f850 2b04 	ldr.w	r2, [r0], #4
 8004200:	b293      	uxth	r3, r2
 8004202:	fb06 e303 	mla	r3, r6, r3, lr
 8004206:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800420a:	0c1a      	lsrs	r2, r3, #16
 800420c:	b29b      	uxth	r3, r3
 800420e:	ebaa 0303 	sub.w	r3, sl, r3
 8004212:	f8dc a000 	ldr.w	sl, [ip]
 8004216:	fa13 f38a 	uxtah	r3, r3, sl
 800421a:	fb06 220e 	mla	r2, r6, lr, r2
 800421e:	9300      	str	r3, [sp, #0]
 8004220:	9b00      	ldr	r3, [sp, #0]
 8004222:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004226:	b292      	uxth	r2, r2
 8004228:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800422c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004230:	f8bd 3000 	ldrh.w	r3, [sp]
 8004234:	4581      	cmp	r9, r0
 8004236:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800423a:	f84c 3b04 	str.w	r3, [ip], #4
 800423e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004242:	d2db      	bcs.n	80041fc <quorem+0x42>
 8004244:	f855 300b 	ldr.w	r3, [r5, fp]
 8004248:	b92b      	cbnz	r3, 8004256 <quorem+0x9c>
 800424a:	9b01      	ldr	r3, [sp, #4]
 800424c:	3b04      	subs	r3, #4
 800424e:	429d      	cmp	r5, r3
 8004250:	461a      	mov	r2, r3
 8004252:	d32c      	bcc.n	80042ae <quorem+0xf4>
 8004254:	613c      	str	r4, [r7, #16]
 8004256:	4638      	mov	r0, r7
 8004258:	f001 f9a8 	bl	80055ac <__mcmp>
 800425c:	2800      	cmp	r0, #0
 800425e:	db22      	blt.n	80042a6 <quorem+0xec>
 8004260:	3601      	adds	r6, #1
 8004262:	4629      	mov	r1, r5
 8004264:	2000      	movs	r0, #0
 8004266:	f858 2b04 	ldr.w	r2, [r8], #4
 800426a:	f8d1 c000 	ldr.w	ip, [r1]
 800426e:	b293      	uxth	r3, r2
 8004270:	1ac3      	subs	r3, r0, r3
 8004272:	0c12      	lsrs	r2, r2, #16
 8004274:	fa13 f38c 	uxtah	r3, r3, ip
 8004278:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800427c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004280:	b29b      	uxth	r3, r3
 8004282:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004286:	45c1      	cmp	r9, r8
 8004288:	f841 3b04 	str.w	r3, [r1], #4
 800428c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004290:	d2e9      	bcs.n	8004266 <quorem+0xac>
 8004292:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004296:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800429a:	b922      	cbnz	r2, 80042a6 <quorem+0xec>
 800429c:	3b04      	subs	r3, #4
 800429e:	429d      	cmp	r5, r3
 80042a0:	461a      	mov	r2, r3
 80042a2:	d30a      	bcc.n	80042ba <quorem+0x100>
 80042a4:	613c      	str	r4, [r7, #16]
 80042a6:	4630      	mov	r0, r6
 80042a8:	b003      	add	sp, #12
 80042aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	3b04      	subs	r3, #4
 80042b2:	2a00      	cmp	r2, #0
 80042b4:	d1ce      	bne.n	8004254 <quorem+0x9a>
 80042b6:	3c01      	subs	r4, #1
 80042b8:	e7c9      	b.n	800424e <quorem+0x94>
 80042ba:	6812      	ldr	r2, [r2, #0]
 80042bc:	3b04      	subs	r3, #4
 80042be:	2a00      	cmp	r2, #0
 80042c0:	d1f0      	bne.n	80042a4 <quorem+0xea>
 80042c2:	3c01      	subs	r4, #1
 80042c4:	e7eb      	b.n	800429e <quorem+0xe4>
 80042c6:	2000      	movs	r0, #0
 80042c8:	e7ee      	b.n	80042a8 <quorem+0xee>
 80042ca:	0000      	movs	r0, r0
 80042cc:	0000      	movs	r0, r0
	...

080042d0 <_dtoa_r>:
 80042d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d4:	ed2d 8b04 	vpush	{d8-d9}
 80042d8:	69c5      	ldr	r5, [r0, #28]
 80042da:	b093      	sub	sp, #76	; 0x4c
 80042dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80042e0:	ec57 6b10 	vmov	r6, r7, d0
 80042e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80042e8:	9107      	str	r1, [sp, #28]
 80042ea:	4604      	mov	r4, r0
 80042ec:	920a      	str	r2, [sp, #40]	; 0x28
 80042ee:	930d      	str	r3, [sp, #52]	; 0x34
 80042f0:	b975      	cbnz	r5, 8004310 <_dtoa_r+0x40>
 80042f2:	2010      	movs	r0, #16
 80042f4:	f000 fe2a 	bl	8004f4c <malloc>
 80042f8:	4602      	mov	r2, r0
 80042fa:	61e0      	str	r0, [r4, #28]
 80042fc:	b920      	cbnz	r0, 8004308 <_dtoa_r+0x38>
 80042fe:	4bae      	ldr	r3, [pc, #696]	; (80045b8 <_dtoa_r+0x2e8>)
 8004300:	21ef      	movs	r1, #239	; 0xef
 8004302:	48ae      	ldr	r0, [pc, #696]	; (80045bc <_dtoa_r+0x2ec>)
 8004304:	f001 fcf8 	bl	8005cf8 <__assert_func>
 8004308:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800430c:	6005      	str	r5, [r0, #0]
 800430e:	60c5      	str	r5, [r0, #12]
 8004310:	69e3      	ldr	r3, [r4, #28]
 8004312:	6819      	ldr	r1, [r3, #0]
 8004314:	b151      	cbz	r1, 800432c <_dtoa_r+0x5c>
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	604a      	str	r2, [r1, #4]
 800431a:	2301      	movs	r3, #1
 800431c:	4093      	lsls	r3, r2
 800431e:	608b      	str	r3, [r1, #8]
 8004320:	4620      	mov	r0, r4
 8004322:	f000 ff07 	bl	8005134 <_Bfree>
 8004326:	69e3      	ldr	r3, [r4, #28]
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	1e3b      	subs	r3, r7, #0
 800432e:	bfbb      	ittet	lt
 8004330:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004334:	9303      	strlt	r3, [sp, #12]
 8004336:	2300      	movge	r3, #0
 8004338:	2201      	movlt	r2, #1
 800433a:	bfac      	ite	ge
 800433c:	f8c8 3000 	strge.w	r3, [r8]
 8004340:	f8c8 2000 	strlt.w	r2, [r8]
 8004344:	4b9e      	ldr	r3, [pc, #632]	; (80045c0 <_dtoa_r+0x2f0>)
 8004346:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800434a:	ea33 0308 	bics.w	r3, r3, r8
 800434e:	d11b      	bne.n	8004388 <_dtoa_r+0xb8>
 8004350:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004352:	f242 730f 	movw	r3, #9999	; 0x270f
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800435c:	4333      	orrs	r3, r6
 800435e:	f000 8593 	beq.w	8004e88 <_dtoa_r+0xbb8>
 8004362:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004364:	b963      	cbnz	r3, 8004380 <_dtoa_r+0xb0>
 8004366:	4b97      	ldr	r3, [pc, #604]	; (80045c4 <_dtoa_r+0x2f4>)
 8004368:	e027      	b.n	80043ba <_dtoa_r+0xea>
 800436a:	4b97      	ldr	r3, [pc, #604]	; (80045c8 <_dtoa_r+0x2f8>)
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	3308      	adds	r3, #8
 8004370:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	9800      	ldr	r0, [sp, #0]
 8004376:	b013      	add	sp, #76	; 0x4c
 8004378:	ecbd 8b04 	vpop	{d8-d9}
 800437c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004380:	4b90      	ldr	r3, [pc, #576]	; (80045c4 <_dtoa_r+0x2f4>)
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	3303      	adds	r3, #3
 8004386:	e7f3      	b.n	8004370 <_dtoa_r+0xa0>
 8004388:	ed9d 7b02 	vldr	d7, [sp, #8]
 800438c:	2200      	movs	r2, #0
 800438e:	ec51 0b17 	vmov	r0, r1, d7
 8004392:	eeb0 8a47 	vmov.f32	s16, s14
 8004396:	eef0 8a67 	vmov.f32	s17, s15
 800439a:	2300      	movs	r3, #0
 800439c:	f7fc fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 80043a0:	4681      	mov	r9, r0
 80043a2:	b160      	cbz	r0, 80043be <_dtoa_r+0xee>
 80043a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80043a6:	2301      	movs	r3, #1
 80043a8:	6013      	str	r3, [r2, #0]
 80043aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 8568 	beq.w	8004e82 <_dtoa_r+0xbb2>
 80043b2:	4b86      	ldr	r3, [pc, #536]	; (80045cc <_dtoa_r+0x2fc>)
 80043b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80043b6:	6013      	str	r3, [r2, #0]
 80043b8:	3b01      	subs	r3, #1
 80043ba:	9300      	str	r3, [sp, #0]
 80043bc:	e7da      	b.n	8004374 <_dtoa_r+0xa4>
 80043be:	aa10      	add	r2, sp, #64	; 0x40
 80043c0:	a911      	add	r1, sp, #68	; 0x44
 80043c2:	4620      	mov	r0, r4
 80043c4:	eeb0 0a48 	vmov.f32	s0, s16
 80043c8:	eef0 0a68 	vmov.f32	s1, s17
 80043cc:	f001 f994 	bl	80056f8 <__d2b>
 80043d0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80043d4:	4682      	mov	sl, r0
 80043d6:	2d00      	cmp	r5, #0
 80043d8:	d07f      	beq.n	80044da <_dtoa_r+0x20a>
 80043da:	ee18 3a90 	vmov	r3, s17
 80043de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043e2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80043e6:	ec51 0b18 	vmov	r0, r1, d8
 80043ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80043ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80043f2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80043f6:	4619      	mov	r1, r3
 80043f8:	2200      	movs	r2, #0
 80043fa:	4b75      	ldr	r3, [pc, #468]	; (80045d0 <_dtoa_r+0x300>)
 80043fc:	f7fb ff44 	bl	8000288 <__aeabi_dsub>
 8004400:	a367      	add	r3, pc, #412	; (adr r3, 80045a0 <_dtoa_r+0x2d0>)
 8004402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004406:	f7fc f8f7 	bl	80005f8 <__aeabi_dmul>
 800440a:	a367      	add	r3, pc, #412	; (adr r3, 80045a8 <_dtoa_r+0x2d8>)
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f7fb ff3c 	bl	800028c <__adddf3>
 8004414:	4606      	mov	r6, r0
 8004416:	4628      	mov	r0, r5
 8004418:	460f      	mov	r7, r1
 800441a:	f7fc f883 	bl	8000524 <__aeabi_i2d>
 800441e:	a364      	add	r3, pc, #400	; (adr r3, 80045b0 <_dtoa_r+0x2e0>)
 8004420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004424:	f7fc f8e8 	bl	80005f8 <__aeabi_dmul>
 8004428:	4602      	mov	r2, r0
 800442a:	460b      	mov	r3, r1
 800442c:	4630      	mov	r0, r6
 800442e:	4639      	mov	r1, r7
 8004430:	f7fb ff2c 	bl	800028c <__adddf3>
 8004434:	4606      	mov	r6, r0
 8004436:	460f      	mov	r7, r1
 8004438:	f7fc fb8e 	bl	8000b58 <__aeabi_d2iz>
 800443c:	2200      	movs	r2, #0
 800443e:	4683      	mov	fp, r0
 8004440:	2300      	movs	r3, #0
 8004442:	4630      	mov	r0, r6
 8004444:	4639      	mov	r1, r7
 8004446:	f7fc fb49 	bl	8000adc <__aeabi_dcmplt>
 800444a:	b148      	cbz	r0, 8004460 <_dtoa_r+0x190>
 800444c:	4658      	mov	r0, fp
 800444e:	f7fc f869 	bl	8000524 <__aeabi_i2d>
 8004452:	4632      	mov	r2, r6
 8004454:	463b      	mov	r3, r7
 8004456:	f7fc fb37 	bl	8000ac8 <__aeabi_dcmpeq>
 800445a:	b908      	cbnz	r0, 8004460 <_dtoa_r+0x190>
 800445c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004460:	f1bb 0f16 	cmp.w	fp, #22
 8004464:	d857      	bhi.n	8004516 <_dtoa_r+0x246>
 8004466:	4b5b      	ldr	r3, [pc, #364]	; (80045d4 <_dtoa_r+0x304>)
 8004468:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800446c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004470:	ec51 0b18 	vmov	r0, r1, d8
 8004474:	f7fc fb32 	bl	8000adc <__aeabi_dcmplt>
 8004478:	2800      	cmp	r0, #0
 800447a:	d04e      	beq.n	800451a <_dtoa_r+0x24a>
 800447c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004480:	2300      	movs	r3, #0
 8004482:	930c      	str	r3, [sp, #48]	; 0x30
 8004484:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004486:	1b5b      	subs	r3, r3, r5
 8004488:	1e5a      	subs	r2, r3, #1
 800448a:	bf45      	ittet	mi
 800448c:	f1c3 0301 	rsbmi	r3, r3, #1
 8004490:	9305      	strmi	r3, [sp, #20]
 8004492:	2300      	movpl	r3, #0
 8004494:	2300      	movmi	r3, #0
 8004496:	9206      	str	r2, [sp, #24]
 8004498:	bf54      	ite	pl
 800449a:	9305      	strpl	r3, [sp, #20]
 800449c:	9306      	strmi	r3, [sp, #24]
 800449e:	f1bb 0f00 	cmp.w	fp, #0
 80044a2:	db3c      	blt.n	800451e <_dtoa_r+0x24e>
 80044a4:	9b06      	ldr	r3, [sp, #24]
 80044a6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80044aa:	445b      	add	r3, fp
 80044ac:	9306      	str	r3, [sp, #24]
 80044ae:	2300      	movs	r3, #0
 80044b0:	9308      	str	r3, [sp, #32]
 80044b2:	9b07      	ldr	r3, [sp, #28]
 80044b4:	2b09      	cmp	r3, #9
 80044b6:	d868      	bhi.n	800458a <_dtoa_r+0x2ba>
 80044b8:	2b05      	cmp	r3, #5
 80044ba:	bfc4      	itt	gt
 80044bc:	3b04      	subgt	r3, #4
 80044be:	9307      	strgt	r3, [sp, #28]
 80044c0:	9b07      	ldr	r3, [sp, #28]
 80044c2:	f1a3 0302 	sub.w	r3, r3, #2
 80044c6:	bfcc      	ite	gt
 80044c8:	2500      	movgt	r5, #0
 80044ca:	2501      	movle	r5, #1
 80044cc:	2b03      	cmp	r3, #3
 80044ce:	f200 8085 	bhi.w	80045dc <_dtoa_r+0x30c>
 80044d2:	e8df f003 	tbb	[pc, r3]
 80044d6:	3b2e      	.short	0x3b2e
 80044d8:	5839      	.short	0x5839
 80044da:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80044de:	441d      	add	r5, r3
 80044e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80044e4:	2b20      	cmp	r3, #32
 80044e6:	bfc1      	itttt	gt
 80044e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80044ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80044f0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80044f4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80044f8:	bfd6      	itet	le
 80044fa:	f1c3 0320 	rsble	r3, r3, #32
 80044fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8004502:	fa06 f003 	lslle.w	r0, r6, r3
 8004506:	f7fb fffd 	bl	8000504 <__aeabi_ui2d>
 800450a:	2201      	movs	r2, #1
 800450c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004510:	3d01      	subs	r5, #1
 8004512:	920e      	str	r2, [sp, #56]	; 0x38
 8004514:	e76f      	b.n	80043f6 <_dtoa_r+0x126>
 8004516:	2301      	movs	r3, #1
 8004518:	e7b3      	b.n	8004482 <_dtoa_r+0x1b2>
 800451a:	900c      	str	r0, [sp, #48]	; 0x30
 800451c:	e7b2      	b.n	8004484 <_dtoa_r+0x1b4>
 800451e:	9b05      	ldr	r3, [sp, #20]
 8004520:	eba3 030b 	sub.w	r3, r3, fp
 8004524:	9305      	str	r3, [sp, #20]
 8004526:	f1cb 0300 	rsb	r3, fp, #0
 800452a:	9308      	str	r3, [sp, #32]
 800452c:	2300      	movs	r3, #0
 800452e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004530:	e7bf      	b.n	80044b2 <_dtoa_r+0x1e2>
 8004532:	2300      	movs	r3, #0
 8004534:	9309      	str	r3, [sp, #36]	; 0x24
 8004536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004538:	2b00      	cmp	r3, #0
 800453a:	dc52      	bgt.n	80045e2 <_dtoa_r+0x312>
 800453c:	2301      	movs	r3, #1
 800453e:	9301      	str	r3, [sp, #4]
 8004540:	9304      	str	r3, [sp, #16]
 8004542:	461a      	mov	r2, r3
 8004544:	920a      	str	r2, [sp, #40]	; 0x28
 8004546:	e00b      	b.n	8004560 <_dtoa_r+0x290>
 8004548:	2301      	movs	r3, #1
 800454a:	e7f3      	b.n	8004534 <_dtoa_r+0x264>
 800454c:	2300      	movs	r3, #0
 800454e:	9309      	str	r3, [sp, #36]	; 0x24
 8004550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004552:	445b      	add	r3, fp
 8004554:	9301      	str	r3, [sp, #4]
 8004556:	3301      	adds	r3, #1
 8004558:	2b01      	cmp	r3, #1
 800455a:	9304      	str	r3, [sp, #16]
 800455c:	bfb8      	it	lt
 800455e:	2301      	movlt	r3, #1
 8004560:	69e0      	ldr	r0, [r4, #28]
 8004562:	2100      	movs	r1, #0
 8004564:	2204      	movs	r2, #4
 8004566:	f102 0614 	add.w	r6, r2, #20
 800456a:	429e      	cmp	r6, r3
 800456c:	d93d      	bls.n	80045ea <_dtoa_r+0x31a>
 800456e:	6041      	str	r1, [r0, #4]
 8004570:	4620      	mov	r0, r4
 8004572:	f000 fd9f 	bl	80050b4 <_Balloc>
 8004576:	9000      	str	r0, [sp, #0]
 8004578:	2800      	cmp	r0, #0
 800457a:	d139      	bne.n	80045f0 <_dtoa_r+0x320>
 800457c:	4b16      	ldr	r3, [pc, #88]	; (80045d8 <_dtoa_r+0x308>)
 800457e:	4602      	mov	r2, r0
 8004580:	f240 11af 	movw	r1, #431	; 0x1af
 8004584:	e6bd      	b.n	8004302 <_dtoa_r+0x32>
 8004586:	2301      	movs	r3, #1
 8004588:	e7e1      	b.n	800454e <_dtoa_r+0x27e>
 800458a:	2501      	movs	r5, #1
 800458c:	2300      	movs	r3, #0
 800458e:	9307      	str	r3, [sp, #28]
 8004590:	9509      	str	r5, [sp, #36]	; 0x24
 8004592:	f04f 33ff 	mov.w	r3, #4294967295
 8004596:	9301      	str	r3, [sp, #4]
 8004598:	9304      	str	r3, [sp, #16]
 800459a:	2200      	movs	r2, #0
 800459c:	2312      	movs	r3, #18
 800459e:	e7d1      	b.n	8004544 <_dtoa_r+0x274>
 80045a0:	636f4361 	.word	0x636f4361
 80045a4:	3fd287a7 	.word	0x3fd287a7
 80045a8:	8b60c8b3 	.word	0x8b60c8b3
 80045ac:	3fc68a28 	.word	0x3fc68a28
 80045b0:	509f79fb 	.word	0x509f79fb
 80045b4:	3fd34413 	.word	0x3fd34413
 80045b8:	08006541 	.word	0x08006541
 80045bc:	08006558 	.word	0x08006558
 80045c0:	7ff00000 	.word	0x7ff00000
 80045c4:	0800653d 	.word	0x0800653d
 80045c8:	08006534 	.word	0x08006534
 80045cc:	08006511 	.word	0x08006511
 80045d0:	3ff80000 	.word	0x3ff80000
 80045d4:	08006648 	.word	0x08006648
 80045d8:	080065b0 	.word	0x080065b0
 80045dc:	2301      	movs	r3, #1
 80045de:	9309      	str	r3, [sp, #36]	; 0x24
 80045e0:	e7d7      	b.n	8004592 <_dtoa_r+0x2c2>
 80045e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045e4:	9301      	str	r3, [sp, #4]
 80045e6:	9304      	str	r3, [sp, #16]
 80045e8:	e7ba      	b.n	8004560 <_dtoa_r+0x290>
 80045ea:	3101      	adds	r1, #1
 80045ec:	0052      	lsls	r2, r2, #1
 80045ee:	e7ba      	b.n	8004566 <_dtoa_r+0x296>
 80045f0:	69e3      	ldr	r3, [r4, #28]
 80045f2:	9a00      	ldr	r2, [sp, #0]
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	9b04      	ldr	r3, [sp, #16]
 80045f8:	2b0e      	cmp	r3, #14
 80045fa:	f200 80a8 	bhi.w	800474e <_dtoa_r+0x47e>
 80045fe:	2d00      	cmp	r5, #0
 8004600:	f000 80a5 	beq.w	800474e <_dtoa_r+0x47e>
 8004604:	f1bb 0f00 	cmp.w	fp, #0
 8004608:	dd38      	ble.n	800467c <_dtoa_r+0x3ac>
 800460a:	4bc0      	ldr	r3, [pc, #768]	; (800490c <_dtoa_r+0x63c>)
 800460c:	f00b 020f 	and.w	r2, fp, #15
 8004610:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004614:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004618:	e9d3 6700 	ldrd	r6, r7, [r3]
 800461c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8004620:	d019      	beq.n	8004656 <_dtoa_r+0x386>
 8004622:	4bbb      	ldr	r3, [pc, #748]	; (8004910 <_dtoa_r+0x640>)
 8004624:	ec51 0b18 	vmov	r0, r1, d8
 8004628:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800462c:	f7fc f90e 	bl	800084c <__aeabi_ddiv>
 8004630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004634:	f008 080f 	and.w	r8, r8, #15
 8004638:	2503      	movs	r5, #3
 800463a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8004910 <_dtoa_r+0x640>
 800463e:	f1b8 0f00 	cmp.w	r8, #0
 8004642:	d10a      	bne.n	800465a <_dtoa_r+0x38a>
 8004644:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004648:	4632      	mov	r2, r6
 800464a:	463b      	mov	r3, r7
 800464c:	f7fc f8fe 	bl	800084c <__aeabi_ddiv>
 8004650:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004654:	e02b      	b.n	80046ae <_dtoa_r+0x3de>
 8004656:	2502      	movs	r5, #2
 8004658:	e7ef      	b.n	800463a <_dtoa_r+0x36a>
 800465a:	f018 0f01 	tst.w	r8, #1
 800465e:	d008      	beq.n	8004672 <_dtoa_r+0x3a2>
 8004660:	4630      	mov	r0, r6
 8004662:	4639      	mov	r1, r7
 8004664:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004668:	f7fb ffc6 	bl	80005f8 <__aeabi_dmul>
 800466c:	3501      	adds	r5, #1
 800466e:	4606      	mov	r6, r0
 8004670:	460f      	mov	r7, r1
 8004672:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004676:	f109 0908 	add.w	r9, r9, #8
 800467a:	e7e0      	b.n	800463e <_dtoa_r+0x36e>
 800467c:	f000 809f 	beq.w	80047be <_dtoa_r+0x4ee>
 8004680:	f1cb 0600 	rsb	r6, fp, #0
 8004684:	4ba1      	ldr	r3, [pc, #644]	; (800490c <_dtoa_r+0x63c>)
 8004686:	4fa2      	ldr	r7, [pc, #648]	; (8004910 <_dtoa_r+0x640>)
 8004688:	f006 020f 	and.w	r2, r6, #15
 800468c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004694:	ec51 0b18 	vmov	r0, r1, d8
 8004698:	f7fb ffae 	bl	80005f8 <__aeabi_dmul>
 800469c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046a0:	1136      	asrs	r6, r6, #4
 80046a2:	2300      	movs	r3, #0
 80046a4:	2502      	movs	r5, #2
 80046a6:	2e00      	cmp	r6, #0
 80046a8:	d17e      	bne.n	80047a8 <_dtoa_r+0x4d8>
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1d0      	bne.n	8004650 <_dtoa_r+0x380>
 80046ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046b0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f000 8084 	beq.w	80047c2 <_dtoa_r+0x4f2>
 80046ba:	4b96      	ldr	r3, [pc, #600]	; (8004914 <_dtoa_r+0x644>)
 80046bc:	2200      	movs	r2, #0
 80046be:	4640      	mov	r0, r8
 80046c0:	4649      	mov	r1, r9
 80046c2:	f7fc fa0b 	bl	8000adc <__aeabi_dcmplt>
 80046c6:	2800      	cmp	r0, #0
 80046c8:	d07b      	beq.n	80047c2 <_dtoa_r+0x4f2>
 80046ca:	9b04      	ldr	r3, [sp, #16]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d078      	beq.n	80047c2 <_dtoa_r+0x4f2>
 80046d0:	9b01      	ldr	r3, [sp, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	dd39      	ble.n	800474a <_dtoa_r+0x47a>
 80046d6:	4b90      	ldr	r3, [pc, #576]	; (8004918 <_dtoa_r+0x648>)
 80046d8:	2200      	movs	r2, #0
 80046da:	4640      	mov	r0, r8
 80046dc:	4649      	mov	r1, r9
 80046de:	f7fb ff8b 	bl	80005f8 <__aeabi_dmul>
 80046e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046e6:	9e01      	ldr	r6, [sp, #4]
 80046e8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80046ec:	3501      	adds	r5, #1
 80046ee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80046f2:	4628      	mov	r0, r5
 80046f4:	f7fb ff16 	bl	8000524 <__aeabi_i2d>
 80046f8:	4642      	mov	r2, r8
 80046fa:	464b      	mov	r3, r9
 80046fc:	f7fb ff7c 	bl	80005f8 <__aeabi_dmul>
 8004700:	4b86      	ldr	r3, [pc, #536]	; (800491c <_dtoa_r+0x64c>)
 8004702:	2200      	movs	r2, #0
 8004704:	f7fb fdc2 	bl	800028c <__adddf3>
 8004708:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800470c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004710:	9303      	str	r3, [sp, #12]
 8004712:	2e00      	cmp	r6, #0
 8004714:	d158      	bne.n	80047c8 <_dtoa_r+0x4f8>
 8004716:	4b82      	ldr	r3, [pc, #520]	; (8004920 <_dtoa_r+0x650>)
 8004718:	2200      	movs	r2, #0
 800471a:	4640      	mov	r0, r8
 800471c:	4649      	mov	r1, r9
 800471e:	f7fb fdb3 	bl	8000288 <__aeabi_dsub>
 8004722:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004726:	4680      	mov	r8, r0
 8004728:	4689      	mov	r9, r1
 800472a:	f7fc f9f5 	bl	8000b18 <__aeabi_dcmpgt>
 800472e:	2800      	cmp	r0, #0
 8004730:	f040 8296 	bne.w	8004c60 <_dtoa_r+0x990>
 8004734:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8004738:	4640      	mov	r0, r8
 800473a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800473e:	4649      	mov	r1, r9
 8004740:	f7fc f9cc 	bl	8000adc <__aeabi_dcmplt>
 8004744:	2800      	cmp	r0, #0
 8004746:	f040 8289 	bne.w	8004c5c <_dtoa_r+0x98c>
 800474a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800474e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004750:	2b00      	cmp	r3, #0
 8004752:	f2c0 814e 	blt.w	80049f2 <_dtoa_r+0x722>
 8004756:	f1bb 0f0e 	cmp.w	fp, #14
 800475a:	f300 814a 	bgt.w	80049f2 <_dtoa_r+0x722>
 800475e:	4b6b      	ldr	r3, [pc, #428]	; (800490c <_dtoa_r+0x63c>)
 8004760:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004764:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800476a:	2b00      	cmp	r3, #0
 800476c:	f280 80dc 	bge.w	8004928 <_dtoa_r+0x658>
 8004770:	9b04      	ldr	r3, [sp, #16]
 8004772:	2b00      	cmp	r3, #0
 8004774:	f300 80d8 	bgt.w	8004928 <_dtoa_r+0x658>
 8004778:	f040 826f 	bne.w	8004c5a <_dtoa_r+0x98a>
 800477c:	4b68      	ldr	r3, [pc, #416]	; (8004920 <_dtoa_r+0x650>)
 800477e:	2200      	movs	r2, #0
 8004780:	4640      	mov	r0, r8
 8004782:	4649      	mov	r1, r9
 8004784:	f7fb ff38 	bl	80005f8 <__aeabi_dmul>
 8004788:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800478c:	f7fc f9ba 	bl	8000b04 <__aeabi_dcmpge>
 8004790:	9e04      	ldr	r6, [sp, #16]
 8004792:	4637      	mov	r7, r6
 8004794:	2800      	cmp	r0, #0
 8004796:	f040 8245 	bne.w	8004c24 <_dtoa_r+0x954>
 800479a:	9d00      	ldr	r5, [sp, #0]
 800479c:	2331      	movs	r3, #49	; 0x31
 800479e:	f805 3b01 	strb.w	r3, [r5], #1
 80047a2:	f10b 0b01 	add.w	fp, fp, #1
 80047a6:	e241      	b.n	8004c2c <_dtoa_r+0x95c>
 80047a8:	07f2      	lsls	r2, r6, #31
 80047aa:	d505      	bpl.n	80047b8 <_dtoa_r+0x4e8>
 80047ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047b0:	f7fb ff22 	bl	80005f8 <__aeabi_dmul>
 80047b4:	3501      	adds	r5, #1
 80047b6:	2301      	movs	r3, #1
 80047b8:	1076      	asrs	r6, r6, #1
 80047ba:	3708      	adds	r7, #8
 80047bc:	e773      	b.n	80046a6 <_dtoa_r+0x3d6>
 80047be:	2502      	movs	r5, #2
 80047c0:	e775      	b.n	80046ae <_dtoa_r+0x3de>
 80047c2:	9e04      	ldr	r6, [sp, #16]
 80047c4:	465f      	mov	r7, fp
 80047c6:	e792      	b.n	80046ee <_dtoa_r+0x41e>
 80047c8:	9900      	ldr	r1, [sp, #0]
 80047ca:	4b50      	ldr	r3, [pc, #320]	; (800490c <_dtoa_r+0x63c>)
 80047cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80047d0:	4431      	add	r1, r6
 80047d2:	9102      	str	r1, [sp, #8]
 80047d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047d6:	eeb0 9a47 	vmov.f32	s18, s14
 80047da:	eef0 9a67 	vmov.f32	s19, s15
 80047de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80047e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80047e6:	2900      	cmp	r1, #0
 80047e8:	d044      	beq.n	8004874 <_dtoa_r+0x5a4>
 80047ea:	494e      	ldr	r1, [pc, #312]	; (8004924 <_dtoa_r+0x654>)
 80047ec:	2000      	movs	r0, #0
 80047ee:	f7fc f82d 	bl	800084c <__aeabi_ddiv>
 80047f2:	ec53 2b19 	vmov	r2, r3, d9
 80047f6:	f7fb fd47 	bl	8000288 <__aeabi_dsub>
 80047fa:	9d00      	ldr	r5, [sp, #0]
 80047fc:	ec41 0b19 	vmov	d9, r0, r1
 8004800:	4649      	mov	r1, r9
 8004802:	4640      	mov	r0, r8
 8004804:	f7fc f9a8 	bl	8000b58 <__aeabi_d2iz>
 8004808:	4606      	mov	r6, r0
 800480a:	f7fb fe8b 	bl	8000524 <__aeabi_i2d>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4640      	mov	r0, r8
 8004814:	4649      	mov	r1, r9
 8004816:	f7fb fd37 	bl	8000288 <__aeabi_dsub>
 800481a:	3630      	adds	r6, #48	; 0x30
 800481c:	f805 6b01 	strb.w	r6, [r5], #1
 8004820:	ec53 2b19 	vmov	r2, r3, d9
 8004824:	4680      	mov	r8, r0
 8004826:	4689      	mov	r9, r1
 8004828:	f7fc f958 	bl	8000adc <__aeabi_dcmplt>
 800482c:	2800      	cmp	r0, #0
 800482e:	d164      	bne.n	80048fa <_dtoa_r+0x62a>
 8004830:	4642      	mov	r2, r8
 8004832:	464b      	mov	r3, r9
 8004834:	4937      	ldr	r1, [pc, #220]	; (8004914 <_dtoa_r+0x644>)
 8004836:	2000      	movs	r0, #0
 8004838:	f7fb fd26 	bl	8000288 <__aeabi_dsub>
 800483c:	ec53 2b19 	vmov	r2, r3, d9
 8004840:	f7fc f94c 	bl	8000adc <__aeabi_dcmplt>
 8004844:	2800      	cmp	r0, #0
 8004846:	f040 80b6 	bne.w	80049b6 <_dtoa_r+0x6e6>
 800484a:	9b02      	ldr	r3, [sp, #8]
 800484c:	429d      	cmp	r5, r3
 800484e:	f43f af7c 	beq.w	800474a <_dtoa_r+0x47a>
 8004852:	4b31      	ldr	r3, [pc, #196]	; (8004918 <_dtoa_r+0x648>)
 8004854:	ec51 0b19 	vmov	r0, r1, d9
 8004858:	2200      	movs	r2, #0
 800485a:	f7fb fecd 	bl	80005f8 <__aeabi_dmul>
 800485e:	4b2e      	ldr	r3, [pc, #184]	; (8004918 <_dtoa_r+0x648>)
 8004860:	ec41 0b19 	vmov	d9, r0, r1
 8004864:	2200      	movs	r2, #0
 8004866:	4640      	mov	r0, r8
 8004868:	4649      	mov	r1, r9
 800486a:	f7fb fec5 	bl	80005f8 <__aeabi_dmul>
 800486e:	4680      	mov	r8, r0
 8004870:	4689      	mov	r9, r1
 8004872:	e7c5      	b.n	8004800 <_dtoa_r+0x530>
 8004874:	ec51 0b17 	vmov	r0, r1, d7
 8004878:	f7fb febe 	bl	80005f8 <__aeabi_dmul>
 800487c:	9b02      	ldr	r3, [sp, #8]
 800487e:	9d00      	ldr	r5, [sp, #0]
 8004880:	930f      	str	r3, [sp, #60]	; 0x3c
 8004882:	ec41 0b19 	vmov	d9, r0, r1
 8004886:	4649      	mov	r1, r9
 8004888:	4640      	mov	r0, r8
 800488a:	f7fc f965 	bl	8000b58 <__aeabi_d2iz>
 800488e:	4606      	mov	r6, r0
 8004890:	f7fb fe48 	bl	8000524 <__aeabi_i2d>
 8004894:	3630      	adds	r6, #48	; 0x30
 8004896:	4602      	mov	r2, r0
 8004898:	460b      	mov	r3, r1
 800489a:	4640      	mov	r0, r8
 800489c:	4649      	mov	r1, r9
 800489e:	f7fb fcf3 	bl	8000288 <__aeabi_dsub>
 80048a2:	f805 6b01 	strb.w	r6, [r5], #1
 80048a6:	9b02      	ldr	r3, [sp, #8]
 80048a8:	429d      	cmp	r5, r3
 80048aa:	4680      	mov	r8, r0
 80048ac:	4689      	mov	r9, r1
 80048ae:	f04f 0200 	mov.w	r2, #0
 80048b2:	d124      	bne.n	80048fe <_dtoa_r+0x62e>
 80048b4:	4b1b      	ldr	r3, [pc, #108]	; (8004924 <_dtoa_r+0x654>)
 80048b6:	ec51 0b19 	vmov	r0, r1, d9
 80048ba:	f7fb fce7 	bl	800028c <__adddf3>
 80048be:	4602      	mov	r2, r0
 80048c0:	460b      	mov	r3, r1
 80048c2:	4640      	mov	r0, r8
 80048c4:	4649      	mov	r1, r9
 80048c6:	f7fc f927 	bl	8000b18 <__aeabi_dcmpgt>
 80048ca:	2800      	cmp	r0, #0
 80048cc:	d173      	bne.n	80049b6 <_dtoa_r+0x6e6>
 80048ce:	ec53 2b19 	vmov	r2, r3, d9
 80048d2:	4914      	ldr	r1, [pc, #80]	; (8004924 <_dtoa_r+0x654>)
 80048d4:	2000      	movs	r0, #0
 80048d6:	f7fb fcd7 	bl	8000288 <__aeabi_dsub>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	4640      	mov	r0, r8
 80048e0:	4649      	mov	r1, r9
 80048e2:	f7fc f8fb 	bl	8000adc <__aeabi_dcmplt>
 80048e6:	2800      	cmp	r0, #0
 80048e8:	f43f af2f 	beq.w	800474a <_dtoa_r+0x47a>
 80048ec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80048ee:	1e6b      	subs	r3, r5, #1
 80048f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80048f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80048f6:	2b30      	cmp	r3, #48	; 0x30
 80048f8:	d0f8      	beq.n	80048ec <_dtoa_r+0x61c>
 80048fa:	46bb      	mov	fp, r7
 80048fc:	e04a      	b.n	8004994 <_dtoa_r+0x6c4>
 80048fe:	4b06      	ldr	r3, [pc, #24]	; (8004918 <_dtoa_r+0x648>)
 8004900:	f7fb fe7a 	bl	80005f8 <__aeabi_dmul>
 8004904:	4680      	mov	r8, r0
 8004906:	4689      	mov	r9, r1
 8004908:	e7bd      	b.n	8004886 <_dtoa_r+0x5b6>
 800490a:	bf00      	nop
 800490c:	08006648 	.word	0x08006648
 8004910:	08006620 	.word	0x08006620
 8004914:	3ff00000 	.word	0x3ff00000
 8004918:	40240000 	.word	0x40240000
 800491c:	401c0000 	.word	0x401c0000
 8004920:	40140000 	.word	0x40140000
 8004924:	3fe00000 	.word	0x3fe00000
 8004928:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800492c:	9d00      	ldr	r5, [sp, #0]
 800492e:	4642      	mov	r2, r8
 8004930:	464b      	mov	r3, r9
 8004932:	4630      	mov	r0, r6
 8004934:	4639      	mov	r1, r7
 8004936:	f7fb ff89 	bl	800084c <__aeabi_ddiv>
 800493a:	f7fc f90d 	bl	8000b58 <__aeabi_d2iz>
 800493e:	9001      	str	r0, [sp, #4]
 8004940:	f7fb fdf0 	bl	8000524 <__aeabi_i2d>
 8004944:	4642      	mov	r2, r8
 8004946:	464b      	mov	r3, r9
 8004948:	f7fb fe56 	bl	80005f8 <__aeabi_dmul>
 800494c:	4602      	mov	r2, r0
 800494e:	460b      	mov	r3, r1
 8004950:	4630      	mov	r0, r6
 8004952:	4639      	mov	r1, r7
 8004954:	f7fb fc98 	bl	8000288 <__aeabi_dsub>
 8004958:	9e01      	ldr	r6, [sp, #4]
 800495a:	9f04      	ldr	r7, [sp, #16]
 800495c:	3630      	adds	r6, #48	; 0x30
 800495e:	f805 6b01 	strb.w	r6, [r5], #1
 8004962:	9e00      	ldr	r6, [sp, #0]
 8004964:	1bae      	subs	r6, r5, r6
 8004966:	42b7      	cmp	r7, r6
 8004968:	4602      	mov	r2, r0
 800496a:	460b      	mov	r3, r1
 800496c:	d134      	bne.n	80049d8 <_dtoa_r+0x708>
 800496e:	f7fb fc8d 	bl	800028c <__adddf3>
 8004972:	4642      	mov	r2, r8
 8004974:	464b      	mov	r3, r9
 8004976:	4606      	mov	r6, r0
 8004978:	460f      	mov	r7, r1
 800497a:	f7fc f8cd 	bl	8000b18 <__aeabi_dcmpgt>
 800497e:	b9c8      	cbnz	r0, 80049b4 <_dtoa_r+0x6e4>
 8004980:	4642      	mov	r2, r8
 8004982:	464b      	mov	r3, r9
 8004984:	4630      	mov	r0, r6
 8004986:	4639      	mov	r1, r7
 8004988:	f7fc f89e 	bl	8000ac8 <__aeabi_dcmpeq>
 800498c:	b110      	cbz	r0, 8004994 <_dtoa_r+0x6c4>
 800498e:	9b01      	ldr	r3, [sp, #4]
 8004990:	07db      	lsls	r3, r3, #31
 8004992:	d40f      	bmi.n	80049b4 <_dtoa_r+0x6e4>
 8004994:	4651      	mov	r1, sl
 8004996:	4620      	mov	r0, r4
 8004998:	f000 fbcc 	bl	8005134 <_Bfree>
 800499c:	2300      	movs	r3, #0
 800499e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049a0:	702b      	strb	r3, [r5, #0]
 80049a2:	f10b 0301 	add.w	r3, fp, #1
 80049a6:	6013      	str	r3, [r2, #0]
 80049a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	f43f ace2 	beq.w	8004374 <_dtoa_r+0xa4>
 80049b0:	601d      	str	r5, [r3, #0]
 80049b2:	e4df      	b.n	8004374 <_dtoa_r+0xa4>
 80049b4:	465f      	mov	r7, fp
 80049b6:	462b      	mov	r3, r5
 80049b8:	461d      	mov	r5, r3
 80049ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80049be:	2a39      	cmp	r2, #57	; 0x39
 80049c0:	d106      	bne.n	80049d0 <_dtoa_r+0x700>
 80049c2:	9a00      	ldr	r2, [sp, #0]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d1f7      	bne.n	80049b8 <_dtoa_r+0x6e8>
 80049c8:	9900      	ldr	r1, [sp, #0]
 80049ca:	2230      	movs	r2, #48	; 0x30
 80049cc:	3701      	adds	r7, #1
 80049ce:	700a      	strb	r2, [r1, #0]
 80049d0:	781a      	ldrb	r2, [r3, #0]
 80049d2:	3201      	adds	r2, #1
 80049d4:	701a      	strb	r2, [r3, #0]
 80049d6:	e790      	b.n	80048fa <_dtoa_r+0x62a>
 80049d8:	4ba3      	ldr	r3, [pc, #652]	; (8004c68 <_dtoa_r+0x998>)
 80049da:	2200      	movs	r2, #0
 80049dc:	f7fb fe0c 	bl	80005f8 <__aeabi_dmul>
 80049e0:	2200      	movs	r2, #0
 80049e2:	2300      	movs	r3, #0
 80049e4:	4606      	mov	r6, r0
 80049e6:	460f      	mov	r7, r1
 80049e8:	f7fc f86e 	bl	8000ac8 <__aeabi_dcmpeq>
 80049ec:	2800      	cmp	r0, #0
 80049ee:	d09e      	beq.n	800492e <_dtoa_r+0x65e>
 80049f0:	e7d0      	b.n	8004994 <_dtoa_r+0x6c4>
 80049f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049f4:	2a00      	cmp	r2, #0
 80049f6:	f000 80ca 	beq.w	8004b8e <_dtoa_r+0x8be>
 80049fa:	9a07      	ldr	r2, [sp, #28]
 80049fc:	2a01      	cmp	r2, #1
 80049fe:	f300 80ad 	bgt.w	8004b5c <_dtoa_r+0x88c>
 8004a02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a04:	2a00      	cmp	r2, #0
 8004a06:	f000 80a5 	beq.w	8004b54 <_dtoa_r+0x884>
 8004a0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004a0e:	9e08      	ldr	r6, [sp, #32]
 8004a10:	9d05      	ldr	r5, [sp, #20]
 8004a12:	9a05      	ldr	r2, [sp, #20]
 8004a14:	441a      	add	r2, r3
 8004a16:	9205      	str	r2, [sp, #20]
 8004a18:	9a06      	ldr	r2, [sp, #24]
 8004a1a:	2101      	movs	r1, #1
 8004a1c:	441a      	add	r2, r3
 8004a1e:	4620      	mov	r0, r4
 8004a20:	9206      	str	r2, [sp, #24]
 8004a22:	f000 fc3d 	bl	80052a0 <__i2b>
 8004a26:	4607      	mov	r7, r0
 8004a28:	b165      	cbz	r5, 8004a44 <_dtoa_r+0x774>
 8004a2a:	9b06      	ldr	r3, [sp, #24]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	dd09      	ble.n	8004a44 <_dtoa_r+0x774>
 8004a30:	42ab      	cmp	r3, r5
 8004a32:	9a05      	ldr	r2, [sp, #20]
 8004a34:	bfa8      	it	ge
 8004a36:	462b      	movge	r3, r5
 8004a38:	1ad2      	subs	r2, r2, r3
 8004a3a:	9205      	str	r2, [sp, #20]
 8004a3c:	9a06      	ldr	r2, [sp, #24]
 8004a3e:	1aed      	subs	r5, r5, r3
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	9306      	str	r3, [sp, #24]
 8004a44:	9b08      	ldr	r3, [sp, #32]
 8004a46:	b1f3      	cbz	r3, 8004a86 <_dtoa_r+0x7b6>
 8004a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	f000 80a3 	beq.w	8004b96 <_dtoa_r+0x8c6>
 8004a50:	2e00      	cmp	r6, #0
 8004a52:	dd10      	ble.n	8004a76 <_dtoa_r+0x7a6>
 8004a54:	4639      	mov	r1, r7
 8004a56:	4632      	mov	r2, r6
 8004a58:	4620      	mov	r0, r4
 8004a5a:	f000 fce1 	bl	8005420 <__pow5mult>
 8004a5e:	4652      	mov	r2, sl
 8004a60:	4601      	mov	r1, r0
 8004a62:	4607      	mov	r7, r0
 8004a64:	4620      	mov	r0, r4
 8004a66:	f000 fc31 	bl	80052cc <__multiply>
 8004a6a:	4651      	mov	r1, sl
 8004a6c:	4680      	mov	r8, r0
 8004a6e:	4620      	mov	r0, r4
 8004a70:	f000 fb60 	bl	8005134 <_Bfree>
 8004a74:	46c2      	mov	sl, r8
 8004a76:	9b08      	ldr	r3, [sp, #32]
 8004a78:	1b9a      	subs	r2, r3, r6
 8004a7a:	d004      	beq.n	8004a86 <_dtoa_r+0x7b6>
 8004a7c:	4651      	mov	r1, sl
 8004a7e:	4620      	mov	r0, r4
 8004a80:	f000 fcce 	bl	8005420 <__pow5mult>
 8004a84:	4682      	mov	sl, r0
 8004a86:	2101      	movs	r1, #1
 8004a88:	4620      	mov	r0, r4
 8004a8a:	f000 fc09 	bl	80052a0 <__i2b>
 8004a8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	4606      	mov	r6, r0
 8004a94:	f340 8081 	ble.w	8004b9a <_dtoa_r+0x8ca>
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4601      	mov	r1, r0
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	f000 fcbf 	bl	8005420 <__pow5mult>
 8004aa2:	9b07      	ldr	r3, [sp, #28]
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	4606      	mov	r6, r0
 8004aa8:	dd7a      	ble.n	8004ba0 <_dtoa_r+0x8d0>
 8004aaa:	f04f 0800 	mov.w	r8, #0
 8004aae:	6933      	ldr	r3, [r6, #16]
 8004ab0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004ab4:	6918      	ldr	r0, [r3, #16]
 8004ab6:	f000 fba5 	bl	8005204 <__hi0bits>
 8004aba:	f1c0 0020 	rsb	r0, r0, #32
 8004abe:	9b06      	ldr	r3, [sp, #24]
 8004ac0:	4418      	add	r0, r3
 8004ac2:	f010 001f 	ands.w	r0, r0, #31
 8004ac6:	f000 8094 	beq.w	8004bf2 <_dtoa_r+0x922>
 8004aca:	f1c0 0320 	rsb	r3, r0, #32
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	f340 8085 	ble.w	8004bde <_dtoa_r+0x90e>
 8004ad4:	9b05      	ldr	r3, [sp, #20]
 8004ad6:	f1c0 001c 	rsb	r0, r0, #28
 8004ada:	4403      	add	r3, r0
 8004adc:	9305      	str	r3, [sp, #20]
 8004ade:	9b06      	ldr	r3, [sp, #24]
 8004ae0:	4403      	add	r3, r0
 8004ae2:	4405      	add	r5, r0
 8004ae4:	9306      	str	r3, [sp, #24]
 8004ae6:	9b05      	ldr	r3, [sp, #20]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	dd05      	ble.n	8004af8 <_dtoa_r+0x828>
 8004aec:	4651      	mov	r1, sl
 8004aee:	461a      	mov	r2, r3
 8004af0:	4620      	mov	r0, r4
 8004af2:	f000 fcef 	bl	80054d4 <__lshift>
 8004af6:	4682      	mov	sl, r0
 8004af8:	9b06      	ldr	r3, [sp, #24]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	dd05      	ble.n	8004b0a <_dtoa_r+0x83a>
 8004afe:	4631      	mov	r1, r6
 8004b00:	461a      	mov	r2, r3
 8004b02:	4620      	mov	r0, r4
 8004b04:	f000 fce6 	bl	80054d4 <__lshift>
 8004b08:	4606      	mov	r6, r0
 8004b0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d072      	beq.n	8004bf6 <_dtoa_r+0x926>
 8004b10:	4631      	mov	r1, r6
 8004b12:	4650      	mov	r0, sl
 8004b14:	f000 fd4a 	bl	80055ac <__mcmp>
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	da6c      	bge.n	8004bf6 <_dtoa_r+0x926>
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	4651      	mov	r1, sl
 8004b20:	220a      	movs	r2, #10
 8004b22:	4620      	mov	r0, r4
 8004b24:	f000 fb28 	bl	8005178 <__multadd>
 8004b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004b2e:	4682      	mov	sl, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f000 81b0 	beq.w	8004e96 <_dtoa_r+0xbc6>
 8004b36:	2300      	movs	r3, #0
 8004b38:	4639      	mov	r1, r7
 8004b3a:	220a      	movs	r2, #10
 8004b3c:	4620      	mov	r0, r4
 8004b3e:	f000 fb1b 	bl	8005178 <__multadd>
 8004b42:	9b01      	ldr	r3, [sp, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	4607      	mov	r7, r0
 8004b48:	f300 8096 	bgt.w	8004c78 <_dtoa_r+0x9a8>
 8004b4c:	9b07      	ldr	r3, [sp, #28]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	dc59      	bgt.n	8004c06 <_dtoa_r+0x936>
 8004b52:	e091      	b.n	8004c78 <_dtoa_r+0x9a8>
 8004b54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004b56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004b5a:	e758      	b.n	8004a0e <_dtoa_r+0x73e>
 8004b5c:	9b04      	ldr	r3, [sp, #16]
 8004b5e:	1e5e      	subs	r6, r3, #1
 8004b60:	9b08      	ldr	r3, [sp, #32]
 8004b62:	42b3      	cmp	r3, r6
 8004b64:	bfbf      	itttt	lt
 8004b66:	9b08      	ldrlt	r3, [sp, #32]
 8004b68:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8004b6a:	9608      	strlt	r6, [sp, #32]
 8004b6c:	1af3      	sublt	r3, r6, r3
 8004b6e:	bfb4      	ite	lt
 8004b70:	18d2      	addlt	r2, r2, r3
 8004b72:	1b9e      	subge	r6, r3, r6
 8004b74:	9b04      	ldr	r3, [sp, #16]
 8004b76:	bfbc      	itt	lt
 8004b78:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8004b7a:	2600      	movlt	r6, #0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	bfb7      	itett	lt
 8004b80:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8004b84:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8004b88:	1a9d      	sublt	r5, r3, r2
 8004b8a:	2300      	movlt	r3, #0
 8004b8c:	e741      	b.n	8004a12 <_dtoa_r+0x742>
 8004b8e:	9e08      	ldr	r6, [sp, #32]
 8004b90:	9d05      	ldr	r5, [sp, #20]
 8004b92:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004b94:	e748      	b.n	8004a28 <_dtoa_r+0x758>
 8004b96:	9a08      	ldr	r2, [sp, #32]
 8004b98:	e770      	b.n	8004a7c <_dtoa_r+0x7ac>
 8004b9a:	9b07      	ldr	r3, [sp, #28]
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	dc19      	bgt.n	8004bd4 <_dtoa_r+0x904>
 8004ba0:	9b02      	ldr	r3, [sp, #8]
 8004ba2:	b9bb      	cbnz	r3, 8004bd4 <_dtoa_r+0x904>
 8004ba4:	9b03      	ldr	r3, [sp, #12]
 8004ba6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004baa:	b99b      	cbnz	r3, 8004bd4 <_dtoa_r+0x904>
 8004bac:	9b03      	ldr	r3, [sp, #12]
 8004bae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004bb2:	0d1b      	lsrs	r3, r3, #20
 8004bb4:	051b      	lsls	r3, r3, #20
 8004bb6:	b183      	cbz	r3, 8004bda <_dtoa_r+0x90a>
 8004bb8:	9b05      	ldr	r3, [sp, #20]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	9305      	str	r3, [sp, #20]
 8004bbe:	9b06      	ldr	r3, [sp, #24]
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	9306      	str	r3, [sp, #24]
 8004bc4:	f04f 0801 	mov.w	r8, #1
 8004bc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f47f af6f 	bne.w	8004aae <_dtoa_r+0x7de>
 8004bd0:	2001      	movs	r0, #1
 8004bd2:	e774      	b.n	8004abe <_dtoa_r+0x7ee>
 8004bd4:	f04f 0800 	mov.w	r8, #0
 8004bd8:	e7f6      	b.n	8004bc8 <_dtoa_r+0x8f8>
 8004bda:	4698      	mov	r8, r3
 8004bdc:	e7f4      	b.n	8004bc8 <_dtoa_r+0x8f8>
 8004bde:	d082      	beq.n	8004ae6 <_dtoa_r+0x816>
 8004be0:	9a05      	ldr	r2, [sp, #20]
 8004be2:	331c      	adds	r3, #28
 8004be4:	441a      	add	r2, r3
 8004be6:	9205      	str	r2, [sp, #20]
 8004be8:	9a06      	ldr	r2, [sp, #24]
 8004bea:	441a      	add	r2, r3
 8004bec:	441d      	add	r5, r3
 8004bee:	9206      	str	r2, [sp, #24]
 8004bf0:	e779      	b.n	8004ae6 <_dtoa_r+0x816>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	e7f4      	b.n	8004be0 <_dtoa_r+0x910>
 8004bf6:	9b04      	ldr	r3, [sp, #16]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	dc37      	bgt.n	8004c6c <_dtoa_r+0x99c>
 8004bfc:	9b07      	ldr	r3, [sp, #28]
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	dd34      	ble.n	8004c6c <_dtoa_r+0x99c>
 8004c02:	9b04      	ldr	r3, [sp, #16]
 8004c04:	9301      	str	r3, [sp, #4]
 8004c06:	9b01      	ldr	r3, [sp, #4]
 8004c08:	b963      	cbnz	r3, 8004c24 <_dtoa_r+0x954>
 8004c0a:	4631      	mov	r1, r6
 8004c0c:	2205      	movs	r2, #5
 8004c0e:	4620      	mov	r0, r4
 8004c10:	f000 fab2 	bl	8005178 <__multadd>
 8004c14:	4601      	mov	r1, r0
 8004c16:	4606      	mov	r6, r0
 8004c18:	4650      	mov	r0, sl
 8004c1a:	f000 fcc7 	bl	80055ac <__mcmp>
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	f73f adbb 	bgt.w	800479a <_dtoa_r+0x4ca>
 8004c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c26:	9d00      	ldr	r5, [sp, #0]
 8004c28:	ea6f 0b03 	mvn.w	fp, r3
 8004c2c:	f04f 0800 	mov.w	r8, #0
 8004c30:	4631      	mov	r1, r6
 8004c32:	4620      	mov	r0, r4
 8004c34:	f000 fa7e 	bl	8005134 <_Bfree>
 8004c38:	2f00      	cmp	r7, #0
 8004c3a:	f43f aeab 	beq.w	8004994 <_dtoa_r+0x6c4>
 8004c3e:	f1b8 0f00 	cmp.w	r8, #0
 8004c42:	d005      	beq.n	8004c50 <_dtoa_r+0x980>
 8004c44:	45b8      	cmp	r8, r7
 8004c46:	d003      	beq.n	8004c50 <_dtoa_r+0x980>
 8004c48:	4641      	mov	r1, r8
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	f000 fa72 	bl	8005134 <_Bfree>
 8004c50:	4639      	mov	r1, r7
 8004c52:	4620      	mov	r0, r4
 8004c54:	f000 fa6e 	bl	8005134 <_Bfree>
 8004c58:	e69c      	b.n	8004994 <_dtoa_r+0x6c4>
 8004c5a:	2600      	movs	r6, #0
 8004c5c:	4637      	mov	r7, r6
 8004c5e:	e7e1      	b.n	8004c24 <_dtoa_r+0x954>
 8004c60:	46bb      	mov	fp, r7
 8004c62:	4637      	mov	r7, r6
 8004c64:	e599      	b.n	800479a <_dtoa_r+0x4ca>
 8004c66:	bf00      	nop
 8004c68:	40240000 	.word	0x40240000
 8004c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 80c8 	beq.w	8004e04 <_dtoa_r+0xb34>
 8004c74:	9b04      	ldr	r3, [sp, #16]
 8004c76:	9301      	str	r3, [sp, #4]
 8004c78:	2d00      	cmp	r5, #0
 8004c7a:	dd05      	ble.n	8004c88 <_dtoa_r+0x9b8>
 8004c7c:	4639      	mov	r1, r7
 8004c7e:	462a      	mov	r2, r5
 8004c80:	4620      	mov	r0, r4
 8004c82:	f000 fc27 	bl	80054d4 <__lshift>
 8004c86:	4607      	mov	r7, r0
 8004c88:	f1b8 0f00 	cmp.w	r8, #0
 8004c8c:	d05b      	beq.n	8004d46 <_dtoa_r+0xa76>
 8004c8e:	6879      	ldr	r1, [r7, #4]
 8004c90:	4620      	mov	r0, r4
 8004c92:	f000 fa0f 	bl	80050b4 <_Balloc>
 8004c96:	4605      	mov	r5, r0
 8004c98:	b928      	cbnz	r0, 8004ca6 <_dtoa_r+0x9d6>
 8004c9a:	4b83      	ldr	r3, [pc, #524]	; (8004ea8 <_dtoa_r+0xbd8>)
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004ca2:	f7ff bb2e 	b.w	8004302 <_dtoa_r+0x32>
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	3202      	adds	r2, #2
 8004caa:	0092      	lsls	r2, r2, #2
 8004cac:	f107 010c 	add.w	r1, r7, #12
 8004cb0:	300c      	adds	r0, #12
 8004cb2:	f001 f813 	bl	8005cdc <memcpy>
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	4629      	mov	r1, r5
 8004cba:	4620      	mov	r0, r4
 8004cbc:	f000 fc0a 	bl	80054d4 <__lshift>
 8004cc0:	9b00      	ldr	r3, [sp, #0]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	9304      	str	r3, [sp, #16]
 8004cc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cca:	4413      	add	r3, r2
 8004ccc:	9308      	str	r3, [sp, #32]
 8004cce:	9b02      	ldr	r3, [sp, #8]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	46b8      	mov	r8, r7
 8004cd6:	9306      	str	r3, [sp, #24]
 8004cd8:	4607      	mov	r7, r0
 8004cda:	9b04      	ldr	r3, [sp, #16]
 8004cdc:	4631      	mov	r1, r6
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	4650      	mov	r0, sl
 8004ce2:	9301      	str	r3, [sp, #4]
 8004ce4:	f7ff fa69 	bl	80041ba <quorem>
 8004ce8:	4641      	mov	r1, r8
 8004cea:	9002      	str	r0, [sp, #8]
 8004cec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004cf0:	4650      	mov	r0, sl
 8004cf2:	f000 fc5b 	bl	80055ac <__mcmp>
 8004cf6:	463a      	mov	r2, r7
 8004cf8:	9005      	str	r0, [sp, #20]
 8004cfa:	4631      	mov	r1, r6
 8004cfc:	4620      	mov	r0, r4
 8004cfe:	f000 fc71 	bl	80055e4 <__mdiff>
 8004d02:	68c2      	ldr	r2, [r0, #12]
 8004d04:	4605      	mov	r5, r0
 8004d06:	bb02      	cbnz	r2, 8004d4a <_dtoa_r+0xa7a>
 8004d08:	4601      	mov	r1, r0
 8004d0a:	4650      	mov	r0, sl
 8004d0c:	f000 fc4e 	bl	80055ac <__mcmp>
 8004d10:	4602      	mov	r2, r0
 8004d12:	4629      	mov	r1, r5
 8004d14:	4620      	mov	r0, r4
 8004d16:	9209      	str	r2, [sp, #36]	; 0x24
 8004d18:	f000 fa0c 	bl	8005134 <_Bfree>
 8004d1c:	9b07      	ldr	r3, [sp, #28]
 8004d1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d20:	9d04      	ldr	r5, [sp, #16]
 8004d22:	ea43 0102 	orr.w	r1, r3, r2
 8004d26:	9b06      	ldr	r3, [sp, #24]
 8004d28:	4319      	orrs	r1, r3
 8004d2a:	d110      	bne.n	8004d4e <_dtoa_r+0xa7e>
 8004d2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004d30:	d029      	beq.n	8004d86 <_dtoa_r+0xab6>
 8004d32:	9b05      	ldr	r3, [sp, #20]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	dd02      	ble.n	8004d3e <_dtoa_r+0xa6e>
 8004d38:	9b02      	ldr	r3, [sp, #8]
 8004d3a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004d3e:	9b01      	ldr	r3, [sp, #4]
 8004d40:	f883 9000 	strb.w	r9, [r3]
 8004d44:	e774      	b.n	8004c30 <_dtoa_r+0x960>
 8004d46:	4638      	mov	r0, r7
 8004d48:	e7ba      	b.n	8004cc0 <_dtoa_r+0x9f0>
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	e7e1      	b.n	8004d12 <_dtoa_r+0xa42>
 8004d4e:	9b05      	ldr	r3, [sp, #20]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	db04      	blt.n	8004d5e <_dtoa_r+0xa8e>
 8004d54:	9907      	ldr	r1, [sp, #28]
 8004d56:	430b      	orrs	r3, r1
 8004d58:	9906      	ldr	r1, [sp, #24]
 8004d5a:	430b      	orrs	r3, r1
 8004d5c:	d120      	bne.n	8004da0 <_dtoa_r+0xad0>
 8004d5e:	2a00      	cmp	r2, #0
 8004d60:	dded      	ble.n	8004d3e <_dtoa_r+0xa6e>
 8004d62:	4651      	mov	r1, sl
 8004d64:	2201      	movs	r2, #1
 8004d66:	4620      	mov	r0, r4
 8004d68:	f000 fbb4 	bl	80054d4 <__lshift>
 8004d6c:	4631      	mov	r1, r6
 8004d6e:	4682      	mov	sl, r0
 8004d70:	f000 fc1c 	bl	80055ac <__mcmp>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	dc03      	bgt.n	8004d80 <_dtoa_r+0xab0>
 8004d78:	d1e1      	bne.n	8004d3e <_dtoa_r+0xa6e>
 8004d7a:	f019 0f01 	tst.w	r9, #1
 8004d7e:	d0de      	beq.n	8004d3e <_dtoa_r+0xa6e>
 8004d80:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004d84:	d1d8      	bne.n	8004d38 <_dtoa_r+0xa68>
 8004d86:	9a01      	ldr	r2, [sp, #4]
 8004d88:	2339      	movs	r3, #57	; 0x39
 8004d8a:	7013      	strb	r3, [r2, #0]
 8004d8c:	462b      	mov	r3, r5
 8004d8e:	461d      	mov	r5, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004d96:	2a39      	cmp	r2, #57	; 0x39
 8004d98:	d06c      	beq.n	8004e74 <_dtoa_r+0xba4>
 8004d9a:	3201      	adds	r2, #1
 8004d9c:	701a      	strb	r2, [r3, #0]
 8004d9e:	e747      	b.n	8004c30 <_dtoa_r+0x960>
 8004da0:	2a00      	cmp	r2, #0
 8004da2:	dd07      	ble.n	8004db4 <_dtoa_r+0xae4>
 8004da4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004da8:	d0ed      	beq.n	8004d86 <_dtoa_r+0xab6>
 8004daa:	9a01      	ldr	r2, [sp, #4]
 8004dac:	f109 0301 	add.w	r3, r9, #1
 8004db0:	7013      	strb	r3, [r2, #0]
 8004db2:	e73d      	b.n	8004c30 <_dtoa_r+0x960>
 8004db4:	9b04      	ldr	r3, [sp, #16]
 8004db6:	9a08      	ldr	r2, [sp, #32]
 8004db8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d043      	beq.n	8004e48 <_dtoa_r+0xb78>
 8004dc0:	4651      	mov	r1, sl
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	220a      	movs	r2, #10
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	f000 f9d6 	bl	8005178 <__multadd>
 8004dcc:	45b8      	cmp	r8, r7
 8004dce:	4682      	mov	sl, r0
 8004dd0:	f04f 0300 	mov.w	r3, #0
 8004dd4:	f04f 020a 	mov.w	r2, #10
 8004dd8:	4641      	mov	r1, r8
 8004dda:	4620      	mov	r0, r4
 8004ddc:	d107      	bne.n	8004dee <_dtoa_r+0xb1e>
 8004dde:	f000 f9cb 	bl	8005178 <__multadd>
 8004de2:	4680      	mov	r8, r0
 8004de4:	4607      	mov	r7, r0
 8004de6:	9b04      	ldr	r3, [sp, #16]
 8004de8:	3301      	adds	r3, #1
 8004dea:	9304      	str	r3, [sp, #16]
 8004dec:	e775      	b.n	8004cda <_dtoa_r+0xa0a>
 8004dee:	f000 f9c3 	bl	8005178 <__multadd>
 8004df2:	4639      	mov	r1, r7
 8004df4:	4680      	mov	r8, r0
 8004df6:	2300      	movs	r3, #0
 8004df8:	220a      	movs	r2, #10
 8004dfa:	4620      	mov	r0, r4
 8004dfc:	f000 f9bc 	bl	8005178 <__multadd>
 8004e00:	4607      	mov	r7, r0
 8004e02:	e7f0      	b.n	8004de6 <_dtoa_r+0xb16>
 8004e04:	9b04      	ldr	r3, [sp, #16]
 8004e06:	9301      	str	r3, [sp, #4]
 8004e08:	9d00      	ldr	r5, [sp, #0]
 8004e0a:	4631      	mov	r1, r6
 8004e0c:	4650      	mov	r0, sl
 8004e0e:	f7ff f9d4 	bl	80041ba <quorem>
 8004e12:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004e16:	9b00      	ldr	r3, [sp, #0]
 8004e18:	f805 9b01 	strb.w	r9, [r5], #1
 8004e1c:	1aea      	subs	r2, r5, r3
 8004e1e:	9b01      	ldr	r3, [sp, #4]
 8004e20:	4293      	cmp	r3, r2
 8004e22:	dd07      	ble.n	8004e34 <_dtoa_r+0xb64>
 8004e24:	4651      	mov	r1, sl
 8004e26:	2300      	movs	r3, #0
 8004e28:	220a      	movs	r2, #10
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	f000 f9a4 	bl	8005178 <__multadd>
 8004e30:	4682      	mov	sl, r0
 8004e32:	e7ea      	b.n	8004e0a <_dtoa_r+0xb3a>
 8004e34:	9b01      	ldr	r3, [sp, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	bfc8      	it	gt
 8004e3a:	461d      	movgt	r5, r3
 8004e3c:	9b00      	ldr	r3, [sp, #0]
 8004e3e:	bfd8      	it	le
 8004e40:	2501      	movle	r5, #1
 8004e42:	441d      	add	r5, r3
 8004e44:	f04f 0800 	mov.w	r8, #0
 8004e48:	4651      	mov	r1, sl
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	4620      	mov	r0, r4
 8004e4e:	f000 fb41 	bl	80054d4 <__lshift>
 8004e52:	4631      	mov	r1, r6
 8004e54:	4682      	mov	sl, r0
 8004e56:	f000 fba9 	bl	80055ac <__mcmp>
 8004e5a:	2800      	cmp	r0, #0
 8004e5c:	dc96      	bgt.n	8004d8c <_dtoa_r+0xabc>
 8004e5e:	d102      	bne.n	8004e66 <_dtoa_r+0xb96>
 8004e60:	f019 0f01 	tst.w	r9, #1
 8004e64:	d192      	bne.n	8004d8c <_dtoa_r+0xabc>
 8004e66:	462b      	mov	r3, r5
 8004e68:	461d      	mov	r5, r3
 8004e6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e6e:	2a30      	cmp	r2, #48	; 0x30
 8004e70:	d0fa      	beq.n	8004e68 <_dtoa_r+0xb98>
 8004e72:	e6dd      	b.n	8004c30 <_dtoa_r+0x960>
 8004e74:	9a00      	ldr	r2, [sp, #0]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d189      	bne.n	8004d8e <_dtoa_r+0xabe>
 8004e7a:	f10b 0b01 	add.w	fp, fp, #1
 8004e7e:	2331      	movs	r3, #49	; 0x31
 8004e80:	e796      	b.n	8004db0 <_dtoa_r+0xae0>
 8004e82:	4b0a      	ldr	r3, [pc, #40]	; (8004eac <_dtoa_r+0xbdc>)
 8004e84:	f7ff ba99 	b.w	80043ba <_dtoa_r+0xea>
 8004e88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	f47f aa6d 	bne.w	800436a <_dtoa_r+0x9a>
 8004e90:	4b07      	ldr	r3, [pc, #28]	; (8004eb0 <_dtoa_r+0xbe0>)
 8004e92:	f7ff ba92 	b.w	80043ba <_dtoa_r+0xea>
 8004e96:	9b01      	ldr	r3, [sp, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	dcb5      	bgt.n	8004e08 <_dtoa_r+0xb38>
 8004e9c:	9b07      	ldr	r3, [sp, #28]
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	f73f aeb1 	bgt.w	8004c06 <_dtoa_r+0x936>
 8004ea4:	e7b0      	b.n	8004e08 <_dtoa_r+0xb38>
 8004ea6:	bf00      	nop
 8004ea8:	080065b0 	.word	0x080065b0
 8004eac:	08006510 	.word	0x08006510
 8004eb0:	08006534 	.word	0x08006534

08004eb4 <_free_r>:
 8004eb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004eb6:	2900      	cmp	r1, #0
 8004eb8:	d044      	beq.n	8004f44 <_free_r+0x90>
 8004eba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ebe:	9001      	str	r0, [sp, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	f1a1 0404 	sub.w	r4, r1, #4
 8004ec6:	bfb8      	it	lt
 8004ec8:	18e4      	addlt	r4, r4, r3
 8004eca:	f000 f8e7 	bl	800509c <__malloc_lock>
 8004ece:	4a1e      	ldr	r2, [pc, #120]	; (8004f48 <_free_r+0x94>)
 8004ed0:	9801      	ldr	r0, [sp, #4]
 8004ed2:	6813      	ldr	r3, [r2, #0]
 8004ed4:	b933      	cbnz	r3, 8004ee4 <_free_r+0x30>
 8004ed6:	6063      	str	r3, [r4, #4]
 8004ed8:	6014      	str	r4, [r2, #0]
 8004eda:	b003      	add	sp, #12
 8004edc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ee0:	f000 b8e2 	b.w	80050a8 <__malloc_unlock>
 8004ee4:	42a3      	cmp	r3, r4
 8004ee6:	d908      	bls.n	8004efa <_free_r+0x46>
 8004ee8:	6825      	ldr	r5, [r4, #0]
 8004eea:	1961      	adds	r1, r4, r5
 8004eec:	428b      	cmp	r3, r1
 8004eee:	bf01      	itttt	eq
 8004ef0:	6819      	ldreq	r1, [r3, #0]
 8004ef2:	685b      	ldreq	r3, [r3, #4]
 8004ef4:	1949      	addeq	r1, r1, r5
 8004ef6:	6021      	streq	r1, [r4, #0]
 8004ef8:	e7ed      	b.n	8004ed6 <_free_r+0x22>
 8004efa:	461a      	mov	r2, r3
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	b10b      	cbz	r3, 8004f04 <_free_r+0x50>
 8004f00:	42a3      	cmp	r3, r4
 8004f02:	d9fa      	bls.n	8004efa <_free_r+0x46>
 8004f04:	6811      	ldr	r1, [r2, #0]
 8004f06:	1855      	adds	r5, r2, r1
 8004f08:	42a5      	cmp	r5, r4
 8004f0a:	d10b      	bne.n	8004f24 <_free_r+0x70>
 8004f0c:	6824      	ldr	r4, [r4, #0]
 8004f0e:	4421      	add	r1, r4
 8004f10:	1854      	adds	r4, r2, r1
 8004f12:	42a3      	cmp	r3, r4
 8004f14:	6011      	str	r1, [r2, #0]
 8004f16:	d1e0      	bne.n	8004eda <_free_r+0x26>
 8004f18:	681c      	ldr	r4, [r3, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	6053      	str	r3, [r2, #4]
 8004f1e:	440c      	add	r4, r1
 8004f20:	6014      	str	r4, [r2, #0]
 8004f22:	e7da      	b.n	8004eda <_free_r+0x26>
 8004f24:	d902      	bls.n	8004f2c <_free_r+0x78>
 8004f26:	230c      	movs	r3, #12
 8004f28:	6003      	str	r3, [r0, #0]
 8004f2a:	e7d6      	b.n	8004eda <_free_r+0x26>
 8004f2c:	6825      	ldr	r5, [r4, #0]
 8004f2e:	1961      	adds	r1, r4, r5
 8004f30:	428b      	cmp	r3, r1
 8004f32:	bf04      	itt	eq
 8004f34:	6819      	ldreq	r1, [r3, #0]
 8004f36:	685b      	ldreq	r3, [r3, #4]
 8004f38:	6063      	str	r3, [r4, #4]
 8004f3a:	bf04      	itt	eq
 8004f3c:	1949      	addeq	r1, r1, r5
 8004f3e:	6021      	streq	r1, [r4, #0]
 8004f40:	6054      	str	r4, [r2, #4]
 8004f42:	e7ca      	b.n	8004eda <_free_r+0x26>
 8004f44:	b003      	add	sp, #12
 8004f46:	bd30      	pop	{r4, r5, pc}
 8004f48:	200003d4 	.word	0x200003d4

08004f4c <malloc>:
 8004f4c:	4b02      	ldr	r3, [pc, #8]	; (8004f58 <malloc+0xc>)
 8004f4e:	4601      	mov	r1, r0
 8004f50:	6818      	ldr	r0, [r3, #0]
 8004f52:	f000 b823 	b.w	8004f9c <_malloc_r>
 8004f56:	bf00      	nop
 8004f58:	20000064 	.word	0x20000064

08004f5c <sbrk_aligned>:
 8004f5c:	b570      	push	{r4, r5, r6, lr}
 8004f5e:	4e0e      	ldr	r6, [pc, #56]	; (8004f98 <sbrk_aligned+0x3c>)
 8004f60:	460c      	mov	r4, r1
 8004f62:	6831      	ldr	r1, [r6, #0]
 8004f64:	4605      	mov	r5, r0
 8004f66:	b911      	cbnz	r1, 8004f6e <sbrk_aligned+0x12>
 8004f68:	f000 fea8 	bl	8005cbc <_sbrk_r>
 8004f6c:	6030      	str	r0, [r6, #0]
 8004f6e:	4621      	mov	r1, r4
 8004f70:	4628      	mov	r0, r5
 8004f72:	f000 fea3 	bl	8005cbc <_sbrk_r>
 8004f76:	1c43      	adds	r3, r0, #1
 8004f78:	d00a      	beq.n	8004f90 <sbrk_aligned+0x34>
 8004f7a:	1cc4      	adds	r4, r0, #3
 8004f7c:	f024 0403 	bic.w	r4, r4, #3
 8004f80:	42a0      	cmp	r0, r4
 8004f82:	d007      	beq.n	8004f94 <sbrk_aligned+0x38>
 8004f84:	1a21      	subs	r1, r4, r0
 8004f86:	4628      	mov	r0, r5
 8004f88:	f000 fe98 	bl	8005cbc <_sbrk_r>
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d101      	bne.n	8004f94 <sbrk_aligned+0x38>
 8004f90:	f04f 34ff 	mov.w	r4, #4294967295
 8004f94:	4620      	mov	r0, r4
 8004f96:	bd70      	pop	{r4, r5, r6, pc}
 8004f98:	200003d8 	.word	0x200003d8

08004f9c <_malloc_r>:
 8004f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fa0:	1ccd      	adds	r5, r1, #3
 8004fa2:	f025 0503 	bic.w	r5, r5, #3
 8004fa6:	3508      	adds	r5, #8
 8004fa8:	2d0c      	cmp	r5, #12
 8004faa:	bf38      	it	cc
 8004fac:	250c      	movcc	r5, #12
 8004fae:	2d00      	cmp	r5, #0
 8004fb0:	4607      	mov	r7, r0
 8004fb2:	db01      	blt.n	8004fb8 <_malloc_r+0x1c>
 8004fb4:	42a9      	cmp	r1, r5
 8004fb6:	d905      	bls.n	8004fc4 <_malloc_r+0x28>
 8004fb8:	230c      	movs	r3, #12
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	2600      	movs	r6, #0
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fc4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005098 <_malloc_r+0xfc>
 8004fc8:	f000 f868 	bl	800509c <__malloc_lock>
 8004fcc:	f8d8 3000 	ldr.w	r3, [r8]
 8004fd0:	461c      	mov	r4, r3
 8004fd2:	bb5c      	cbnz	r4, 800502c <_malloc_r+0x90>
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	f7ff ffc0 	bl	8004f5c <sbrk_aligned>
 8004fdc:	1c43      	adds	r3, r0, #1
 8004fde:	4604      	mov	r4, r0
 8004fe0:	d155      	bne.n	800508e <_malloc_r+0xf2>
 8004fe2:	f8d8 4000 	ldr.w	r4, [r8]
 8004fe6:	4626      	mov	r6, r4
 8004fe8:	2e00      	cmp	r6, #0
 8004fea:	d145      	bne.n	8005078 <_malloc_r+0xdc>
 8004fec:	2c00      	cmp	r4, #0
 8004fee:	d048      	beq.n	8005082 <_malloc_r+0xe6>
 8004ff0:	6823      	ldr	r3, [r4, #0]
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4638      	mov	r0, r7
 8004ff6:	eb04 0903 	add.w	r9, r4, r3
 8004ffa:	f000 fe5f 	bl	8005cbc <_sbrk_r>
 8004ffe:	4581      	cmp	r9, r0
 8005000:	d13f      	bne.n	8005082 <_malloc_r+0xe6>
 8005002:	6821      	ldr	r1, [r4, #0]
 8005004:	1a6d      	subs	r5, r5, r1
 8005006:	4629      	mov	r1, r5
 8005008:	4638      	mov	r0, r7
 800500a:	f7ff ffa7 	bl	8004f5c <sbrk_aligned>
 800500e:	3001      	adds	r0, #1
 8005010:	d037      	beq.n	8005082 <_malloc_r+0xe6>
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	442b      	add	r3, r5
 8005016:	6023      	str	r3, [r4, #0]
 8005018:	f8d8 3000 	ldr.w	r3, [r8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d038      	beq.n	8005092 <_malloc_r+0xf6>
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	42a2      	cmp	r2, r4
 8005024:	d12b      	bne.n	800507e <_malloc_r+0xe2>
 8005026:	2200      	movs	r2, #0
 8005028:	605a      	str	r2, [r3, #4]
 800502a:	e00f      	b.n	800504c <_malloc_r+0xb0>
 800502c:	6822      	ldr	r2, [r4, #0]
 800502e:	1b52      	subs	r2, r2, r5
 8005030:	d41f      	bmi.n	8005072 <_malloc_r+0xd6>
 8005032:	2a0b      	cmp	r2, #11
 8005034:	d917      	bls.n	8005066 <_malloc_r+0xca>
 8005036:	1961      	adds	r1, r4, r5
 8005038:	42a3      	cmp	r3, r4
 800503a:	6025      	str	r5, [r4, #0]
 800503c:	bf18      	it	ne
 800503e:	6059      	strne	r1, [r3, #4]
 8005040:	6863      	ldr	r3, [r4, #4]
 8005042:	bf08      	it	eq
 8005044:	f8c8 1000 	streq.w	r1, [r8]
 8005048:	5162      	str	r2, [r4, r5]
 800504a:	604b      	str	r3, [r1, #4]
 800504c:	4638      	mov	r0, r7
 800504e:	f104 060b 	add.w	r6, r4, #11
 8005052:	f000 f829 	bl	80050a8 <__malloc_unlock>
 8005056:	f026 0607 	bic.w	r6, r6, #7
 800505a:	1d23      	adds	r3, r4, #4
 800505c:	1af2      	subs	r2, r6, r3
 800505e:	d0ae      	beq.n	8004fbe <_malloc_r+0x22>
 8005060:	1b9b      	subs	r3, r3, r6
 8005062:	50a3      	str	r3, [r4, r2]
 8005064:	e7ab      	b.n	8004fbe <_malloc_r+0x22>
 8005066:	42a3      	cmp	r3, r4
 8005068:	6862      	ldr	r2, [r4, #4]
 800506a:	d1dd      	bne.n	8005028 <_malloc_r+0x8c>
 800506c:	f8c8 2000 	str.w	r2, [r8]
 8005070:	e7ec      	b.n	800504c <_malloc_r+0xb0>
 8005072:	4623      	mov	r3, r4
 8005074:	6864      	ldr	r4, [r4, #4]
 8005076:	e7ac      	b.n	8004fd2 <_malloc_r+0x36>
 8005078:	4634      	mov	r4, r6
 800507a:	6876      	ldr	r6, [r6, #4]
 800507c:	e7b4      	b.n	8004fe8 <_malloc_r+0x4c>
 800507e:	4613      	mov	r3, r2
 8005080:	e7cc      	b.n	800501c <_malloc_r+0x80>
 8005082:	230c      	movs	r3, #12
 8005084:	603b      	str	r3, [r7, #0]
 8005086:	4638      	mov	r0, r7
 8005088:	f000 f80e 	bl	80050a8 <__malloc_unlock>
 800508c:	e797      	b.n	8004fbe <_malloc_r+0x22>
 800508e:	6025      	str	r5, [r4, #0]
 8005090:	e7dc      	b.n	800504c <_malloc_r+0xb0>
 8005092:	605b      	str	r3, [r3, #4]
 8005094:	deff      	udf	#255	; 0xff
 8005096:	bf00      	nop
 8005098:	200003d4 	.word	0x200003d4

0800509c <__malloc_lock>:
 800509c:	4801      	ldr	r0, [pc, #4]	; (80050a4 <__malloc_lock+0x8>)
 800509e:	f7ff b88a 	b.w	80041b6 <__retarget_lock_acquire_recursive>
 80050a2:	bf00      	nop
 80050a4:	200003d0 	.word	0x200003d0

080050a8 <__malloc_unlock>:
 80050a8:	4801      	ldr	r0, [pc, #4]	; (80050b0 <__malloc_unlock+0x8>)
 80050aa:	f7ff b885 	b.w	80041b8 <__retarget_lock_release_recursive>
 80050ae:	bf00      	nop
 80050b0:	200003d0 	.word	0x200003d0

080050b4 <_Balloc>:
 80050b4:	b570      	push	{r4, r5, r6, lr}
 80050b6:	69c6      	ldr	r6, [r0, #28]
 80050b8:	4604      	mov	r4, r0
 80050ba:	460d      	mov	r5, r1
 80050bc:	b976      	cbnz	r6, 80050dc <_Balloc+0x28>
 80050be:	2010      	movs	r0, #16
 80050c0:	f7ff ff44 	bl	8004f4c <malloc>
 80050c4:	4602      	mov	r2, r0
 80050c6:	61e0      	str	r0, [r4, #28]
 80050c8:	b920      	cbnz	r0, 80050d4 <_Balloc+0x20>
 80050ca:	4b18      	ldr	r3, [pc, #96]	; (800512c <_Balloc+0x78>)
 80050cc:	4818      	ldr	r0, [pc, #96]	; (8005130 <_Balloc+0x7c>)
 80050ce:	216b      	movs	r1, #107	; 0x6b
 80050d0:	f000 fe12 	bl	8005cf8 <__assert_func>
 80050d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050d8:	6006      	str	r6, [r0, #0]
 80050da:	60c6      	str	r6, [r0, #12]
 80050dc:	69e6      	ldr	r6, [r4, #28]
 80050de:	68f3      	ldr	r3, [r6, #12]
 80050e0:	b183      	cbz	r3, 8005104 <_Balloc+0x50>
 80050e2:	69e3      	ldr	r3, [r4, #28]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80050ea:	b9b8      	cbnz	r0, 800511c <_Balloc+0x68>
 80050ec:	2101      	movs	r1, #1
 80050ee:	fa01 f605 	lsl.w	r6, r1, r5
 80050f2:	1d72      	adds	r2, r6, #5
 80050f4:	0092      	lsls	r2, r2, #2
 80050f6:	4620      	mov	r0, r4
 80050f8:	f000 fe1c 	bl	8005d34 <_calloc_r>
 80050fc:	b160      	cbz	r0, 8005118 <_Balloc+0x64>
 80050fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005102:	e00e      	b.n	8005122 <_Balloc+0x6e>
 8005104:	2221      	movs	r2, #33	; 0x21
 8005106:	2104      	movs	r1, #4
 8005108:	4620      	mov	r0, r4
 800510a:	f000 fe13 	bl	8005d34 <_calloc_r>
 800510e:	69e3      	ldr	r3, [r4, #28]
 8005110:	60f0      	str	r0, [r6, #12]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1e4      	bne.n	80050e2 <_Balloc+0x2e>
 8005118:	2000      	movs	r0, #0
 800511a:	bd70      	pop	{r4, r5, r6, pc}
 800511c:	6802      	ldr	r2, [r0, #0]
 800511e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005122:	2300      	movs	r3, #0
 8005124:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005128:	e7f7      	b.n	800511a <_Balloc+0x66>
 800512a:	bf00      	nop
 800512c:	08006541 	.word	0x08006541
 8005130:	080065c1 	.word	0x080065c1

08005134 <_Bfree>:
 8005134:	b570      	push	{r4, r5, r6, lr}
 8005136:	69c6      	ldr	r6, [r0, #28]
 8005138:	4605      	mov	r5, r0
 800513a:	460c      	mov	r4, r1
 800513c:	b976      	cbnz	r6, 800515c <_Bfree+0x28>
 800513e:	2010      	movs	r0, #16
 8005140:	f7ff ff04 	bl	8004f4c <malloc>
 8005144:	4602      	mov	r2, r0
 8005146:	61e8      	str	r0, [r5, #28]
 8005148:	b920      	cbnz	r0, 8005154 <_Bfree+0x20>
 800514a:	4b09      	ldr	r3, [pc, #36]	; (8005170 <_Bfree+0x3c>)
 800514c:	4809      	ldr	r0, [pc, #36]	; (8005174 <_Bfree+0x40>)
 800514e:	218f      	movs	r1, #143	; 0x8f
 8005150:	f000 fdd2 	bl	8005cf8 <__assert_func>
 8005154:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005158:	6006      	str	r6, [r0, #0]
 800515a:	60c6      	str	r6, [r0, #12]
 800515c:	b13c      	cbz	r4, 800516e <_Bfree+0x3a>
 800515e:	69eb      	ldr	r3, [r5, #28]
 8005160:	6862      	ldr	r2, [r4, #4]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005168:	6021      	str	r1, [r4, #0]
 800516a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800516e:	bd70      	pop	{r4, r5, r6, pc}
 8005170:	08006541 	.word	0x08006541
 8005174:	080065c1 	.word	0x080065c1

08005178 <__multadd>:
 8005178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800517c:	690d      	ldr	r5, [r1, #16]
 800517e:	4607      	mov	r7, r0
 8005180:	460c      	mov	r4, r1
 8005182:	461e      	mov	r6, r3
 8005184:	f101 0c14 	add.w	ip, r1, #20
 8005188:	2000      	movs	r0, #0
 800518a:	f8dc 3000 	ldr.w	r3, [ip]
 800518e:	b299      	uxth	r1, r3
 8005190:	fb02 6101 	mla	r1, r2, r1, r6
 8005194:	0c1e      	lsrs	r6, r3, #16
 8005196:	0c0b      	lsrs	r3, r1, #16
 8005198:	fb02 3306 	mla	r3, r2, r6, r3
 800519c:	b289      	uxth	r1, r1
 800519e:	3001      	adds	r0, #1
 80051a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80051a4:	4285      	cmp	r5, r0
 80051a6:	f84c 1b04 	str.w	r1, [ip], #4
 80051aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80051ae:	dcec      	bgt.n	800518a <__multadd+0x12>
 80051b0:	b30e      	cbz	r6, 80051f6 <__multadd+0x7e>
 80051b2:	68a3      	ldr	r3, [r4, #8]
 80051b4:	42ab      	cmp	r3, r5
 80051b6:	dc19      	bgt.n	80051ec <__multadd+0x74>
 80051b8:	6861      	ldr	r1, [r4, #4]
 80051ba:	4638      	mov	r0, r7
 80051bc:	3101      	adds	r1, #1
 80051be:	f7ff ff79 	bl	80050b4 <_Balloc>
 80051c2:	4680      	mov	r8, r0
 80051c4:	b928      	cbnz	r0, 80051d2 <__multadd+0x5a>
 80051c6:	4602      	mov	r2, r0
 80051c8:	4b0c      	ldr	r3, [pc, #48]	; (80051fc <__multadd+0x84>)
 80051ca:	480d      	ldr	r0, [pc, #52]	; (8005200 <__multadd+0x88>)
 80051cc:	21ba      	movs	r1, #186	; 0xba
 80051ce:	f000 fd93 	bl	8005cf8 <__assert_func>
 80051d2:	6922      	ldr	r2, [r4, #16]
 80051d4:	3202      	adds	r2, #2
 80051d6:	f104 010c 	add.w	r1, r4, #12
 80051da:	0092      	lsls	r2, r2, #2
 80051dc:	300c      	adds	r0, #12
 80051de:	f000 fd7d 	bl	8005cdc <memcpy>
 80051e2:	4621      	mov	r1, r4
 80051e4:	4638      	mov	r0, r7
 80051e6:	f7ff ffa5 	bl	8005134 <_Bfree>
 80051ea:	4644      	mov	r4, r8
 80051ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80051f0:	3501      	adds	r5, #1
 80051f2:	615e      	str	r6, [r3, #20]
 80051f4:	6125      	str	r5, [r4, #16]
 80051f6:	4620      	mov	r0, r4
 80051f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051fc:	080065b0 	.word	0x080065b0
 8005200:	080065c1 	.word	0x080065c1

08005204 <__hi0bits>:
 8005204:	0c03      	lsrs	r3, r0, #16
 8005206:	041b      	lsls	r3, r3, #16
 8005208:	b9d3      	cbnz	r3, 8005240 <__hi0bits+0x3c>
 800520a:	0400      	lsls	r0, r0, #16
 800520c:	2310      	movs	r3, #16
 800520e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005212:	bf04      	itt	eq
 8005214:	0200      	lsleq	r0, r0, #8
 8005216:	3308      	addeq	r3, #8
 8005218:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800521c:	bf04      	itt	eq
 800521e:	0100      	lsleq	r0, r0, #4
 8005220:	3304      	addeq	r3, #4
 8005222:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005226:	bf04      	itt	eq
 8005228:	0080      	lsleq	r0, r0, #2
 800522a:	3302      	addeq	r3, #2
 800522c:	2800      	cmp	r0, #0
 800522e:	db05      	blt.n	800523c <__hi0bits+0x38>
 8005230:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005234:	f103 0301 	add.w	r3, r3, #1
 8005238:	bf08      	it	eq
 800523a:	2320      	moveq	r3, #32
 800523c:	4618      	mov	r0, r3
 800523e:	4770      	bx	lr
 8005240:	2300      	movs	r3, #0
 8005242:	e7e4      	b.n	800520e <__hi0bits+0xa>

08005244 <__lo0bits>:
 8005244:	6803      	ldr	r3, [r0, #0]
 8005246:	f013 0207 	ands.w	r2, r3, #7
 800524a:	d00c      	beq.n	8005266 <__lo0bits+0x22>
 800524c:	07d9      	lsls	r1, r3, #31
 800524e:	d422      	bmi.n	8005296 <__lo0bits+0x52>
 8005250:	079a      	lsls	r2, r3, #30
 8005252:	bf49      	itett	mi
 8005254:	085b      	lsrmi	r3, r3, #1
 8005256:	089b      	lsrpl	r3, r3, #2
 8005258:	6003      	strmi	r3, [r0, #0]
 800525a:	2201      	movmi	r2, #1
 800525c:	bf5c      	itt	pl
 800525e:	6003      	strpl	r3, [r0, #0]
 8005260:	2202      	movpl	r2, #2
 8005262:	4610      	mov	r0, r2
 8005264:	4770      	bx	lr
 8005266:	b299      	uxth	r1, r3
 8005268:	b909      	cbnz	r1, 800526e <__lo0bits+0x2a>
 800526a:	0c1b      	lsrs	r3, r3, #16
 800526c:	2210      	movs	r2, #16
 800526e:	b2d9      	uxtb	r1, r3
 8005270:	b909      	cbnz	r1, 8005276 <__lo0bits+0x32>
 8005272:	3208      	adds	r2, #8
 8005274:	0a1b      	lsrs	r3, r3, #8
 8005276:	0719      	lsls	r1, r3, #28
 8005278:	bf04      	itt	eq
 800527a:	091b      	lsreq	r3, r3, #4
 800527c:	3204      	addeq	r2, #4
 800527e:	0799      	lsls	r1, r3, #30
 8005280:	bf04      	itt	eq
 8005282:	089b      	lsreq	r3, r3, #2
 8005284:	3202      	addeq	r2, #2
 8005286:	07d9      	lsls	r1, r3, #31
 8005288:	d403      	bmi.n	8005292 <__lo0bits+0x4e>
 800528a:	085b      	lsrs	r3, r3, #1
 800528c:	f102 0201 	add.w	r2, r2, #1
 8005290:	d003      	beq.n	800529a <__lo0bits+0x56>
 8005292:	6003      	str	r3, [r0, #0]
 8005294:	e7e5      	b.n	8005262 <__lo0bits+0x1e>
 8005296:	2200      	movs	r2, #0
 8005298:	e7e3      	b.n	8005262 <__lo0bits+0x1e>
 800529a:	2220      	movs	r2, #32
 800529c:	e7e1      	b.n	8005262 <__lo0bits+0x1e>
	...

080052a0 <__i2b>:
 80052a0:	b510      	push	{r4, lr}
 80052a2:	460c      	mov	r4, r1
 80052a4:	2101      	movs	r1, #1
 80052a6:	f7ff ff05 	bl	80050b4 <_Balloc>
 80052aa:	4602      	mov	r2, r0
 80052ac:	b928      	cbnz	r0, 80052ba <__i2b+0x1a>
 80052ae:	4b05      	ldr	r3, [pc, #20]	; (80052c4 <__i2b+0x24>)
 80052b0:	4805      	ldr	r0, [pc, #20]	; (80052c8 <__i2b+0x28>)
 80052b2:	f240 1145 	movw	r1, #325	; 0x145
 80052b6:	f000 fd1f 	bl	8005cf8 <__assert_func>
 80052ba:	2301      	movs	r3, #1
 80052bc:	6144      	str	r4, [r0, #20]
 80052be:	6103      	str	r3, [r0, #16]
 80052c0:	bd10      	pop	{r4, pc}
 80052c2:	bf00      	nop
 80052c4:	080065b0 	.word	0x080065b0
 80052c8:	080065c1 	.word	0x080065c1

080052cc <__multiply>:
 80052cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052d0:	4691      	mov	r9, r2
 80052d2:	690a      	ldr	r2, [r1, #16]
 80052d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80052d8:	429a      	cmp	r2, r3
 80052da:	bfb8      	it	lt
 80052dc:	460b      	movlt	r3, r1
 80052de:	460c      	mov	r4, r1
 80052e0:	bfbc      	itt	lt
 80052e2:	464c      	movlt	r4, r9
 80052e4:	4699      	movlt	r9, r3
 80052e6:	6927      	ldr	r7, [r4, #16]
 80052e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80052ec:	68a3      	ldr	r3, [r4, #8]
 80052ee:	6861      	ldr	r1, [r4, #4]
 80052f0:	eb07 060a 	add.w	r6, r7, sl
 80052f4:	42b3      	cmp	r3, r6
 80052f6:	b085      	sub	sp, #20
 80052f8:	bfb8      	it	lt
 80052fa:	3101      	addlt	r1, #1
 80052fc:	f7ff feda 	bl	80050b4 <_Balloc>
 8005300:	b930      	cbnz	r0, 8005310 <__multiply+0x44>
 8005302:	4602      	mov	r2, r0
 8005304:	4b44      	ldr	r3, [pc, #272]	; (8005418 <__multiply+0x14c>)
 8005306:	4845      	ldr	r0, [pc, #276]	; (800541c <__multiply+0x150>)
 8005308:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800530c:	f000 fcf4 	bl	8005cf8 <__assert_func>
 8005310:	f100 0514 	add.w	r5, r0, #20
 8005314:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005318:	462b      	mov	r3, r5
 800531a:	2200      	movs	r2, #0
 800531c:	4543      	cmp	r3, r8
 800531e:	d321      	bcc.n	8005364 <__multiply+0x98>
 8005320:	f104 0314 	add.w	r3, r4, #20
 8005324:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005328:	f109 0314 	add.w	r3, r9, #20
 800532c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005330:	9202      	str	r2, [sp, #8]
 8005332:	1b3a      	subs	r2, r7, r4
 8005334:	3a15      	subs	r2, #21
 8005336:	f022 0203 	bic.w	r2, r2, #3
 800533a:	3204      	adds	r2, #4
 800533c:	f104 0115 	add.w	r1, r4, #21
 8005340:	428f      	cmp	r7, r1
 8005342:	bf38      	it	cc
 8005344:	2204      	movcc	r2, #4
 8005346:	9201      	str	r2, [sp, #4]
 8005348:	9a02      	ldr	r2, [sp, #8]
 800534a:	9303      	str	r3, [sp, #12]
 800534c:	429a      	cmp	r2, r3
 800534e:	d80c      	bhi.n	800536a <__multiply+0x9e>
 8005350:	2e00      	cmp	r6, #0
 8005352:	dd03      	ble.n	800535c <__multiply+0x90>
 8005354:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005358:	2b00      	cmp	r3, #0
 800535a:	d05b      	beq.n	8005414 <__multiply+0x148>
 800535c:	6106      	str	r6, [r0, #16]
 800535e:	b005      	add	sp, #20
 8005360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005364:	f843 2b04 	str.w	r2, [r3], #4
 8005368:	e7d8      	b.n	800531c <__multiply+0x50>
 800536a:	f8b3 a000 	ldrh.w	sl, [r3]
 800536e:	f1ba 0f00 	cmp.w	sl, #0
 8005372:	d024      	beq.n	80053be <__multiply+0xf2>
 8005374:	f104 0e14 	add.w	lr, r4, #20
 8005378:	46a9      	mov	r9, r5
 800537a:	f04f 0c00 	mov.w	ip, #0
 800537e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005382:	f8d9 1000 	ldr.w	r1, [r9]
 8005386:	fa1f fb82 	uxth.w	fp, r2
 800538a:	b289      	uxth	r1, r1
 800538c:	fb0a 110b 	mla	r1, sl, fp, r1
 8005390:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005394:	f8d9 2000 	ldr.w	r2, [r9]
 8005398:	4461      	add	r1, ip
 800539a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800539e:	fb0a c20b 	mla	r2, sl, fp, ip
 80053a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80053a6:	b289      	uxth	r1, r1
 80053a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80053ac:	4577      	cmp	r7, lr
 80053ae:	f849 1b04 	str.w	r1, [r9], #4
 80053b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80053b6:	d8e2      	bhi.n	800537e <__multiply+0xb2>
 80053b8:	9a01      	ldr	r2, [sp, #4]
 80053ba:	f845 c002 	str.w	ip, [r5, r2]
 80053be:	9a03      	ldr	r2, [sp, #12]
 80053c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80053c4:	3304      	adds	r3, #4
 80053c6:	f1b9 0f00 	cmp.w	r9, #0
 80053ca:	d021      	beq.n	8005410 <__multiply+0x144>
 80053cc:	6829      	ldr	r1, [r5, #0]
 80053ce:	f104 0c14 	add.w	ip, r4, #20
 80053d2:	46ae      	mov	lr, r5
 80053d4:	f04f 0a00 	mov.w	sl, #0
 80053d8:	f8bc b000 	ldrh.w	fp, [ip]
 80053dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80053e0:	fb09 220b 	mla	r2, r9, fp, r2
 80053e4:	4452      	add	r2, sl
 80053e6:	b289      	uxth	r1, r1
 80053e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80053ec:	f84e 1b04 	str.w	r1, [lr], #4
 80053f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80053f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80053f8:	f8be 1000 	ldrh.w	r1, [lr]
 80053fc:	fb09 110a 	mla	r1, r9, sl, r1
 8005400:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005404:	4567      	cmp	r7, ip
 8005406:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800540a:	d8e5      	bhi.n	80053d8 <__multiply+0x10c>
 800540c:	9a01      	ldr	r2, [sp, #4]
 800540e:	50a9      	str	r1, [r5, r2]
 8005410:	3504      	adds	r5, #4
 8005412:	e799      	b.n	8005348 <__multiply+0x7c>
 8005414:	3e01      	subs	r6, #1
 8005416:	e79b      	b.n	8005350 <__multiply+0x84>
 8005418:	080065b0 	.word	0x080065b0
 800541c:	080065c1 	.word	0x080065c1

08005420 <__pow5mult>:
 8005420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005424:	4615      	mov	r5, r2
 8005426:	f012 0203 	ands.w	r2, r2, #3
 800542a:	4606      	mov	r6, r0
 800542c:	460f      	mov	r7, r1
 800542e:	d007      	beq.n	8005440 <__pow5mult+0x20>
 8005430:	4c25      	ldr	r4, [pc, #148]	; (80054c8 <__pow5mult+0xa8>)
 8005432:	3a01      	subs	r2, #1
 8005434:	2300      	movs	r3, #0
 8005436:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800543a:	f7ff fe9d 	bl	8005178 <__multadd>
 800543e:	4607      	mov	r7, r0
 8005440:	10ad      	asrs	r5, r5, #2
 8005442:	d03d      	beq.n	80054c0 <__pow5mult+0xa0>
 8005444:	69f4      	ldr	r4, [r6, #28]
 8005446:	b97c      	cbnz	r4, 8005468 <__pow5mult+0x48>
 8005448:	2010      	movs	r0, #16
 800544a:	f7ff fd7f 	bl	8004f4c <malloc>
 800544e:	4602      	mov	r2, r0
 8005450:	61f0      	str	r0, [r6, #28]
 8005452:	b928      	cbnz	r0, 8005460 <__pow5mult+0x40>
 8005454:	4b1d      	ldr	r3, [pc, #116]	; (80054cc <__pow5mult+0xac>)
 8005456:	481e      	ldr	r0, [pc, #120]	; (80054d0 <__pow5mult+0xb0>)
 8005458:	f240 11b3 	movw	r1, #435	; 0x1b3
 800545c:	f000 fc4c 	bl	8005cf8 <__assert_func>
 8005460:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005464:	6004      	str	r4, [r0, #0]
 8005466:	60c4      	str	r4, [r0, #12]
 8005468:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800546c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005470:	b94c      	cbnz	r4, 8005486 <__pow5mult+0x66>
 8005472:	f240 2171 	movw	r1, #625	; 0x271
 8005476:	4630      	mov	r0, r6
 8005478:	f7ff ff12 	bl	80052a0 <__i2b>
 800547c:	2300      	movs	r3, #0
 800547e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005482:	4604      	mov	r4, r0
 8005484:	6003      	str	r3, [r0, #0]
 8005486:	f04f 0900 	mov.w	r9, #0
 800548a:	07eb      	lsls	r3, r5, #31
 800548c:	d50a      	bpl.n	80054a4 <__pow5mult+0x84>
 800548e:	4639      	mov	r1, r7
 8005490:	4622      	mov	r2, r4
 8005492:	4630      	mov	r0, r6
 8005494:	f7ff ff1a 	bl	80052cc <__multiply>
 8005498:	4639      	mov	r1, r7
 800549a:	4680      	mov	r8, r0
 800549c:	4630      	mov	r0, r6
 800549e:	f7ff fe49 	bl	8005134 <_Bfree>
 80054a2:	4647      	mov	r7, r8
 80054a4:	106d      	asrs	r5, r5, #1
 80054a6:	d00b      	beq.n	80054c0 <__pow5mult+0xa0>
 80054a8:	6820      	ldr	r0, [r4, #0]
 80054aa:	b938      	cbnz	r0, 80054bc <__pow5mult+0x9c>
 80054ac:	4622      	mov	r2, r4
 80054ae:	4621      	mov	r1, r4
 80054b0:	4630      	mov	r0, r6
 80054b2:	f7ff ff0b 	bl	80052cc <__multiply>
 80054b6:	6020      	str	r0, [r4, #0]
 80054b8:	f8c0 9000 	str.w	r9, [r0]
 80054bc:	4604      	mov	r4, r0
 80054be:	e7e4      	b.n	800548a <__pow5mult+0x6a>
 80054c0:	4638      	mov	r0, r7
 80054c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054c6:	bf00      	nop
 80054c8:	08006710 	.word	0x08006710
 80054cc:	08006541 	.word	0x08006541
 80054d0:	080065c1 	.word	0x080065c1

080054d4 <__lshift>:
 80054d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054d8:	460c      	mov	r4, r1
 80054da:	6849      	ldr	r1, [r1, #4]
 80054dc:	6923      	ldr	r3, [r4, #16]
 80054de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80054e2:	68a3      	ldr	r3, [r4, #8]
 80054e4:	4607      	mov	r7, r0
 80054e6:	4691      	mov	r9, r2
 80054e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80054ec:	f108 0601 	add.w	r6, r8, #1
 80054f0:	42b3      	cmp	r3, r6
 80054f2:	db0b      	blt.n	800550c <__lshift+0x38>
 80054f4:	4638      	mov	r0, r7
 80054f6:	f7ff fddd 	bl	80050b4 <_Balloc>
 80054fa:	4605      	mov	r5, r0
 80054fc:	b948      	cbnz	r0, 8005512 <__lshift+0x3e>
 80054fe:	4602      	mov	r2, r0
 8005500:	4b28      	ldr	r3, [pc, #160]	; (80055a4 <__lshift+0xd0>)
 8005502:	4829      	ldr	r0, [pc, #164]	; (80055a8 <__lshift+0xd4>)
 8005504:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005508:	f000 fbf6 	bl	8005cf8 <__assert_func>
 800550c:	3101      	adds	r1, #1
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	e7ee      	b.n	80054f0 <__lshift+0x1c>
 8005512:	2300      	movs	r3, #0
 8005514:	f100 0114 	add.w	r1, r0, #20
 8005518:	f100 0210 	add.w	r2, r0, #16
 800551c:	4618      	mov	r0, r3
 800551e:	4553      	cmp	r3, sl
 8005520:	db33      	blt.n	800558a <__lshift+0xb6>
 8005522:	6920      	ldr	r0, [r4, #16]
 8005524:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005528:	f104 0314 	add.w	r3, r4, #20
 800552c:	f019 091f 	ands.w	r9, r9, #31
 8005530:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005534:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005538:	d02b      	beq.n	8005592 <__lshift+0xbe>
 800553a:	f1c9 0e20 	rsb	lr, r9, #32
 800553e:	468a      	mov	sl, r1
 8005540:	2200      	movs	r2, #0
 8005542:	6818      	ldr	r0, [r3, #0]
 8005544:	fa00 f009 	lsl.w	r0, r0, r9
 8005548:	4310      	orrs	r0, r2
 800554a:	f84a 0b04 	str.w	r0, [sl], #4
 800554e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005552:	459c      	cmp	ip, r3
 8005554:	fa22 f20e 	lsr.w	r2, r2, lr
 8005558:	d8f3      	bhi.n	8005542 <__lshift+0x6e>
 800555a:	ebac 0304 	sub.w	r3, ip, r4
 800555e:	3b15      	subs	r3, #21
 8005560:	f023 0303 	bic.w	r3, r3, #3
 8005564:	3304      	adds	r3, #4
 8005566:	f104 0015 	add.w	r0, r4, #21
 800556a:	4584      	cmp	ip, r0
 800556c:	bf38      	it	cc
 800556e:	2304      	movcc	r3, #4
 8005570:	50ca      	str	r2, [r1, r3]
 8005572:	b10a      	cbz	r2, 8005578 <__lshift+0xa4>
 8005574:	f108 0602 	add.w	r6, r8, #2
 8005578:	3e01      	subs	r6, #1
 800557a:	4638      	mov	r0, r7
 800557c:	612e      	str	r6, [r5, #16]
 800557e:	4621      	mov	r1, r4
 8005580:	f7ff fdd8 	bl	8005134 <_Bfree>
 8005584:	4628      	mov	r0, r5
 8005586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800558a:	f842 0f04 	str.w	r0, [r2, #4]!
 800558e:	3301      	adds	r3, #1
 8005590:	e7c5      	b.n	800551e <__lshift+0x4a>
 8005592:	3904      	subs	r1, #4
 8005594:	f853 2b04 	ldr.w	r2, [r3], #4
 8005598:	f841 2f04 	str.w	r2, [r1, #4]!
 800559c:	459c      	cmp	ip, r3
 800559e:	d8f9      	bhi.n	8005594 <__lshift+0xc0>
 80055a0:	e7ea      	b.n	8005578 <__lshift+0xa4>
 80055a2:	bf00      	nop
 80055a4:	080065b0 	.word	0x080065b0
 80055a8:	080065c1 	.word	0x080065c1

080055ac <__mcmp>:
 80055ac:	b530      	push	{r4, r5, lr}
 80055ae:	6902      	ldr	r2, [r0, #16]
 80055b0:	690c      	ldr	r4, [r1, #16]
 80055b2:	1b12      	subs	r2, r2, r4
 80055b4:	d10e      	bne.n	80055d4 <__mcmp+0x28>
 80055b6:	f100 0314 	add.w	r3, r0, #20
 80055ba:	3114      	adds	r1, #20
 80055bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80055c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80055c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80055c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80055cc:	42a5      	cmp	r5, r4
 80055ce:	d003      	beq.n	80055d8 <__mcmp+0x2c>
 80055d0:	d305      	bcc.n	80055de <__mcmp+0x32>
 80055d2:	2201      	movs	r2, #1
 80055d4:	4610      	mov	r0, r2
 80055d6:	bd30      	pop	{r4, r5, pc}
 80055d8:	4283      	cmp	r3, r0
 80055da:	d3f3      	bcc.n	80055c4 <__mcmp+0x18>
 80055dc:	e7fa      	b.n	80055d4 <__mcmp+0x28>
 80055de:	f04f 32ff 	mov.w	r2, #4294967295
 80055e2:	e7f7      	b.n	80055d4 <__mcmp+0x28>

080055e4 <__mdiff>:
 80055e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e8:	460c      	mov	r4, r1
 80055ea:	4606      	mov	r6, r0
 80055ec:	4611      	mov	r1, r2
 80055ee:	4620      	mov	r0, r4
 80055f0:	4690      	mov	r8, r2
 80055f2:	f7ff ffdb 	bl	80055ac <__mcmp>
 80055f6:	1e05      	subs	r5, r0, #0
 80055f8:	d110      	bne.n	800561c <__mdiff+0x38>
 80055fa:	4629      	mov	r1, r5
 80055fc:	4630      	mov	r0, r6
 80055fe:	f7ff fd59 	bl	80050b4 <_Balloc>
 8005602:	b930      	cbnz	r0, 8005612 <__mdiff+0x2e>
 8005604:	4b3a      	ldr	r3, [pc, #232]	; (80056f0 <__mdiff+0x10c>)
 8005606:	4602      	mov	r2, r0
 8005608:	f240 2137 	movw	r1, #567	; 0x237
 800560c:	4839      	ldr	r0, [pc, #228]	; (80056f4 <__mdiff+0x110>)
 800560e:	f000 fb73 	bl	8005cf8 <__assert_func>
 8005612:	2301      	movs	r3, #1
 8005614:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005618:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800561c:	bfa4      	itt	ge
 800561e:	4643      	movge	r3, r8
 8005620:	46a0      	movge	r8, r4
 8005622:	4630      	mov	r0, r6
 8005624:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005628:	bfa6      	itte	ge
 800562a:	461c      	movge	r4, r3
 800562c:	2500      	movge	r5, #0
 800562e:	2501      	movlt	r5, #1
 8005630:	f7ff fd40 	bl	80050b4 <_Balloc>
 8005634:	b920      	cbnz	r0, 8005640 <__mdiff+0x5c>
 8005636:	4b2e      	ldr	r3, [pc, #184]	; (80056f0 <__mdiff+0x10c>)
 8005638:	4602      	mov	r2, r0
 800563a:	f240 2145 	movw	r1, #581	; 0x245
 800563e:	e7e5      	b.n	800560c <__mdiff+0x28>
 8005640:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005644:	6926      	ldr	r6, [r4, #16]
 8005646:	60c5      	str	r5, [r0, #12]
 8005648:	f104 0914 	add.w	r9, r4, #20
 800564c:	f108 0514 	add.w	r5, r8, #20
 8005650:	f100 0e14 	add.w	lr, r0, #20
 8005654:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005658:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800565c:	f108 0210 	add.w	r2, r8, #16
 8005660:	46f2      	mov	sl, lr
 8005662:	2100      	movs	r1, #0
 8005664:	f859 3b04 	ldr.w	r3, [r9], #4
 8005668:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800566c:	fa11 f88b 	uxtah	r8, r1, fp
 8005670:	b299      	uxth	r1, r3
 8005672:	0c1b      	lsrs	r3, r3, #16
 8005674:	eba8 0801 	sub.w	r8, r8, r1
 8005678:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800567c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005680:	fa1f f888 	uxth.w	r8, r8
 8005684:	1419      	asrs	r1, r3, #16
 8005686:	454e      	cmp	r6, r9
 8005688:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800568c:	f84a 3b04 	str.w	r3, [sl], #4
 8005690:	d8e8      	bhi.n	8005664 <__mdiff+0x80>
 8005692:	1b33      	subs	r3, r6, r4
 8005694:	3b15      	subs	r3, #21
 8005696:	f023 0303 	bic.w	r3, r3, #3
 800569a:	3304      	adds	r3, #4
 800569c:	3415      	adds	r4, #21
 800569e:	42a6      	cmp	r6, r4
 80056a0:	bf38      	it	cc
 80056a2:	2304      	movcc	r3, #4
 80056a4:	441d      	add	r5, r3
 80056a6:	4473      	add	r3, lr
 80056a8:	469e      	mov	lr, r3
 80056aa:	462e      	mov	r6, r5
 80056ac:	4566      	cmp	r6, ip
 80056ae:	d30e      	bcc.n	80056ce <__mdiff+0xea>
 80056b0:	f10c 0203 	add.w	r2, ip, #3
 80056b4:	1b52      	subs	r2, r2, r5
 80056b6:	f022 0203 	bic.w	r2, r2, #3
 80056ba:	3d03      	subs	r5, #3
 80056bc:	45ac      	cmp	ip, r5
 80056be:	bf38      	it	cc
 80056c0:	2200      	movcc	r2, #0
 80056c2:	4413      	add	r3, r2
 80056c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80056c8:	b17a      	cbz	r2, 80056ea <__mdiff+0x106>
 80056ca:	6107      	str	r7, [r0, #16]
 80056cc:	e7a4      	b.n	8005618 <__mdiff+0x34>
 80056ce:	f856 8b04 	ldr.w	r8, [r6], #4
 80056d2:	fa11 f288 	uxtah	r2, r1, r8
 80056d6:	1414      	asrs	r4, r2, #16
 80056d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80056dc:	b292      	uxth	r2, r2
 80056de:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80056e2:	f84e 2b04 	str.w	r2, [lr], #4
 80056e6:	1421      	asrs	r1, r4, #16
 80056e8:	e7e0      	b.n	80056ac <__mdiff+0xc8>
 80056ea:	3f01      	subs	r7, #1
 80056ec:	e7ea      	b.n	80056c4 <__mdiff+0xe0>
 80056ee:	bf00      	nop
 80056f0:	080065b0 	.word	0x080065b0
 80056f4:	080065c1 	.word	0x080065c1

080056f8 <__d2b>:
 80056f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80056fc:	460f      	mov	r7, r1
 80056fe:	2101      	movs	r1, #1
 8005700:	ec59 8b10 	vmov	r8, r9, d0
 8005704:	4616      	mov	r6, r2
 8005706:	f7ff fcd5 	bl	80050b4 <_Balloc>
 800570a:	4604      	mov	r4, r0
 800570c:	b930      	cbnz	r0, 800571c <__d2b+0x24>
 800570e:	4602      	mov	r2, r0
 8005710:	4b24      	ldr	r3, [pc, #144]	; (80057a4 <__d2b+0xac>)
 8005712:	4825      	ldr	r0, [pc, #148]	; (80057a8 <__d2b+0xb0>)
 8005714:	f240 310f 	movw	r1, #783	; 0x30f
 8005718:	f000 faee 	bl	8005cf8 <__assert_func>
 800571c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005720:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005724:	bb2d      	cbnz	r5, 8005772 <__d2b+0x7a>
 8005726:	9301      	str	r3, [sp, #4]
 8005728:	f1b8 0300 	subs.w	r3, r8, #0
 800572c:	d026      	beq.n	800577c <__d2b+0x84>
 800572e:	4668      	mov	r0, sp
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	f7ff fd87 	bl	8005244 <__lo0bits>
 8005736:	e9dd 1200 	ldrd	r1, r2, [sp]
 800573a:	b1e8      	cbz	r0, 8005778 <__d2b+0x80>
 800573c:	f1c0 0320 	rsb	r3, r0, #32
 8005740:	fa02 f303 	lsl.w	r3, r2, r3
 8005744:	430b      	orrs	r3, r1
 8005746:	40c2      	lsrs	r2, r0
 8005748:	6163      	str	r3, [r4, #20]
 800574a:	9201      	str	r2, [sp, #4]
 800574c:	9b01      	ldr	r3, [sp, #4]
 800574e:	61a3      	str	r3, [r4, #24]
 8005750:	2b00      	cmp	r3, #0
 8005752:	bf14      	ite	ne
 8005754:	2202      	movne	r2, #2
 8005756:	2201      	moveq	r2, #1
 8005758:	6122      	str	r2, [r4, #16]
 800575a:	b1bd      	cbz	r5, 800578c <__d2b+0x94>
 800575c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005760:	4405      	add	r5, r0
 8005762:	603d      	str	r5, [r7, #0]
 8005764:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005768:	6030      	str	r0, [r6, #0]
 800576a:	4620      	mov	r0, r4
 800576c:	b003      	add	sp, #12
 800576e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005772:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005776:	e7d6      	b.n	8005726 <__d2b+0x2e>
 8005778:	6161      	str	r1, [r4, #20]
 800577a:	e7e7      	b.n	800574c <__d2b+0x54>
 800577c:	a801      	add	r0, sp, #4
 800577e:	f7ff fd61 	bl	8005244 <__lo0bits>
 8005782:	9b01      	ldr	r3, [sp, #4]
 8005784:	6163      	str	r3, [r4, #20]
 8005786:	3020      	adds	r0, #32
 8005788:	2201      	movs	r2, #1
 800578a:	e7e5      	b.n	8005758 <__d2b+0x60>
 800578c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005790:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005794:	6038      	str	r0, [r7, #0]
 8005796:	6918      	ldr	r0, [r3, #16]
 8005798:	f7ff fd34 	bl	8005204 <__hi0bits>
 800579c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80057a0:	e7e2      	b.n	8005768 <__d2b+0x70>
 80057a2:	bf00      	nop
 80057a4:	080065b0 	.word	0x080065b0
 80057a8:	080065c1 	.word	0x080065c1

080057ac <__sfputc_r>:
 80057ac:	6893      	ldr	r3, [r2, #8]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	b410      	push	{r4}
 80057b4:	6093      	str	r3, [r2, #8]
 80057b6:	da08      	bge.n	80057ca <__sfputc_r+0x1e>
 80057b8:	6994      	ldr	r4, [r2, #24]
 80057ba:	42a3      	cmp	r3, r4
 80057bc:	db01      	blt.n	80057c2 <__sfputc_r+0x16>
 80057be:	290a      	cmp	r1, #10
 80057c0:	d103      	bne.n	80057ca <__sfputc_r+0x1e>
 80057c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057c6:	f000 b9e3 	b.w	8005b90 <__swbuf_r>
 80057ca:	6813      	ldr	r3, [r2, #0]
 80057cc:	1c58      	adds	r0, r3, #1
 80057ce:	6010      	str	r0, [r2, #0]
 80057d0:	7019      	strb	r1, [r3, #0]
 80057d2:	4608      	mov	r0, r1
 80057d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057d8:	4770      	bx	lr

080057da <__sfputs_r>:
 80057da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057dc:	4606      	mov	r6, r0
 80057de:	460f      	mov	r7, r1
 80057e0:	4614      	mov	r4, r2
 80057e2:	18d5      	adds	r5, r2, r3
 80057e4:	42ac      	cmp	r4, r5
 80057e6:	d101      	bne.n	80057ec <__sfputs_r+0x12>
 80057e8:	2000      	movs	r0, #0
 80057ea:	e007      	b.n	80057fc <__sfputs_r+0x22>
 80057ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057f0:	463a      	mov	r2, r7
 80057f2:	4630      	mov	r0, r6
 80057f4:	f7ff ffda 	bl	80057ac <__sfputc_r>
 80057f8:	1c43      	adds	r3, r0, #1
 80057fa:	d1f3      	bne.n	80057e4 <__sfputs_r+0xa>
 80057fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005800 <_vfiprintf_r>:
 8005800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005804:	460d      	mov	r5, r1
 8005806:	b09d      	sub	sp, #116	; 0x74
 8005808:	4614      	mov	r4, r2
 800580a:	4698      	mov	r8, r3
 800580c:	4606      	mov	r6, r0
 800580e:	b118      	cbz	r0, 8005818 <_vfiprintf_r+0x18>
 8005810:	6a03      	ldr	r3, [r0, #32]
 8005812:	b90b      	cbnz	r3, 8005818 <_vfiprintf_r+0x18>
 8005814:	f7fe fbc6 	bl	8003fa4 <__sinit>
 8005818:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800581a:	07d9      	lsls	r1, r3, #31
 800581c:	d405      	bmi.n	800582a <_vfiprintf_r+0x2a>
 800581e:	89ab      	ldrh	r3, [r5, #12]
 8005820:	059a      	lsls	r2, r3, #22
 8005822:	d402      	bmi.n	800582a <_vfiprintf_r+0x2a>
 8005824:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005826:	f7fe fcc6 	bl	80041b6 <__retarget_lock_acquire_recursive>
 800582a:	89ab      	ldrh	r3, [r5, #12]
 800582c:	071b      	lsls	r3, r3, #28
 800582e:	d501      	bpl.n	8005834 <_vfiprintf_r+0x34>
 8005830:	692b      	ldr	r3, [r5, #16]
 8005832:	b99b      	cbnz	r3, 800585c <_vfiprintf_r+0x5c>
 8005834:	4629      	mov	r1, r5
 8005836:	4630      	mov	r0, r6
 8005838:	f000 f9e8 	bl	8005c0c <__swsetup_r>
 800583c:	b170      	cbz	r0, 800585c <_vfiprintf_r+0x5c>
 800583e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005840:	07dc      	lsls	r4, r3, #31
 8005842:	d504      	bpl.n	800584e <_vfiprintf_r+0x4e>
 8005844:	f04f 30ff 	mov.w	r0, #4294967295
 8005848:	b01d      	add	sp, #116	; 0x74
 800584a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800584e:	89ab      	ldrh	r3, [r5, #12]
 8005850:	0598      	lsls	r0, r3, #22
 8005852:	d4f7      	bmi.n	8005844 <_vfiprintf_r+0x44>
 8005854:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005856:	f7fe fcaf 	bl	80041b8 <__retarget_lock_release_recursive>
 800585a:	e7f3      	b.n	8005844 <_vfiprintf_r+0x44>
 800585c:	2300      	movs	r3, #0
 800585e:	9309      	str	r3, [sp, #36]	; 0x24
 8005860:	2320      	movs	r3, #32
 8005862:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005866:	f8cd 800c 	str.w	r8, [sp, #12]
 800586a:	2330      	movs	r3, #48	; 0x30
 800586c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005a20 <_vfiprintf_r+0x220>
 8005870:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005874:	f04f 0901 	mov.w	r9, #1
 8005878:	4623      	mov	r3, r4
 800587a:	469a      	mov	sl, r3
 800587c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005880:	b10a      	cbz	r2, 8005886 <_vfiprintf_r+0x86>
 8005882:	2a25      	cmp	r2, #37	; 0x25
 8005884:	d1f9      	bne.n	800587a <_vfiprintf_r+0x7a>
 8005886:	ebba 0b04 	subs.w	fp, sl, r4
 800588a:	d00b      	beq.n	80058a4 <_vfiprintf_r+0xa4>
 800588c:	465b      	mov	r3, fp
 800588e:	4622      	mov	r2, r4
 8005890:	4629      	mov	r1, r5
 8005892:	4630      	mov	r0, r6
 8005894:	f7ff ffa1 	bl	80057da <__sfputs_r>
 8005898:	3001      	adds	r0, #1
 800589a:	f000 80a9 	beq.w	80059f0 <_vfiprintf_r+0x1f0>
 800589e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058a0:	445a      	add	r2, fp
 80058a2:	9209      	str	r2, [sp, #36]	; 0x24
 80058a4:	f89a 3000 	ldrb.w	r3, [sl]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f000 80a1 	beq.w	80059f0 <_vfiprintf_r+0x1f0>
 80058ae:	2300      	movs	r3, #0
 80058b0:	f04f 32ff 	mov.w	r2, #4294967295
 80058b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058b8:	f10a 0a01 	add.w	sl, sl, #1
 80058bc:	9304      	str	r3, [sp, #16]
 80058be:	9307      	str	r3, [sp, #28]
 80058c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058c4:	931a      	str	r3, [sp, #104]	; 0x68
 80058c6:	4654      	mov	r4, sl
 80058c8:	2205      	movs	r2, #5
 80058ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058ce:	4854      	ldr	r0, [pc, #336]	; (8005a20 <_vfiprintf_r+0x220>)
 80058d0:	f7fa fc7e 	bl	80001d0 <memchr>
 80058d4:	9a04      	ldr	r2, [sp, #16]
 80058d6:	b9d8      	cbnz	r0, 8005910 <_vfiprintf_r+0x110>
 80058d8:	06d1      	lsls	r1, r2, #27
 80058da:	bf44      	itt	mi
 80058dc:	2320      	movmi	r3, #32
 80058de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058e2:	0713      	lsls	r3, r2, #28
 80058e4:	bf44      	itt	mi
 80058e6:	232b      	movmi	r3, #43	; 0x2b
 80058e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058ec:	f89a 3000 	ldrb.w	r3, [sl]
 80058f0:	2b2a      	cmp	r3, #42	; 0x2a
 80058f2:	d015      	beq.n	8005920 <_vfiprintf_r+0x120>
 80058f4:	9a07      	ldr	r2, [sp, #28]
 80058f6:	4654      	mov	r4, sl
 80058f8:	2000      	movs	r0, #0
 80058fa:	f04f 0c0a 	mov.w	ip, #10
 80058fe:	4621      	mov	r1, r4
 8005900:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005904:	3b30      	subs	r3, #48	; 0x30
 8005906:	2b09      	cmp	r3, #9
 8005908:	d94d      	bls.n	80059a6 <_vfiprintf_r+0x1a6>
 800590a:	b1b0      	cbz	r0, 800593a <_vfiprintf_r+0x13a>
 800590c:	9207      	str	r2, [sp, #28]
 800590e:	e014      	b.n	800593a <_vfiprintf_r+0x13a>
 8005910:	eba0 0308 	sub.w	r3, r0, r8
 8005914:	fa09 f303 	lsl.w	r3, r9, r3
 8005918:	4313      	orrs	r3, r2
 800591a:	9304      	str	r3, [sp, #16]
 800591c:	46a2      	mov	sl, r4
 800591e:	e7d2      	b.n	80058c6 <_vfiprintf_r+0xc6>
 8005920:	9b03      	ldr	r3, [sp, #12]
 8005922:	1d19      	adds	r1, r3, #4
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	9103      	str	r1, [sp, #12]
 8005928:	2b00      	cmp	r3, #0
 800592a:	bfbb      	ittet	lt
 800592c:	425b      	neglt	r3, r3
 800592e:	f042 0202 	orrlt.w	r2, r2, #2
 8005932:	9307      	strge	r3, [sp, #28]
 8005934:	9307      	strlt	r3, [sp, #28]
 8005936:	bfb8      	it	lt
 8005938:	9204      	strlt	r2, [sp, #16]
 800593a:	7823      	ldrb	r3, [r4, #0]
 800593c:	2b2e      	cmp	r3, #46	; 0x2e
 800593e:	d10c      	bne.n	800595a <_vfiprintf_r+0x15a>
 8005940:	7863      	ldrb	r3, [r4, #1]
 8005942:	2b2a      	cmp	r3, #42	; 0x2a
 8005944:	d134      	bne.n	80059b0 <_vfiprintf_r+0x1b0>
 8005946:	9b03      	ldr	r3, [sp, #12]
 8005948:	1d1a      	adds	r2, r3, #4
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	9203      	str	r2, [sp, #12]
 800594e:	2b00      	cmp	r3, #0
 8005950:	bfb8      	it	lt
 8005952:	f04f 33ff 	movlt.w	r3, #4294967295
 8005956:	3402      	adds	r4, #2
 8005958:	9305      	str	r3, [sp, #20]
 800595a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005a30 <_vfiprintf_r+0x230>
 800595e:	7821      	ldrb	r1, [r4, #0]
 8005960:	2203      	movs	r2, #3
 8005962:	4650      	mov	r0, sl
 8005964:	f7fa fc34 	bl	80001d0 <memchr>
 8005968:	b138      	cbz	r0, 800597a <_vfiprintf_r+0x17a>
 800596a:	9b04      	ldr	r3, [sp, #16]
 800596c:	eba0 000a 	sub.w	r0, r0, sl
 8005970:	2240      	movs	r2, #64	; 0x40
 8005972:	4082      	lsls	r2, r0
 8005974:	4313      	orrs	r3, r2
 8005976:	3401      	adds	r4, #1
 8005978:	9304      	str	r3, [sp, #16]
 800597a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800597e:	4829      	ldr	r0, [pc, #164]	; (8005a24 <_vfiprintf_r+0x224>)
 8005980:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005984:	2206      	movs	r2, #6
 8005986:	f7fa fc23 	bl	80001d0 <memchr>
 800598a:	2800      	cmp	r0, #0
 800598c:	d03f      	beq.n	8005a0e <_vfiprintf_r+0x20e>
 800598e:	4b26      	ldr	r3, [pc, #152]	; (8005a28 <_vfiprintf_r+0x228>)
 8005990:	bb1b      	cbnz	r3, 80059da <_vfiprintf_r+0x1da>
 8005992:	9b03      	ldr	r3, [sp, #12]
 8005994:	3307      	adds	r3, #7
 8005996:	f023 0307 	bic.w	r3, r3, #7
 800599a:	3308      	adds	r3, #8
 800599c:	9303      	str	r3, [sp, #12]
 800599e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059a0:	443b      	add	r3, r7
 80059a2:	9309      	str	r3, [sp, #36]	; 0x24
 80059a4:	e768      	b.n	8005878 <_vfiprintf_r+0x78>
 80059a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80059aa:	460c      	mov	r4, r1
 80059ac:	2001      	movs	r0, #1
 80059ae:	e7a6      	b.n	80058fe <_vfiprintf_r+0xfe>
 80059b0:	2300      	movs	r3, #0
 80059b2:	3401      	adds	r4, #1
 80059b4:	9305      	str	r3, [sp, #20]
 80059b6:	4619      	mov	r1, r3
 80059b8:	f04f 0c0a 	mov.w	ip, #10
 80059bc:	4620      	mov	r0, r4
 80059be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059c2:	3a30      	subs	r2, #48	; 0x30
 80059c4:	2a09      	cmp	r2, #9
 80059c6:	d903      	bls.n	80059d0 <_vfiprintf_r+0x1d0>
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0c6      	beq.n	800595a <_vfiprintf_r+0x15a>
 80059cc:	9105      	str	r1, [sp, #20]
 80059ce:	e7c4      	b.n	800595a <_vfiprintf_r+0x15a>
 80059d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80059d4:	4604      	mov	r4, r0
 80059d6:	2301      	movs	r3, #1
 80059d8:	e7f0      	b.n	80059bc <_vfiprintf_r+0x1bc>
 80059da:	ab03      	add	r3, sp, #12
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	462a      	mov	r2, r5
 80059e0:	4b12      	ldr	r3, [pc, #72]	; (8005a2c <_vfiprintf_r+0x22c>)
 80059e2:	a904      	add	r1, sp, #16
 80059e4:	4630      	mov	r0, r6
 80059e6:	f7fd fe8b 	bl	8003700 <_printf_float>
 80059ea:	4607      	mov	r7, r0
 80059ec:	1c78      	adds	r0, r7, #1
 80059ee:	d1d6      	bne.n	800599e <_vfiprintf_r+0x19e>
 80059f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059f2:	07d9      	lsls	r1, r3, #31
 80059f4:	d405      	bmi.n	8005a02 <_vfiprintf_r+0x202>
 80059f6:	89ab      	ldrh	r3, [r5, #12]
 80059f8:	059a      	lsls	r2, r3, #22
 80059fa:	d402      	bmi.n	8005a02 <_vfiprintf_r+0x202>
 80059fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059fe:	f7fe fbdb 	bl	80041b8 <__retarget_lock_release_recursive>
 8005a02:	89ab      	ldrh	r3, [r5, #12]
 8005a04:	065b      	lsls	r3, r3, #25
 8005a06:	f53f af1d 	bmi.w	8005844 <_vfiprintf_r+0x44>
 8005a0a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a0c:	e71c      	b.n	8005848 <_vfiprintf_r+0x48>
 8005a0e:	ab03      	add	r3, sp, #12
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	462a      	mov	r2, r5
 8005a14:	4b05      	ldr	r3, [pc, #20]	; (8005a2c <_vfiprintf_r+0x22c>)
 8005a16:	a904      	add	r1, sp, #16
 8005a18:	4630      	mov	r0, r6
 8005a1a:	f7fe f915 	bl	8003c48 <_printf_i>
 8005a1e:	e7e4      	b.n	80059ea <_vfiprintf_r+0x1ea>
 8005a20:	0800671c 	.word	0x0800671c
 8005a24:	08006726 	.word	0x08006726
 8005a28:	08003701 	.word	0x08003701
 8005a2c:	080057db 	.word	0x080057db
 8005a30:	08006722 	.word	0x08006722

08005a34 <__sflush_r>:
 8005a34:	898a      	ldrh	r2, [r1, #12]
 8005a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a3a:	4605      	mov	r5, r0
 8005a3c:	0710      	lsls	r0, r2, #28
 8005a3e:	460c      	mov	r4, r1
 8005a40:	d458      	bmi.n	8005af4 <__sflush_r+0xc0>
 8005a42:	684b      	ldr	r3, [r1, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	dc05      	bgt.n	8005a54 <__sflush_r+0x20>
 8005a48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	dc02      	bgt.n	8005a54 <__sflush_r+0x20>
 8005a4e:	2000      	movs	r0, #0
 8005a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a56:	2e00      	cmp	r6, #0
 8005a58:	d0f9      	beq.n	8005a4e <__sflush_r+0x1a>
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a60:	682f      	ldr	r7, [r5, #0]
 8005a62:	6a21      	ldr	r1, [r4, #32]
 8005a64:	602b      	str	r3, [r5, #0]
 8005a66:	d032      	beq.n	8005ace <__sflush_r+0x9a>
 8005a68:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a6a:	89a3      	ldrh	r3, [r4, #12]
 8005a6c:	075a      	lsls	r2, r3, #29
 8005a6e:	d505      	bpl.n	8005a7c <__sflush_r+0x48>
 8005a70:	6863      	ldr	r3, [r4, #4]
 8005a72:	1ac0      	subs	r0, r0, r3
 8005a74:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a76:	b10b      	cbz	r3, 8005a7c <__sflush_r+0x48>
 8005a78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a7a:	1ac0      	subs	r0, r0, r3
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	4602      	mov	r2, r0
 8005a80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a82:	6a21      	ldr	r1, [r4, #32]
 8005a84:	4628      	mov	r0, r5
 8005a86:	47b0      	blx	r6
 8005a88:	1c43      	adds	r3, r0, #1
 8005a8a:	89a3      	ldrh	r3, [r4, #12]
 8005a8c:	d106      	bne.n	8005a9c <__sflush_r+0x68>
 8005a8e:	6829      	ldr	r1, [r5, #0]
 8005a90:	291d      	cmp	r1, #29
 8005a92:	d82b      	bhi.n	8005aec <__sflush_r+0xb8>
 8005a94:	4a29      	ldr	r2, [pc, #164]	; (8005b3c <__sflush_r+0x108>)
 8005a96:	410a      	asrs	r2, r1
 8005a98:	07d6      	lsls	r6, r2, #31
 8005a9a:	d427      	bmi.n	8005aec <__sflush_r+0xb8>
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	6062      	str	r2, [r4, #4]
 8005aa0:	04d9      	lsls	r1, r3, #19
 8005aa2:	6922      	ldr	r2, [r4, #16]
 8005aa4:	6022      	str	r2, [r4, #0]
 8005aa6:	d504      	bpl.n	8005ab2 <__sflush_r+0x7e>
 8005aa8:	1c42      	adds	r2, r0, #1
 8005aaa:	d101      	bne.n	8005ab0 <__sflush_r+0x7c>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	b903      	cbnz	r3, 8005ab2 <__sflush_r+0x7e>
 8005ab0:	6560      	str	r0, [r4, #84]	; 0x54
 8005ab2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ab4:	602f      	str	r7, [r5, #0]
 8005ab6:	2900      	cmp	r1, #0
 8005ab8:	d0c9      	beq.n	8005a4e <__sflush_r+0x1a>
 8005aba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005abe:	4299      	cmp	r1, r3
 8005ac0:	d002      	beq.n	8005ac8 <__sflush_r+0x94>
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	f7ff f9f6 	bl	8004eb4 <_free_r>
 8005ac8:	2000      	movs	r0, #0
 8005aca:	6360      	str	r0, [r4, #52]	; 0x34
 8005acc:	e7c0      	b.n	8005a50 <__sflush_r+0x1c>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	4628      	mov	r0, r5
 8005ad2:	47b0      	blx	r6
 8005ad4:	1c41      	adds	r1, r0, #1
 8005ad6:	d1c8      	bne.n	8005a6a <__sflush_r+0x36>
 8005ad8:	682b      	ldr	r3, [r5, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0c5      	beq.n	8005a6a <__sflush_r+0x36>
 8005ade:	2b1d      	cmp	r3, #29
 8005ae0:	d001      	beq.n	8005ae6 <__sflush_r+0xb2>
 8005ae2:	2b16      	cmp	r3, #22
 8005ae4:	d101      	bne.n	8005aea <__sflush_r+0xb6>
 8005ae6:	602f      	str	r7, [r5, #0]
 8005ae8:	e7b1      	b.n	8005a4e <__sflush_r+0x1a>
 8005aea:	89a3      	ldrh	r3, [r4, #12]
 8005aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005af0:	81a3      	strh	r3, [r4, #12]
 8005af2:	e7ad      	b.n	8005a50 <__sflush_r+0x1c>
 8005af4:	690f      	ldr	r7, [r1, #16]
 8005af6:	2f00      	cmp	r7, #0
 8005af8:	d0a9      	beq.n	8005a4e <__sflush_r+0x1a>
 8005afa:	0793      	lsls	r3, r2, #30
 8005afc:	680e      	ldr	r6, [r1, #0]
 8005afe:	bf08      	it	eq
 8005b00:	694b      	ldreq	r3, [r1, #20]
 8005b02:	600f      	str	r7, [r1, #0]
 8005b04:	bf18      	it	ne
 8005b06:	2300      	movne	r3, #0
 8005b08:	eba6 0807 	sub.w	r8, r6, r7
 8005b0c:	608b      	str	r3, [r1, #8]
 8005b0e:	f1b8 0f00 	cmp.w	r8, #0
 8005b12:	dd9c      	ble.n	8005a4e <__sflush_r+0x1a>
 8005b14:	6a21      	ldr	r1, [r4, #32]
 8005b16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b18:	4643      	mov	r3, r8
 8005b1a:	463a      	mov	r2, r7
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	47b0      	blx	r6
 8005b20:	2800      	cmp	r0, #0
 8005b22:	dc06      	bgt.n	8005b32 <__sflush_r+0xfe>
 8005b24:	89a3      	ldrh	r3, [r4, #12]
 8005b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b2a:	81a3      	strh	r3, [r4, #12]
 8005b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b30:	e78e      	b.n	8005a50 <__sflush_r+0x1c>
 8005b32:	4407      	add	r7, r0
 8005b34:	eba8 0800 	sub.w	r8, r8, r0
 8005b38:	e7e9      	b.n	8005b0e <__sflush_r+0xda>
 8005b3a:	bf00      	nop
 8005b3c:	dfbffffe 	.word	0xdfbffffe

08005b40 <_fflush_r>:
 8005b40:	b538      	push	{r3, r4, r5, lr}
 8005b42:	690b      	ldr	r3, [r1, #16]
 8005b44:	4605      	mov	r5, r0
 8005b46:	460c      	mov	r4, r1
 8005b48:	b913      	cbnz	r3, 8005b50 <_fflush_r+0x10>
 8005b4a:	2500      	movs	r5, #0
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	bd38      	pop	{r3, r4, r5, pc}
 8005b50:	b118      	cbz	r0, 8005b5a <_fflush_r+0x1a>
 8005b52:	6a03      	ldr	r3, [r0, #32]
 8005b54:	b90b      	cbnz	r3, 8005b5a <_fflush_r+0x1a>
 8005b56:	f7fe fa25 	bl	8003fa4 <__sinit>
 8005b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d0f3      	beq.n	8005b4a <_fflush_r+0xa>
 8005b62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b64:	07d0      	lsls	r0, r2, #31
 8005b66:	d404      	bmi.n	8005b72 <_fflush_r+0x32>
 8005b68:	0599      	lsls	r1, r3, #22
 8005b6a:	d402      	bmi.n	8005b72 <_fflush_r+0x32>
 8005b6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b6e:	f7fe fb22 	bl	80041b6 <__retarget_lock_acquire_recursive>
 8005b72:	4628      	mov	r0, r5
 8005b74:	4621      	mov	r1, r4
 8005b76:	f7ff ff5d 	bl	8005a34 <__sflush_r>
 8005b7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b7c:	07da      	lsls	r2, r3, #31
 8005b7e:	4605      	mov	r5, r0
 8005b80:	d4e4      	bmi.n	8005b4c <_fflush_r+0xc>
 8005b82:	89a3      	ldrh	r3, [r4, #12]
 8005b84:	059b      	lsls	r3, r3, #22
 8005b86:	d4e1      	bmi.n	8005b4c <_fflush_r+0xc>
 8005b88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b8a:	f7fe fb15 	bl	80041b8 <__retarget_lock_release_recursive>
 8005b8e:	e7dd      	b.n	8005b4c <_fflush_r+0xc>

08005b90 <__swbuf_r>:
 8005b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b92:	460e      	mov	r6, r1
 8005b94:	4614      	mov	r4, r2
 8005b96:	4605      	mov	r5, r0
 8005b98:	b118      	cbz	r0, 8005ba2 <__swbuf_r+0x12>
 8005b9a:	6a03      	ldr	r3, [r0, #32]
 8005b9c:	b90b      	cbnz	r3, 8005ba2 <__swbuf_r+0x12>
 8005b9e:	f7fe fa01 	bl	8003fa4 <__sinit>
 8005ba2:	69a3      	ldr	r3, [r4, #24]
 8005ba4:	60a3      	str	r3, [r4, #8]
 8005ba6:	89a3      	ldrh	r3, [r4, #12]
 8005ba8:	071a      	lsls	r2, r3, #28
 8005baa:	d525      	bpl.n	8005bf8 <__swbuf_r+0x68>
 8005bac:	6923      	ldr	r3, [r4, #16]
 8005bae:	b31b      	cbz	r3, 8005bf8 <__swbuf_r+0x68>
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	6922      	ldr	r2, [r4, #16]
 8005bb4:	1a98      	subs	r0, r3, r2
 8005bb6:	6963      	ldr	r3, [r4, #20]
 8005bb8:	b2f6      	uxtb	r6, r6
 8005bba:	4283      	cmp	r3, r0
 8005bbc:	4637      	mov	r7, r6
 8005bbe:	dc04      	bgt.n	8005bca <__swbuf_r+0x3a>
 8005bc0:	4621      	mov	r1, r4
 8005bc2:	4628      	mov	r0, r5
 8005bc4:	f7ff ffbc 	bl	8005b40 <_fflush_r>
 8005bc8:	b9e0      	cbnz	r0, 8005c04 <__swbuf_r+0x74>
 8005bca:	68a3      	ldr	r3, [r4, #8]
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	60a3      	str	r3, [r4, #8]
 8005bd0:	6823      	ldr	r3, [r4, #0]
 8005bd2:	1c5a      	adds	r2, r3, #1
 8005bd4:	6022      	str	r2, [r4, #0]
 8005bd6:	701e      	strb	r6, [r3, #0]
 8005bd8:	6962      	ldr	r2, [r4, #20]
 8005bda:	1c43      	adds	r3, r0, #1
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d004      	beq.n	8005bea <__swbuf_r+0x5a>
 8005be0:	89a3      	ldrh	r3, [r4, #12]
 8005be2:	07db      	lsls	r3, r3, #31
 8005be4:	d506      	bpl.n	8005bf4 <__swbuf_r+0x64>
 8005be6:	2e0a      	cmp	r6, #10
 8005be8:	d104      	bne.n	8005bf4 <__swbuf_r+0x64>
 8005bea:	4621      	mov	r1, r4
 8005bec:	4628      	mov	r0, r5
 8005bee:	f7ff ffa7 	bl	8005b40 <_fflush_r>
 8005bf2:	b938      	cbnz	r0, 8005c04 <__swbuf_r+0x74>
 8005bf4:	4638      	mov	r0, r7
 8005bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bf8:	4621      	mov	r1, r4
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	f000 f806 	bl	8005c0c <__swsetup_r>
 8005c00:	2800      	cmp	r0, #0
 8005c02:	d0d5      	beq.n	8005bb0 <__swbuf_r+0x20>
 8005c04:	f04f 37ff 	mov.w	r7, #4294967295
 8005c08:	e7f4      	b.n	8005bf4 <__swbuf_r+0x64>
	...

08005c0c <__swsetup_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4b2a      	ldr	r3, [pc, #168]	; (8005cb8 <__swsetup_r+0xac>)
 8005c10:	4605      	mov	r5, r0
 8005c12:	6818      	ldr	r0, [r3, #0]
 8005c14:	460c      	mov	r4, r1
 8005c16:	b118      	cbz	r0, 8005c20 <__swsetup_r+0x14>
 8005c18:	6a03      	ldr	r3, [r0, #32]
 8005c1a:	b90b      	cbnz	r3, 8005c20 <__swsetup_r+0x14>
 8005c1c:	f7fe f9c2 	bl	8003fa4 <__sinit>
 8005c20:	89a3      	ldrh	r3, [r4, #12]
 8005c22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c26:	0718      	lsls	r0, r3, #28
 8005c28:	d422      	bmi.n	8005c70 <__swsetup_r+0x64>
 8005c2a:	06d9      	lsls	r1, r3, #27
 8005c2c:	d407      	bmi.n	8005c3e <__swsetup_r+0x32>
 8005c2e:	2309      	movs	r3, #9
 8005c30:	602b      	str	r3, [r5, #0]
 8005c32:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005c36:	81a3      	strh	r3, [r4, #12]
 8005c38:	f04f 30ff 	mov.w	r0, #4294967295
 8005c3c:	e034      	b.n	8005ca8 <__swsetup_r+0x9c>
 8005c3e:	0758      	lsls	r0, r3, #29
 8005c40:	d512      	bpl.n	8005c68 <__swsetup_r+0x5c>
 8005c42:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c44:	b141      	cbz	r1, 8005c58 <__swsetup_r+0x4c>
 8005c46:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c4a:	4299      	cmp	r1, r3
 8005c4c:	d002      	beq.n	8005c54 <__swsetup_r+0x48>
 8005c4e:	4628      	mov	r0, r5
 8005c50:	f7ff f930 	bl	8004eb4 <_free_r>
 8005c54:	2300      	movs	r3, #0
 8005c56:	6363      	str	r3, [r4, #52]	; 0x34
 8005c58:	89a3      	ldrh	r3, [r4, #12]
 8005c5a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c5e:	81a3      	strh	r3, [r4, #12]
 8005c60:	2300      	movs	r3, #0
 8005c62:	6063      	str	r3, [r4, #4]
 8005c64:	6923      	ldr	r3, [r4, #16]
 8005c66:	6023      	str	r3, [r4, #0]
 8005c68:	89a3      	ldrh	r3, [r4, #12]
 8005c6a:	f043 0308 	orr.w	r3, r3, #8
 8005c6e:	81a3      	strh	r3, [r4, #12]
 8005c70:	6923      	ldr	r3, [r4, #16]
 8005c72:	b94b      	cbnz	r3, 8005c88 <__swsetup_r+0x7c>
 8005c74:	89a3      	ldrh	r3, [r4, #12]
 8005c76:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c7e:	d003      	beq.n	8005c88 <__swsetup_r+0x7c>
 8005c80:	4621      	mov	r1, r4
 8005c82:	4628      	mov	r0, r5
 8005c84:	f000 f8c4 	bl	8005e10 <__smakebuf_r>
 8005c88:	89a0      	ldrh	r0, [r4, #12]
 8005c8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c8e:	f010 0301 	ands.w	r3, r0, #1
 8005c92:	d00a      	beq.n	8005caa <__swsetup_r+0x9e>
 8005c94:	2300      	movs	r3, #0
 8005c96:	60a3      	str	r3, [r4, #8]
 8005c98:	6963      	ldr	r3, [r4, #20]
 8005c9a:	425b      	negs	r3, r3
 8005c9c:	61a3      	str	r3, [r4, #24]
 8005c9e:	6923      	ldr	r3, [r4, #16]
 8005ca0:	b943      	cbnz	r3, 8005cb4 <__swsetup_r+0xa8>
 8005ca2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ca6:	d1c4      	bne.n	8005c32 <__swsetup_r+0x26>
 8005ca8:	bd38      	pop	{r3, r4, r5, pc}
 8005caa:	0781      	lsls	r1, r0, #30
 8005cac:	bf58      	it	pl
 8005cae:	6963      	ldrpl	r3, [r4, #20]
 8005cb0:	60a3      	str	r3, [r4, #8]
 8005cb2:	e7f4      	b.n	8005c9e <__swsetup_r+0x92>
 8005cb4:	2000      	movs	r0, #0
 8005cb6:	e7f7      	b.n	8005ca8 <__swsetup_r+0x9c>
 8005cb8:	20000064 	.word	0x20000064

08005cbc <_sbrk_r>:
 8005cbc:	b538      	push	{r3, r4, r5, lr}
 8005cbe:	4d06      	ldr	r5, [pc, #24]	; (8005cd8 <_sbrk_r+0x1c>)
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	602b      	str	r3, [r5, #0]
 8005cc8:	f7fb fe9c 	bl	8001a04 <_sbrk>
 8005ccc:	1c43      	adds	r3, r0, #1
 8005cce:	d102      	bne.n	8005cd6 <_sbrk_r+0x1a>
 8005cd0:	682b      	ldr	r3, [r5, #0]
 8005cd2:	b103      	cbz	r3, 8005cd6 <_sbrk_r+0x1a>
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	bd38      	pop	{r3, r4, r5, pc}
 8005cd8:	200003cc 	.word	0x200003cc

08005cdc <memcpy>:
 8005cdc:	440a      	add	r2, r1
 8005cde:	4291      	cmp	r1, r2
 8005ce0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ce4:	d100      	bne.n	8005ce8 <memcpy+0xc>
 8005ce6:	4770      	bx	lr
 8005ce8:	b510      	push	{r4, lr}
 8005cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cf2:	4291      	cmp	r1, r2
 8005cf4:	d1f9      	bne.n	8005cea <memcpy+0xe>
 8005cf6:	bd10      	pop	{r4, pc}

08005cf8 <__assert_func>:
 8005cf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005cfa:	4614      	mov	r4, r2
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	4b09      	ldr	r3, [pc, #36]	; (8005d24 <__assert_func+0x2c>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4605      	mov	r5, r0
 8005d04:	68d8      	ldr	r0, [r3, #12]
 8005d06:	b14c      	cbz	r4, 8005d1c <__assert_func+0x24>
 8005d08:	4b07      	ldr	r3, [pc, #28]	; (8005d28 <__assert_func+0x30>)
 8005d0a:	9100      	str	r1, [sp, #0]
 8005d0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d10:	4906      	ldr	r1, [pc, #24]	; (8005d2c <__assert_func+0x34>)
 8005d12:	462b      	mov	r3, r5
 8005d14:	f000 f844 	bl	8005da0 <fiprintf>
 8005d18:	f000 f8d8 	bl	8005ecc <abort>
 8005d1c:	4b04      	ldr	r3, [pc, #16]	; (8005d30 <__assert_func+0x38>)
 8005d1e:	461c      	mov	r4, r3
 8005d20:	e7f3      	b.n	8005d0a <__assert_func+0x12>
 8005d22:	bf00      	nop
 8005d24:	20000064 	.word	0x20000064
 8005d28:	08006737 	.word	0x08006737
 8005d2c:	08006744 	.word	0x08006744
 8005d30:	08006772 	.word	0x08006772

08005d34 <_calloc_r>:
 8005d34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d36:	fba1 2402 	umull	r2, r4, r1, r2
 8005d3a:	b94c      	cbnz	r4, 8005d50 <_calloc_r+0x1c>
 8005d3c:	4611      	mov	r1, r2
 8005d3e:	9201      	str	r2, [sp, #4]
 8005d40:	f7ff f92c 	bl	8004f9c <_malloc_r>
 8005d44:	9a01      	ldr	r2, [sp, #4]
 8005d46:	4605      	mov	r5, r0
 8005d48:	b930      	cbnz	r0, 8005d58 <_calloc_r+0x24>
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	b003      	add	sp, #12
 8005d4e:	bd30      	pop	{r4, r5, pc}
 8005d50:	220c      	movs	r2, #12
 8005d52:	6002      	str	r2, [r0, #0]
 8005d54:	2500      	movs	r5, #0
 8005d56:	e7f8      	b.n	8005d4a <_calloc_r+0x16>
 8005d58:	4621      	mov	r1, r4
 8005d5a:	f7fe f9ae 	bl	80040ba <memset>
 8005d5e:	e7f4      	b.n	8005d4a <_calloc_r+0x16>

08005d60 <__ascii_mbtowc>:
 8005d60:	b082      	sub	sp, #8
 8005d62:	b901      	cbnz	r1, 8005d66 <__ascii_mbtowc+0x6>
 8005d64:	a901      	add	r1, sp, #4
 8005d66:	b142      	cbz	r2, 8005d7a <__ascii_mbtowc+0x1a>
 8005d68:	b14b      	cbz	r3, 8005d7e <__ascii_mbtowc+0x1e>
 8005d6a:	7813      	ldrb	r3, [r2, #0]
 8005d6c:	600b      	str	r3, [r1, #0]
 8005d6e:	7812      	ldrb	r2, [r2, #0]
 8005d70:	1e10      	subs	r0, r2, #0
 8005d72:	bf18      	it	ne
 8005d74:	2001      	movne	r0, #1
 8005d76:	b002      	add	sp, #8
 8005d78:	4770      	bx	lr
 8005d7a:	4610      	mov	r0, r2
 8005d7c:	e7fb      	b.n	8005d76 <__ascii_mbtowc+0x16>
 8005d7e:	f06f 0001 	mvn.w	r0, #1
 8005d82:	e7f8      	b.n	8005d76 <__ascii_mbtowc+0x16>

08005d84 <__ascii_wctomb>:
 8005d84:	b149      	cbz	r1, 8005d9a <__ascii_wctomb+0x16>
 8005d86:	2aff      	cmp	r2, #255	; 0xff
 8005d88:	bf85      	ittet	hi
 8005d8a:	238a      	movhi	r3, #138	; 0x8a
 8005d8c:	6003      	strhi	r3, [r0, #0]
 8005d8e:	700a      	strbls	r2, [r1, #0]
 8005d90:	f04f 30ff 	movhi.w	r0, #4294967295
 8005d94:	bf98      	it	ls
 8005d96:	2001      	movls	r0, #1
 8005d98:	4770      	bx	lr
 8005d9a:	4608      	mov	r0, r1
 8005d9c:	4770      	bx	lr
	...

08005da0 <fiprintf>:
 8005da0:	b40e      	push	{r1, r2, r3}
 8005da2:	b503      	push	{r0, r1, lr}
 8005da4:	4601      	mov	r1, r0
 8005da6:	ab03      	add	r3, sp, #12
 8005da8:	4805      	ldr	r0, [pc, #20]	; (8005dc0 <fiprintf+0x20>)
 8005daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dae:	6800      	ldr	r0, [r0, #0]
 8005db0:	9301      	str	r3, [sp, #4]
 8005db2:	f7ff fd25 	bl	8005800 <_vfiprintf_r>
 8005db6:	b002      	add	sp, #8
 8005db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005dbc:	b003      	add	sp, #12
 8005dbe:	4770      	bx	lr
 8005dc0:	20000064 	.word	0x20000064

08005dc4 <__swhatbuf_r>:
 8005dc4:	b570      	push	{r4, r5, r6, lr}
 8005dc6:	460c      	mov	r4, r1
 8005dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dcc:	2900      	cmp	r1, #0
 8005dce:	b096      	sub	sp, #88	; 0x58
 8005dd0:	4615      	mov	r5, r2
 8005dd2:	461e      	mov	r6, r3
 8005dd4:	da0d      	bge.n	8005df2 <__swhatbuf_r+0x2e>
 8005dd6:	89a3      	ldrh	r3, [r4, #12]
 8005dd8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005ddc:	f04f 0100 	mov.w	r1, #0
 8005de0:	bf0c      	ite	eq
 8005de2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005de6:	2340      	movne	r3, #64	; 0x40
 8005de8:	2000      	movs	r0, #0
 8005dea:	6031      	str	r1, [r6, #0]
 8005dec:	602b      	str	r3, [r5, #0]
 8005dee:	b016      	add	sp, #88	; 0x58
 8005df0:	bd70      	pop	{r4, r5, r6, pc}
 8005df2:	466a      	mov	r2, sp
 8005df4:	f000 f848 	bl	8005e88 <_fstat_r>
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	dbec      	blt.n	8005dd6 <__swhatbuf_r+0x12>
 8005dfc:	9901      	ldr	r1, [sp, #4]
 8005dfe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005e02:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005e06:	4259      	negs	r1, r3
 8005e08:	4159      	adcs	r1, r3
 8005e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e0e:	e7eb      	b.n	8005de8 <__swhatbuf_r+0x24>

08005e10 <__smakebuf_r>:
 8005e10:	898b      	ldrh	r3, [r1, #12]
 8005e12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e14:	079d      	lsls	r5, r3, #30
 8005e16:	4606      	mov	r6, r0
 8005e18:	460c      	mov	r4, r1
 8005e1a:	d507      	bpl.n	8005e2c <__smakebuf_r+0x1c>
 8005e1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005e20:	6023      	str	r3, [r4, #0]
 8005e22:	6123      	str	r3, [r4, #16]
 8005e24:	2301      	movs	r3, #1
 8005e26:	6163      	str	r3, [r4, #20]
 8005e28:	b002      	add	sp, #8
 8005e2a:	bd70      	pop	{r4, r5, r6, pc}
 8005e2c:	ab01      	add	r3, sp, #4
 8005e2e:	466a      	mov	r2, sp
 8005e30:	f7ff ffc8 	bl	8005dc4 <__swhatbuf_r>
 8005e34:	9900      	ldr	r1, [sp, #0]
 8005e36:	4605      	mov	r5, r0
 8005e38:	4630      	mov	r0, r6
 8005e3a:	f7ff f8af 	bl	8004f9c <_malloc_r>
 8005e3e:	b948      	cbnz	r0, 8005e54 <__smakebuf_r+0x44>
 8005e40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e44:	059a      	lsls	r2, r3, #22
 8005e46:	d4ef      	bmi.n	8005e28 <__smakebuf_r+0x18>
 8005e48:	f023 0303 	bic.w	r3, r3, #3
 8005e4c:	f043 0302 	orr.w	r3, r3, #2
 8005e50:	81a3      	strh	r3, [r4, #12]
 8005e52:	e7e3      	b.n	8005e1c <__smakebuf_r+0xc>
 8005e54:	89a3      	ldrh	r3, [r4, #12]
 8005e56:	6020      	str	r0, [r4, #0]
 8005e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e5c:	81a3      	strh	r3, [r4, #12]
 8005e5e:	9b00      	ldr	r3, [sp, #0]
 8005e60:	6163      	str	r3, [r4, #20]
 8005e62:	9b01      	ldr	r3, [sp, #4]
 8005e64:	6120      	str	r0, [r4, #16]
 8005e66:	b15b      	cbz	r3, 8005e80 <__smakebuf_r+0x70>
 8005e68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e6c:	4630      	mov	r0, r6
 8005e6e:	f000 f81d 	bl	8005eac <_isatty_r>
 8005e72:	b128      	cbz	r0, 8005e80 <__smakebuf_r+0x70>
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	f023 0303 	bic.w	r3, r3, #3
 8005e7a:	f043 0301 	orr.w	r3, r3, #1
 8005e7e:	81a3      	strh	r3, [r4, #12]
 8005e80:	89a3      	ldrh	r3, [r4, #12]
 8005e82:	431d      	orrs	r5, r3
 8005e84:	81a5      	strh	r5, [r4, #12]
 8005e86:	e7cf      	b.n	8005e28 <__smakebuf_r+0x18>

08005e88 <_fstat_r>:
 8005e88:	b538      	push	{r3, r4, r5, lr}
 8005e8a:	4d07      	ldr	r5, [pc, #28]	; (8005ea8 <_fstat_r+0x20>)
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	4604      	mov	r4, r0
 8005e90:	4608      	mov	r0, r1
 8005e92:	4611      	mov	r1, r2
 8005e94:	602b      	str	r3, [r5, #0]
 8005e96:	f7fb fd8c 	bl	80019b2 <_fstat>
 8005e9a:	1c43      	adds	r3, r0, #1
 8005e9c:	d102      	bne.n	8005ea4 <_fstat_r+0x1c>
 8005e9e:	682b      	ldr	r3, [r5, #0]
 8005ea0:	b103      	cbz	r3, 8005ea4 <_fstat_r+0x1c>
 8005ea2:	6023      	str	r3, [r4, #0]
 8005ea4:	bd38      	pop	{r3, r4, r5, pc}
 8005ea6:	bf00      	nop
 8005ea8:	200003cc 	.word	0x200003cc

08005eac <_isatty_r>:
 8005eac:	b538      	push	{r3, r4, r5, lr}
 8005eae:	4d06      	ldr	r5, [pc, #24]	; (8005ec8 <_isatty_r+0x1c>)
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	4608      	mov	r0, r1
 8005eb6:	602b      	str	r3, [r5, #0]
 8005eb8:	f7fb fd8b 	bl	80019d2 <_isatty>
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	d102      	bne.n	8005ec6 <_isatty_r+0x1a>
 8005ec0:	682b      	ldr	r3, [r5, #0]
 8005ec2:	b103      	cbz	r3, 8005ec6 <_isatty_r+0x1a>
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
 8005ec8:	200003cc 	.word	0x200003cc

08005ecc <abort>:
 8005ecc:	b508      	push	{r3, lr}
 8005ece:	2006      	movs	r0, #6
 8005ed0:	f000 f82c 	bl	8005f2c <raise>
 8005ed4:	2001      	movs	r0, #1
 8005ed6:	f7fb fd39 	bl	800194c <_exit>

08005eda <_raise_r>:
 8005eda:	291f      	cmp	r1, #31
 8005edc:	b538      	push	{r3, r4, r5, lr}
 8005ede:	4604      	mov	r4, r0
 8005ee0:	460d      	mov	r5, r1
 8005ee2:	d904      	bls.n	8005eee <_raise_r+0x14>
 8005ee4:	2316      	movs	r3, #22
 8005ee6:	6003      	str	r3, [r0, #0]
 8005ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8005eec:	bd38      	pop	{r3, r4, r5, pc}
 8005eee:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005ef0:	b112      	cbz	r2, 8005ef8 <_raise_r+0x1e>
 8005ef2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ef6:	b94b      	cbnz	r3, 8005f0c <_raise_r+0x32>
 8005ef8:	4620      	mov	r0, r4
 8005efa:	f000 f831 	bl	8005f60 <_getpid_r>
 8005efe:	462a      	mov	r2, r5
 8005f00:	4601      	mov	r1, r0
 8005f02:	4620      	mov	r0, r4
 8005f04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f08:	f000 b818 	b.w	8005f3c <_kill_r>
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d00a      	beq.n	8005f26 <_raise_r+0x4c>
 8005f10:	1c59      	adds	r1, r3, #1
 8005f12:	d103      	bne.n	8005f1c <_raise_r+0x42>
 8005f14:	2316      	movs	r3, #22
 8005f16:	6003      	str	r3, [r0, #0]
 8005f18:	2001      	movs	r0, #1
 8005f1a:	e7e7      	b.n	8005eec <_raise_r+0x12>
 8005f1c:	2400      	movs	r4, #0
 8005f1e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f22:	4628      	mov	r0, r5
 8005f24:	4798      	blx	r3
 8005f26:	2000      	movs	r0, #0
 8005f28:	e7e0      	b.n	8005eec <_raise_r+0x12>
	...

08005f2c <raise>:
 8005f2c:	4b02      	ldr	r3, [pc, #8]	; (8005f38 <raise+0xc>)
 8005f2e:	4601      	mov	r1, r0
 8005f30:	6818      	ldr	r0, [r3, #0]
 8005f32:	f7ff bfd2 	b.w	8005eda <_raise_r>
 8005f36:	bf00      	nop
 8005f38:	20000064 	.word	0x20000064

08005f3c <_kill_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4d07      	ldr	r5, [pc, #28]	; (8005f5c <_kill_r+0x20>)
 8005f40:	2300      	movs	r3, #0
 8005f42:	4604      	mov	r4, r0
 8005f44:	4608      	mov	r0, r1
 8005f46:	4611      	mov	r1, r2
 8005f48:	602b      	str	r3, [r5, #0]
 8005f4a:	f7fb fcef 	bl	800192c <_kill>
 8005f4e:	1c43      	adds	r3, r0, #1
 8005f50:	d102      	bne.n	8005f58 <_kill_r+0x1c>
 8005f52:	682b      	ldr	r3, [r5, #0]
 8005f54:	b103      	cbz	r3, 8005f58 <_kill_r+0x1c>
 8005f56:	6023      	str	r3, [r4, #0]
 8005f58:	bd38      	pop	{r3, r4, r5, pc}
 8005f5a:	bf00      	nop
 8005f5c:	200003cc 	.word	0x200003cc

08005f60 <_getpid_r>:
 8005f60:	f7fb bcdc 	b.w	800191c <_getpid>

08005f64 <atan2>:
 8005f64:	f000 b824 	b.w	8005fb0 <__ieee754_atan2>

08005f68 <sqrtf>:
 8005f68:	b508      	push	{r3, lr}
 8005f6a:	ed2d 8b02 	vpush	{d8}
 8005f6e:	eeb0 8a40 	vmov.f32	s16, s0
 8005f72:	f000 f817 	bl	8005fa4 <__ieee754_sqrtf>
 8005f76:	eeb4 8a48 	vcmp.f32	s16, s16
 8005f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f7e:	d60c      	bvs.n	8005f9a <sqrtf+0x32>
 8005f80:	eddf 8a07 	vldr	s17, [pc, #28]	; 8005fa0 <sqrtf+0x38>
 8005f84:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f8c:	d505      	bpl.n	8005f9a <sqrtf+0x32>
 8005f8e:	f7fe f8e7 	bl	8004160 <__errno>
 8005f92:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005f96:	2321      	movs	r3, #33	; 0x21
 8005f98:	6003      	str	r3, [r0, #0]
 8005f9a:	ecbd 8b02 	vpop	{d8}
 8005f9e:	bd08      	pop	{r3, pc}
 8005fa0:	00000000 	.word	0x00000000

08005fa4 <__ieee754_sqrtf>:
 8005fa4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005fa8:	4770      	bx	lr
 8005faa:	0000      	movs	r0, r0
 8005fac:	0000      	movs	r0, r0
	...

08005fb0 <__ieee754_atan2>:
 8005fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fb4:	ec57 6b11 	vmov	r6, r7, d1
 8005fb8:	4273      	negs	r3, r6
 8005fba:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8006138 <__ieee754_atan2+0x188>
 8005fbe:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8005fc2:	4333      	orrs	r3, r6
 8005fc4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8005fc8:	4543      	cmp	r3, r8
 8005fca:	ec51 0b10 	vmov	r0, r1, d0
 8005fce:	ee11 5a10 	vmov	r5, s2
 8005fd2:	d80a      	bhi.n	8005fea <__ieee754_atan2+0x3a>
 8005fd4:	4244      	negs	r4, r0
 8005fd6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005fda:	4304      	orrs	r4, r0
 8005fdc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8005fe0:	4544      	cmp	r4, r8
 8005fe2:	ee10 9a10 	vmov	r9, s0
 8005fe6:	468e      	mov	lr, r1
 8005fe8:	d907      	bls.n	8005ffa <__ieee754_atan2+0x4a>
 8005fea:	4632      	mov	r2, r6
 8005fec:	463b      	mov	r3, r7
 8005fee:	f7fa f94d 	bl	800028c <__adddf3>
 8005ff2:	ec41 0b10 	vmov	d0, r0, r1
 8005ff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ffa:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8005ffe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006002:	4334      	orrs	r4, r6
 8006004:	d103      	bne.n	800600e <__ieee754_atan2+0x5e>
 8006006:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800600a:	f000 b899 	b.w	8006140 <atan>
 800600e:	17bc      	asrs	r4, r7, #30
 8006010:	f004 0402 	and.w	r4, r4, #2
 8006014:	ea53 0909 	orrs.w	r9, r3, r9
 8006018:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800601c:	d107      	bne.n	800602e <__ieee754_atan2+0x7e>
 800601e:	2c02      	cmp	r4, #2
 8006020:	d05f      	beq.n	80060e2 <__ieee754_atan2+0x132>
 8006022:	2c03      	cmp	r4, #3
 8006024:	d1e5      	bne.n	8005ff2 <__ieee754_atan2+0x42>
 8006026:	a140      	add	r1, pc, #256	; (adr r1, 8006128 <__ieee754_atan2+0x178>)
 8006028:	e9d1 0100 	ldrd	r0, r1, [r1]
 800602c:	e7e1      	b.n	8005ff2 <__ieee754_atan2+0x42>
 800602e:	4315      	orrs	r5, r2
 8006030:	d106      	bne.n	8006040 <__ieee754_atan2+0x90>
 8006032:	f1be 0f00 	cmp.w	lr, #0
 8006036:	da5f      	bge.n	80060f8 <__ieee754_atan2+0x148>
 8006038:	a13d      	add	r1, pc, #244	; (adr r1, 8006130 <__ieee754_atan2+0x180>)
 800603a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800603e:	e7d8      	b.n	8005ff2 <__ieee754_atan2+0x42>
 8006040:	4542      	cmp	r2, r8
 8006042:	d10f      	bne.n	8006064 <__ieee754_atan2+0xb4>
 8006044:	4293      	cmp	r3, r2
 8006046:	f104 34ff 	add.w	r4, r4, #4294967295
 800604a:	d107      	bne.n	800605c <__ieee754_atan2+0xac>
 800604c:	2c02      	cmp	r4, #2
 800604e:	d84c      	bhi.n	80060ea <__ieee754_atan2+0x13a>
 8006050:	4b33      	ldr	r3, [pc, #204]	; (8006120 <__ieee754_atan2+0x170>)
 8006052:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006056:	e9d3 0100 	ldrd	r0, r1, [r3]
 800605a:	e7ca      	b.n	8005ff2 <__ieee754_atan2+0x42>
 800605c:	2c02      	cmp	r4, #2
 800605e:	d848      	bhi.n	80060f2 <__ieee754_atan2+0x142>
 8006060:	4b30      	ldr	r3, [pc, #192]	; (8006124 <__ieee754_atan2+0x174>)
 8006062:	e7f6      	b.n	8006052 <__ieee754_atan2+0xa2>
 8006064:	4543      	cmp	r3, r8
 8006066:	d0e4      	beq.n	8006032 <__ieee754_atan2+0x82>
 8006068:	1a9b      	subs	r3, r3, r2
 800606a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800606e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006072:	da1e      	bge.n	80060b2 <__ieee754_atan2+0x102>
 8006074:	2f00      	cmp	r7, #0
 8006076:	da01      	bge.n	800607c <__ieee754_atan2+0xcc>
 8006078:	323c      	adds	r2, #60	; 0x3c
 800607a:	db1e      	blt.n	80060ba <__ieee754_atan2+0x10a>
 800607c:	4632      	mov	r2, r6
 800607e:	463b      	mov	r3, r7
 8006080:	f7fa fbe4 	bl	800084c <__aeabi_ddiv>
 8006084:	ec41 0b10 	vmov	d0, r0, r1
 8006088:	f000 f9fa 	bl	8006480 <fabs>
 800608c:	f000 f858 	bl	8006140 <atan>
 8006090:	ec51 0b10 	vmov	r0, r1, d0
 8006094:	2c01      	cmp	r4, #1
 8006096:	d013      	beq.n	80060c0 <__ieee754_atan2+0x110>
 8006098:	2c02      	cmp	r4, #2
 800609a:	d015      	beq.n	80060c8 <__ieee754_atan2+0x118>
 800609c:	2c00      	cmp	r4, #0
 800609e:	d0a8      	beq.n	8005ff2 <__ieee754_atan2+0x42>
 80060a0:	a317      	add	r3, pc, #92	; (adr r3, 8006100 <__ieee754_atan2+0x150>)
 80060a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060a6:	f7fa f8ef 	bl	8000288 <__aeabi_dsub>
 80060aa:	a317      	add	r3, pc, #92	; (adr r3, 8006108 <__ieee754_atan2+0x158>)
 80060ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b0:	e014      	b.n	80060dc <__ieee754_atan2+0x12c>
 80060b2:	a117      	add	r1, pc, #92	; (adr r1, 8006110 <__ieee754_atan2+0x160>)
 80060b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060b8:	e7ec      	b.n	8006094 <__ieee754_atan2+0xe4>
 80060ba:	2000      	movs	r0, #0
 80060bc:	2100      	movs	r1, #0
 80060be:	e7e9      	b.n	8006094 <__ieee754_atan2+0xe4>
 80060c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80060c4:	4619      	mov	r1, r3
 80060c6:	e794      	b.n	8005ff2 <__ieee754_atan2+0x42>
 80060c8:	a30d      	add	r3, pc, #52	; (adr r3, 8006100 <__ieee754_atan2+0x150>)
 80060ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ce:	f7fa f8db 	bl	8000288 <__aeabi_dsub>
 80060d2:	4602      	mov	r2, r0
 80060d4:	460b      	mov	r3, r1
 80060d6:	a10c      	add	r1, pc, #48	; (adr r1, 8006108 <__ieee754_atan2+0x158>)
 80060d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060dc:	f7fa f8d4 	bl	8000288 <__aeabi_dsub>
 80060e0:	e787      	b.n	8005ff2 <__ieee754_atan2+0x42>
 80060e2:	a109      	add	r1, pc, #36	; (adr r1, 8006108 <__ieee754_atan2+0x158>)
 80060e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060e8:	e783      	b.n	8005ff2 <__ieee754_atan2+0x42>
 80060ea:	a10b      	add	r1, pc, #44	; (adr r1, 8006118 <__ieee754_atan2+0x168>)
 80060ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060f0:	e77f      	b.n	8005ff2 <__ieee754_atan2+0x42>
 80060f2:	2000      	movs	r0, #0
 80060f4:	2100      	movs	r1, #0
 80060f6:	e77c      	b.n	8005ff2 <__ieee754_atan2+0x42>
 80060f8:	a105      	add	r1, pc, #20	; (adr r1, 8006110 <__ieee754_atan2+0x160>)
 80060fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060fe:	e778      	b.n	8005ff2 <__ieee754_atan2+0x42>
 8006100:	33145c07 	.word	0x33145c07
 8006104:	3ca1a626 	.word	0x3ca1a626
 8006108:	54442d18 	.word	0x54442d18
 800610c:	400921fb 	.word	0x400921fb
 8006110:	54442d18 	.word	0x54442d18
 8006114:	3ff921fb 	.word	0x3ff921fb
 8006118:	54442d18 	.word	0x54442d18
 800611c:	3fe921fb 	.word	0x3fe921fb
 8006120:	08006878 	.word	0x08006878
 8006124:	08006890 	.word	0x08006890
 8006128:	54442d18 	.word	0x54442d18
 800612c:	c00921fb 	.word	0xc00921fb
 8006130:	54442d18 	.word	0x54442d18
 8006134:	bff921fb 	.word	0xbff921fb
 8006138:	7ff00000 	.word	0x7ff00000
 800613c:	00000000 	.word	0x00000000

08006140 <atan>:
 8006140:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006144:	ec55 4b10 	vmov	r4, r5, d0
 8006148:	4bc3      	ldr	r3, [pc, #780]	; (8006458 <atan+0x318>)
 800614a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800614e:	429e      	cmp	r6, r3
 8006150:	46ab      	mov	fp, r5
 8006152:	dd18      	ble.n	8006186 <atan+0x46>
 8006154:	4bc1      	ldr	r3, [pc, #772]	; (800645c <atan+0x31c>)
 8006156:	429e      	cmp	r6, r3
 8006158:	dc01      	bgt.n	800615e <atan+0x1e>
 800615a:	d109      	bne.n	8006170 <atan+0x30>
 800615c:	b144      	cbz	r4, 8006170 <atan+0x30>
 800615e:	4622      	mov	r2, r4
 8006160:	462b      	mov	r3, r5
 8006162:	4620      	mov	r0, r4
 8006164:	4629      	mov	r1, r5
 8006166:	f7fa f891 	bl	800028c <__adddf3>
 800616a:	4604      	mov	r4, r0
 800616c:	460d      	mov	r5, r1
 800616e:	e006      	b.n	800617e <atan+0x3e>
 8006170:	f1bb 0f00 	cmp.w	fp, #0
 8006174:	f300 8131 	bgt.w	80063da <atan+0x29a>
 8006178:	a59b      	add	r5, pc, #620	; (adr r5, 80063e8 <atan+0x2a8>)
 800617a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800617e:	ec45 4b10 	vmov	d0, r4, r5
 8006182:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006186:	4bb6      	ldr	r3, [pc, #728]	; (8006460 <atan+0x320>)
 8006188:	429e      	cmp	r6, r3
 800618a:	dc14      	bgt.n	80061b6 <atan+0x76>
 800618c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8006190:	429e      	cmp	r6, r3
 8006192:	dc0d      	bgt.n	80061b0 <atan+0x70>
 8006194:	a396      	add	r3, pc, #600	; (adr r3, 80063f0 <atan+0x2b0>)
 8006196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619a:	ee10 0a10 	vmov	r0, s0
 800619e:	4629      	mov	r1, r5
 80061a0:	f7fa f874 	bl	800028c <__adddf3>
 80061a4:	4baf      	ldr	r3, [pc, #700]	; (8006464 <atan+0x324>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	f7fa fcb6 	bl	8000b18 <__aeabi_dcmpgt>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	d1e6      	bne.n	800617e <atan+0x3e>
 80061b0:	f04f 3aff 	mov.w	sl, #4294967295
 80061b4:	e02b      	b.n	800620e <atan+0xce>
 80061b6:	f000 f963 	bl	8006480 <fabs>
 80061ba:	4bab      	ldr	r3, [pc, #684]	; (8006468 <atan+0x328>)
 80061bc:	429e      	cmp	r6, r3
 80061be:	ec55 4b10 	vmov	r4, r5, d0
 80061c2:	f300 80bf 	bgt.w	8006344 <atan+0x204>
 80061c6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80061ca:	429e      	cmp	r6, r3
 80061cc:	f300 80a0 	bgt.w	8006310 <atan+0x1d0>
 80061d0:	ee10 2a10 	vmov	r2, s0
 80061d4:	ee10 0a10 	vmov	r0, s0
 80061d8:	462b      	mov	r3, r5
 80061da:	4629      	mov	r1, r5
 80061dc:	f7fa f856 	bl	800028c <__adddf3>
 80061e0:	4ba0      	ldr	r3, [pc, #640]	; (8006464 <atan+0x324>)
 80061e2:	2200      	movs	r2, #0
 80061e4:	f7fa f850 	bl	8000288 <__aeabi_dsub>
 80061e8:	2200      	movs	r2, #0
 80061ea:	4606      	mov	r6, r0
 80061ec:	460f      	mov	r7, r1
 80061ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80061f2:	4620      	mov	r0, r4
 80061f4:	4629      	mov	r1, r5
 80061f6:	f7fa f849 	bl	800028c <__adddf3>
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	4630      	mov	r0, r6
 8006200:	4639      	mov	r1, r7
 8006202:	f7fa fb23 	bl	800084c <__aeabi_ddiv>
 8006206:	f04f 0a00 	mov.w	sl, #0
 800620a:	4604      	mov	r4, r0
 800620c:	460d      	mov	r5, r1
 800620e:	4622      	mov	r2, r4
 8006210:	462b      	mov	r3, r5
 8006212:	4620      	mov	r0, r4
 8006214:	4629      	mov	r1, r5
 8006216:	f7fa f9ef 	bl	80005f8 <__aeabi_dmul>
 800621a:	4602      	mov	r2, r0
 800621c:	460b      	mov	r3, r1
 800621e:	4680      	mov	r8, r0
 8006220:	4689      	mov	r9, r1
 8006222:	f7fa f9e9 	bl	80005f8 <__aeabi_dmul>
 8006226:	a374      	add	r3, pc, #464	; (adr r3, 80063f8 <atan+0x2b8>)
 8006228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622c:	4606      	mov	r6, r0
 800622e:	460f      	mov	r7, r1
 8006230:	f7fa f9e2 	bl	80005f8 <__aeabi_dmul>
 8006234:	a372      	add	r3, pc, #456	; (adr r3, 8006400 <atan+0x2c0>)
 8006236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623a:	f7fa f827 	bl	800028c <__adddf3>
 800623e:	4632      	mov	r2, r6
 8006240:	463b      	mov	r3, r7
 8006242:	f7fa f9d9 	bl	80005f8 <__aeabi_dmul>
 8006246:	a370      	add	r3, pc, #448	; (adr r3, 8006408 <atan+0x2c8>)
 8006248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624c:	f7fa f81e 	bl	800028c <__adddf3>
 8006250:	4632      	mov	r2, r6
 8006252:	463b      	mov	r3, r7
 8006254:	f7fa f9d0 	bl	80005f8 <__aeabi_dmul>
 8006258:	a36d      	add	r3, pc, #436	; (adr r3, 8006410 <atan+0x2d0>)
 800625a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625e:	f7fa f815 	bl	800028c <__adddf3>
 8006262:	4632      	mov	r2, r6
 8006264:	463b      	mov	r3, r7
 8006266:	f7fa f9c7 	bl	80005f8 <__aeabi_dmul>
 800626a:	a36b      	add	r3, pc, #428	; (adr r3, 8006418 <atan+0x2d8>)
 800626c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006270:	f7fa f80c 	bl	800028c <__adddf3>
 8006274:	4632      	mov	r2, r6
 8006276:	463b      	mov	r3, r7
 8006278:	f7fa f9be 	bl	80005f8 <__aeabi_dmul>
 800627c:	a368      	add	r3, pc, #416	; (adr r3, 8006420 <atan+0x2e0>)
 800627e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006282:	f7fa f803 	bl	800028c <__adddf3>
 8006286:	4642      	mov	r2, r8
 8006288:	464b      	mov	r3, r9
 800628a:	f7fa f9b5 	bl	80005f8 <__aeabi_dmul>
 800628e:	a366      	add	r3, pc, #408	; (adr r3, 8006428 <atan+0x2e8>)
 8006290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006294:	4680      	mov	r8, r0
 8006296:	4689      	mov	r9, r1
 8006298:	4630      	mov	r0, r6
 800629a:	4639      	mov	r1, r7
 800629c:	f7fa f9ac 	bl	80005f8 <__aeabi_dmul>
 80062a0:	a363      	add	r3, pc, #396	; (adr r3, 8006430 <atan+0x2f0>)
 80062a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a6:	f7f9 ffef 	bl	8000288 <__aeabi_dsub>
 80062aa:	4632      	mov	r2, r6
 80062ac:	463b      	mov	r3, r7
 80062ae:	f7fa f9a3 	bl	80005f8 <__aeabi_dmul>
 80062b2:	a361      	add	r3, pc, #388	; (adr r3, 8006438 <atan+0x2f8>)
 80062b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b8:	f7f9 ffe6 	bl	8000288 <__aeabi_dsub>
 80062bc:	4632      	mov	r2, r6
 80062be:	463b      	mov	r3, r7
 80062c0:	f7fa f99a 	bl	80005f8 <__aeabi_dmul>
 80062c4:	a35e      	add	r3, pc, #376	; (adr r3, 8006440 <atan+0x300>)
 80062c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ca:	f7f9 ffdd 	bl	8000288 <__aeabi_dsub>
 80062ce:	4632      	mov	r2, r6
 80062d0:	463b      	mov	r3, r7
 80062d2:	f7fa f991 	bl	80005f8 <__aeabi_dmul>
 80062d6:	a35c      	add	r3, pc, #368	; (adr r3, 8006448 <atan+0x308>)
 80062d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062dc:	f7f9 ffd4 	bl	8000288 <__aeabi_dsub>
 80062e0:	4632      	mov	r2, r6
 80062e2:	463b      	mov	r3, r7
 80062e4:	f7fa f988 	bl	80005f8 <__aeabi_dmul>
 80062e8:	4602      	mov	r2, r0
 80062ea:	460b      	mov	r3, r1
 80062ec:	4640      	mov	r0, r8
 80062ee:	4649      	mov	r1, r9
 80062f0:	f7f9 ffcc 	bl	800028c <__adddf3>
 80062f4:	4622      	mov	r2, r4
 80062f6:	462b      	mov	r3, r5
 80062f8:	f7fa f97e 	bl	80005f8 <__aeabi_dmul>
 80062fc:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006300:	4602      	mov	r2, r0
 8006302:	460b      	mov	r3, r1
 8006304:	d14b      	bne.n	800639e <atan+0x25e>
 8006306:	4620      	mov	r0, r4
 8006308:	4629      	mov	r1, r5
 800630a:	f7f9 ffbd 	bl	8000288 <__aeabi_dsub>
 800630e:	e72c      	b.n	800616a <atan+0x2a>
 8006310:	ee10 0a10 	vmov	r0, s0
 8006314:	4b53      	ldr	r3, [pc, #332]	; (8006464 <atan+0x324>)
 8006316:	2200      	movs	r2, #0
 8006318:	4629      	mov	r1, r5
 800631a:	f7f9 ffb5 	bl	8000288 <__aeabi_dsub>
 800631e:	4b51      	ldr	r3, [pc, #324]	; (8006464 <atan+0x324>)
 8006320:	4606      	mov	r6, r0
 8006322:	460f      	mov	r7, r1
 8006324:	2200      	movs	r2, #0
 8006326:	4620      	mov	r0, r4
 8006328:	4629      	mov	r1, r5
 800632a:	f7f9 ffaf 	bl	800028c <__adddf3>
 800632e:	4602      	mov	r2, r0
 8006330:	460b      	mov	r3, r1
 8006332:	4630      	mov	r0, r6
 8006334:	4639      	mov	r1, r7
 8006336:	f7fa fa89 	bl	800084c <__aeabi_ddiv>
 800633a:	f04f 0a01 	mov.w	sl, #1
 800633e:	4604      	mov	r4, r0
 8006340:	460d      	mov	r5, r1
 8006342:	e764      	b.n	800620e <atan+0xce>
 8006344:	4b49      	ldr	r3, [pc, #292]	; (800646c <atan+0x32c>)
 8006346:	429e      	cmp	r6, r3
 8006348:	da1d      	bge.n	8006386 <atan+0x246>
 800634a:	ee10 0a10 	vmov	r0, s0
 800634e:	4b48      	ldr	r3, [pc, #288]	; (8006470 <atan+0x330>)
 8006350:	2200      	movs	r2, #0
 8006352:	4629      	mov	r1, r5
 8006354:	f7f9 ff98 	bl	8000288 <__aeabi_dsub>
 8006358:	4b45      	ldr	r3, [pc, #276]	; (8006470 <atan+0x330>)
 800635a:	4606      	mov	r6, r0
 800635c:	460f      	mov	r7, r1
 800635e:	2200      	movs	r2, #0
 8006360:	4620      	mov	r0, r4
 8006362:	4629      	mov	r1, r5
 8006364:	f7fa f948 	bl	80005f8 <__aeabi_dmul>
 8006368:	4b3e      	ldr	r3, [pc, #248]	; (8006464 <atan+0x324>)
 800636a:	2200      	movs	r2, #0
 800636c:	f7f9 ff8e 	bl	800028c <__adddf3>
 8006370:	4602      	mov	r2, r0
 8006372:	460b      	mov	r3, r1
 8006374:	4630      	mov	r0, r6
 8006376:	4639      	mov	r1, r7
 8006378:	f7fa fa68 	bl	800084c <__aeabi_ddiv>
 800637c:	f04f 0a02 	mov.w	sl, #2
 8006380:	4604      	mov	r4, r0
 8006382:	460d      	mov	r5, r1
 8006384:	e743      	b.n	800620e <atan+0xce>
 8006386:	462b      	mov	r3, r5
 8006388:	ee10 2a10 	vmov	r2, s0
 800638c:	4939      	ldr	r1, [pc, #228]	; (8006474 <atan+0x334>)
 800638e:	2000      	movs	r0, #0
 8006390:	f7fa fa5c 	bl	800084c <__aeabi_ddiv>
 8006394:	f04f 0a03 	mov.w	sl, #3
 8006398:	4604      	mov	r4, r0
 800639a:	460d      	mov	r5, r1
 800639c:	e737      	b.n	800620e <atan+0xce>
 800639e:	4b36      	ldr	r3, [pc, #216]	; (8006478 <atan+0x338>)
 80063a0:	4e36      	ldr	r6, [pc, #216]	; (800647c <atan+0x33c>)
 80063a2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80063a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063aa:	f7f9 ff6d 	bl	8000288 <__aeabi_dsub>
 80063ae:	4622      	mov	r2, r4
 80063b0:	462b      	mov	r3, r5
 80063b2:	f7f9 ff69 	bl	8000288 <__aeabi_dsub>
 80063b6:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80063ba:	4602      	mov	r2, r0
 80063bc:	460b      	mov	r3, r1
 80063be:	e9d6 0100 	ldrd	r0, r1, [r6]
 80063c2:	f7f9 ff61 	bl	8000288 <__aeabi_dsub>
 80063c6:	f1bb 0f00 	cmp.w	fp, #0
 80063ca:	4604      	mov	r4, r0
 80063cc:	460d      	mov	r5, r1
 80063ce:	f6bf aed6 	bge.w	800617e <atan+0x3e>
 80063d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80063d6:	461d      	mov	r5, r3
 80063d8:	e6d1      	b.n	800617e <atan+0x3e>
 80063da:	a51d      	add	r5, pc, #116	; (adr r5, 8006450 <atan+0x310>)
 80063dc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80063e0:	e6cd      	b.n	800617e <atan+0x3e>
 80063e2:	bf00      	nop
 80063e4:	f3af 8000 	nop.w
 80063e8:	54442d18 	.word	0x54442d18
 80063ec:	bff921fb 	.word	0xbff921fb
 80063f0:	8800759c 	.word	0x8800759c
 80063f4:	7e37e43c 	.word	0x7e37e43c
 80063f8:	e322da11 	.word	0xe322da11
 80063fc:	3f90ad3a 	.word	0x3f90ad3a
 8006400:	24760deb 	.word	0x24760deb
 8006404:	3fa97b4b 	.word	0x3fa97b4b
 8006408:	a0d03d51 	.word	0xa0d03d51
 800640c:	3fb10d66 	.word	0x3fb10d66
 8006410:	c54c206e 	.word	0xc54c206e
 8006414:	3fb745cd 	.word	0x3fb745cd
 8006418:	920083ff 	.word	0x920083ff
 800641c:	3fc24924 	.word	0x3fc24924
 8006420:	5555550d 	.word	0x5555550d
 8006424:	3fd55555 	.word	0x3fd55555
 8006428:	2c6a6c2f 	.word	0x2c6a6c2f
 800642c:	bfa2b444 	.word	0xbfa2b444
 8006430:	52defd9a 	.word	0x52defd9a
 8006434:	3fadde2d 	.word	0x3fadde2d
 8006438:	af749a6d 	.word	0xaf749a6d
 800643c:	3fb3b0f2 	.word	0x3fb3b0f2
 8006440:	fe231671 	.word	0xfe231671
 8006444:	3fbc71c6 	.word	0x3fbc71c6
 8006448:	9998ebc4 	.word	0x9998ebc4
 800644c:	3fc99999 	.word	0x3fc99999
 8006450:	54442d18 	.word	0x54442d18
 8006454:	3ff921fb 	.word	0x3ff921fb
 8006458:	440fffff 	.word	0x440fffff
 800645c:	7ff00000 	.word	0x7ff00000
 8006460:	3fdbffff 	.word	0x3fdbffff
 8006464:	3ff00000 	.word	0x3ff00000
 8006468:	3ff2ffff 	.word	0x3ff2ffff
 800646c:	40038000 	.word	0x40038000
 8006470:	3ff80000 	.word	0x3ff80000
 8006474:	bff00000 	.word	0xbff00000
 8006478:	080068c8 	.word	0x080068c8
 800647c:	080068a8 	.word	0x080068a8

08006480 <fabs>:
 8006480:	ec51 0b10 	vmov	r0, r1, d0
 8006484:	ee10 2a10 	vmov	r2, s0
 8006488:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800648c:	ec43 2b10 	vmov	d0, r2, r3
 8006490:	4770      	bx	lr
	...

08006494 <_init>:
 8006494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006496:	bf00      	nop
 8006498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800649a:	bc08      	pop	{r3}
 800649c:	469e      	mov	lr, r3
 800649e:	4770      	bx	lr

080064a0 <_fini>:
 80064a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064a2:	bf00      	nop
 80064a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064a6:	bc08      	pop	{r3}
 80064a8:	469e      	mov	lr, r3
 80064aa:	4770      	bx	lr
