@W: BN132 :"g:\eda\w_zh7\hdl\moore.v":70:2:70:7|Removing sequential instance vend_moore_reg_0.D_out_reg_moore_adv because it is equivalent to instance vend_moore_reg_0.current_state[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock Ztj|Clk with period 10.00ns. Please declare a user-defined clock on object "p:Clk"
