P "CDS_LMAN_SYM_OUTLINE" "-500,900,500,-800" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
L 500 -800 500 900 -1 0
L -500 -800 500 -800 -1 0
L -500 900 500 900 -1 0
L -500 900 -500 -800 -1 0
T 0 -780 0 0 32 0 0 1 0 9 0
Symbol 10 of 10
T -250 820 0 0 48 0 0 1 0 10 82
VIPER_ASIC
P "$LOCATION" "?" 0 920 0 0 48 0 0 1 0 0 1 0 8
L 550 50 500 50 -1 0
C 550 50 "FPGA_PPC_DATA<16>" 575 50 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[16]" 490 50 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 50 0 0 32 0 0 0 0 0 1 0 0
L 550 0 500 0 -1 0
C 550 0 "FPGA_PPC_DATA<15>" 575 0 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[15]" 490 0 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 0 0 0 32 0 0 0 0 0 1 0 0
L 550 -50 500 -50 -1 0
C 550 -50 "FPGA_PPC_DATA<14>" 575 -50 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[14]" 490 -50 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -49 0 0 32 0 0 0 0 0 1 0 0
L 550 -100 500 -100 -1 0
C 550 -100 "FPGA_PPC_DATA<13>" 575 -100 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[13]" 490 -100 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -99 0 0 32 0 0 0 0 0 1 0 0
L 550 -150 500 -150 -1 0
C 550 -150 "FPGA_PPC_DATA<12>" 575 -150 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[12]" 490 -150 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -149 0 0 32 0 0 0 0 0 1 0 0
L -550 -250 -500 -250 -1 0
C -550 -250 "FPGA_PPC_CLKOUT" -575 -250 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_CLKOUT" -485 -250 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -249 0 0 32 0 0 2 0 0 1 0 0
L -550 -200 -500 -200 -1 0
C -550 -200 "FPGA_PPC_BS_A3" -575 -200 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BS_A3" -485 -200 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -199 0 0 32 0 0 2 0 0 1 0 0
L -550 -450 -500 -450 -1 0
C -550 -450 "FPGA_PPC_BB" -575 -450 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BB" -485 -450 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -449 0 0 32 0 0 2 0 0 1 0 0
L -550 -400 -500 -400 -1 0
C -550 -400 "FPGA_PPC_BURST" -575 -400 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BURST" -485 -400 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -399 0 0 32 0 0 2 0 0 1 0 0
L -550 -350 -500 -350 -1 0
C -550 -350 "FPGA_PPC_BI" -575 -350 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BI" -485 -350 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -349 0 0 32 0 0 2 0 0 1 0 0
L -550 -300 -500 -300 -1 0
C -550 -300 "FPGA_PPC_CR_IRQ3" -575 -300 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_CR/IRQ3" -485 -300 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -299 0 0 32 0 0 2 0 0 1 0 0
L 550 800 500 800 -1 0
C 550 800 "FPGA_PPC_DATA<31>" 575 800 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[31]" 490 800 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 800 0 0 32 0 0 0 0 0 1 0 0
L 550 750 500 750 -1 0
C 550 750 "FPGA_PPC_DATA<30>" 575 750 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[30]" 490 750 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 750 0 0 32 0 0 0 0 0 1 0 0
L 550 700 500 700 -1 0
C 550 700 "FPGA_PPC_DATA<29>" 575 700 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[29]" 490 700 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 700 0 0 32 0 0 0 0 0 1 0 0
L 550 650 500 650 -1 0
C 550 650 "FPGA_PPC_DATA<28>" 575 650 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[28]" 490 650 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 650 0 0 32 0 0 0 0 0 1 0 0
L 550 600 500 600 -1 0
C 550 600 "FPGA_PPC_DATA<27>" 575 600 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[27]" 490 600 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 600 0 0 32 0 0 0 0 0 1 0 0
L 550 550 500 550 -1 0
C 550 550 "FPGA_PPC_DATA<26>" 575 550 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[26]" 490 550 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 550 0 0 32 0 0 0 0 0 1 0 0
L 550 500 500 500 -1 0
C 550 500 "FPGA_PPC_DATA<25>" 575 500 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[25]" 490 500 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 500 0 0 32 0 0 0 0 0 1 0 0
L -550 300 -500 300 -1 0
C -550 300 "FPGA_PPC_BADDR28" -575 300 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BADDR28" -485 300 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 300 0 0 32 0 0 2 0 0 1 0 0
L -550 350 -500 350 -1 0
C -550 350 "FPGA_PPC_BG" -575 350 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BG" -485 350 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 350 0 0 32 0 0 2 0 0 1 0 0
L -550 250 -500 250 -1 0
C -550 250 "FPGA_PPC_BADDR29" -575 250 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BADDR29" -485 250 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 250 0 0 32 0 0 2 0 0 1 0 0
L -550 -150 -500 -150 -1 0
C -550 -150 "FPGA_PPC_BS_A2" -575 -150 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BS_A2" -485 -150 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -149 0 0 32 0 0 2 0 0 1 0 0
L -550 -100 -500 -100 -1 0
C -550 -100 "FPGA_PPC_BS_A1" -575 -100 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BS_A1" -485 -100 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -99 0 0 32 0 0 2 0 0 1 0 0
L -550 -50 -500 -50 -1 0
C -550 -50 "FPGA_PPC_BS_A0" -575 -50 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BS_A0" -485 -50 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 -49 0 0 32 0 0 2 0 0 1 0 0
L -550 0 -500 0 -1 0
C -550 0 "FPGA_PPC_BR" -575 0 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BR" -485 0 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 0 0 0 32 0 0 2 0 0 1 0 0
L -550 150 -500 150 -1 0
C -550 150 "FPGA_PPC_RD_WR" -575 150 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_RD_WR" -485 150 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 150 0 0 32 0 0 2 0 0 1 0 0
L -550 100 -500 100 -1 0
C -550 100 "FPGA_PPC_CS2" -575 100 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_CS2" -485 100 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 100 0 0 32 0 0 2 0 0 1 0 0
L -550 50 -500 50 -1 0
C -550 50 "FPGA_PPC_AS" -575 50 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_AS" -485 50 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 50 0 0 32 0 0 2 0 0 1 0 0
L -550 200 -500 200 -1 0
C -550 200 "FPGA_PPC_BADDR30" -575 200 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_BADDR30/REG" -485 200 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 200 0 0 32 0 0 2 0 0 1 0 0
L 550 100 500 100 -1 0
C 550 100 "FPGA_PPC_DATA<17>" 575 100 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[17]" 490 100 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 100 0 0 32 0 0 0 0 0 1 0 0
L 550 150 500 150 -1 0
C 550 150 "FPGA_PPC_DATA<18>" 575 150 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[18]" 490 150 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 150 0 0 32 0 0 0 0 0 1 0 0
L 550 450 500 450 -1 0
C 550 450 "FPGA_PPC_DATA<24>" 575 450 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[24]" 490 450 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 450 0 0 32 0 0 0 0 0 1 0 0
L 550 400 500 400 -1 0
C 550 400 "FPGA_PPC_DATA<23>" 575 400 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[23]" 490 400 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 400 0 0 32 0 0 0 0 0 1 0 0
L 550 350 500 350 -1 0
C 550 350 "FPGA_PPC_DATA<22>" 575 350 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[22]" 490 350 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 350 0 0 32 0 0 0 0 0 1 0 0
L 550 200 500 200 -1 0
C 550 200 "FPGA_PPC_DATA<19>" 575 200 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[19]" 490 200 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 200 0 0 32 0 0 0 0 0 1 0 0
L 550 250 500 250 -1 0
C 550 250 "FPGA_PPC_DATA<20>" 575 250 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[20]" 490 250 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 250 0 0 32 0 0 0 0 0 1 0 0
L 550 300 500 300 -1 0
C 550 300 "FPGA_PPC_DATA<21>" 575 300 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[21]" 490 300 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 300 0 0 32 0 0 0 0 0 1 0 0
L -550 400 -500 400 -1 0
C -550 400 "FPGA_PPC_ALE_B" -575 400 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_ALE_B" -485 400 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 400 0 0 32 0 0 2 0 0 1 0 0
L -550 450 -500 450 -1 0
C -550 450 "FPGA_PPC_ALE_A" -575 450 0 1 32 0 R
X "PIN_TEXT" "FPGA_PPC_ALE_A" -485 450 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 450 0 0 32 0 0 2 0 0 1 0 0
L -550 500 -500 500 -1 0
C -550 500 "PPC_BDIP_GPL_B5" -575 500 0 1 32 0 R
X "PIN_TEXT" "PPC_BDIP/GPL_B5" -485 500 0 0 24 0 0 0 0 0 1 0 0
X "$PN" "?" -520 500 0 0 32 0 0 2 0 0 1 0 0
L 550 -750 500 -750 -1 0
C 550 -750 "FPGA_PPC_DATA<0>" 575 -750 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[0]" 490 -750 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -749 0 0 32 0 0 0 0 0 1 0 0
L 550 -700 500 -700 -1 0
C 550 -700 "FPGA_PPC_DATA<1>" 575 -700 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[1]" 490 -700 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -699 0 0 32 0 0 0 0 0 1 0 0
L 550 -650 500 -650 -1 0
C 550 -650 "FPGA_PPC_DATA<2>" 575 -650 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[2]" 490 -650 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -649 0 0 32 0 0 0 0 0 1 0 0
L 550 -600 500 -600 -1 0
C 550 -600 "FPGA_PPC_DATA<3>" 575 -600 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[3]" 490 -600 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -599 0 0 32 0 0 0 0 0 1 0 0
L 550 -300 500 -300 -1 0
C 550 -300 "FPGA_PPC_DATA<9>" 575 -300 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[9]" 490 -300 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -299 0 0 32 0 0 0 0 0 1 0 0
L 550 -250 500 -250 -1 0
C 550 -250 "FPGA_PPC_DATA<10>" 575 -250 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[10]" 490 -250 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -249 0 0 32 0 0 0 0 0 1 0 0
L 550 -200 500 -200 -1 16
C 550 -200 "FPGA_PPC_DATA<11>" 575 -200 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[11]" 490 -200 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -199 0 0 32 0 0 0 0 0 1 0 0
L 550 -550 500 -550 -1 0
C 550 -550 "FPGA_PPC_DATA<4>" 575 -550 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[4]" 490 -550 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -549 0 0 32 0 0 0 0 0 1 0 0
L 550 -500 500 -500 -1 0
C 550 -500 "FPGA_PPC_DATA<5>" 575 -500 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[5]" 490 -500 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -499 0 0 32 0 0 0 0 0 1 0 0
L 550 -450 500 -450 -1 0
C 550 -450 "FPGA_PPC_DATA<6>" 575 -450 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[6]" 490 -450 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -449 0 0 32 0 0 0 0 0 1 0 0
L 550 -400 500 -400 -1 0
C 550 -400 "FPGA_PPC_DATA<7>" 575 -400 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[7]" 490 -400 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -399 0 0 32 0 0 0 0 0 1 0 0
L 550 -350 500 -350 -1 0
C 550 -350 "FPGA_PPC_DATA<8>" 575 -350 0 1 32 0 L
X "PIN_TEXT" "FPGA_PPC_DATA[8]" 490 -350 0 0 24 0 0 2 0 0 1 0 0
X "$PN" "?" 520 -349 0 0 32 0 0 0 0 0 1 0 0


