
Ethernet_Test_HotPlate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df04  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000784  0800e0c8  0800e0c8  0000f0c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e84c  0800e84c  0001023c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e84c  0800e84c  0000f84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e854  0800e854  0001023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e854  0800e854  0000f854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e858  0800e858  0000f858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20040000  0800e85c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007d8  20040240  0800ea98  00010240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20040a18  0800ea98  00010a18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001023c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c5fa  00000000  00000000  0001026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d38  00000000  00000000  0002c866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a30  00000000  00000000  000305a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014ae  00000000  00000000  00031fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d7aa  00000000  00000000  0003347e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001edf6  00000000  00000000  00060c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001141b9  00000000  00000000  0007fa1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00193bd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000844c  00000000  00000000  00193c1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0019c068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040240 	.word	0x20040240
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800e0ac 	.word	0x0800e0ac

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20040244 	.word	0x20040244
 80001fc:	0800e0ac 	.word	0x0800e0ac

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <AHT21_init>:


uint8_t AHT_21_ADDR = 0x38 << 1;
uint32_t i2c_RETRY_TIME = 100;

HAL_StatusTypeDef AHT21_init(void) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef ret;
	uint8_t buff[8];

	ret = HAL_I2C_IsDeviceReady(&AHT21_I2C_PORT, AHT_21_ADDR, 2,
 8000f4a:	4b20      	ldr	r3, [pc, #128]	@ (8000fcc <AHT21_init+0x88>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd0 <AHT21_init+0x8c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2202      	movs	r2, #2
 8000f56:	481f      	ldr	r0, [pc, #124]	@ (8000fd4 <AHT21_init+0x90>)
 8000f58:	f005 f882 	bl	8006060 <HAL_I2C_IsDeviceReady>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	73fb      	strb	r3, [r7, #15]
			i2c_RETRY_TIME); // is device avaialble ?
	if (ret != HAL_OK) {
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <AHT21_init+0x26>
		return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e02b      	b.n	8000fc2 <AHT21_init+0x7e>
	}
	buff[0] = 0x71;
 8000f6a:	2371      	movs	r3, #113	@ 0x71
 8000f6c:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&AHT21_I2C_PORT, AHT_21_ADDR, buff, 1,
 8000f6e:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <AHT21_init+0x88>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	4619      	mov	r1, r3
 8000f74:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <AHT21_init+0x8c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	1d3a      	adds	r2, r7, #4
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	4815      	ldr	r0, [pc, #84]	@ (8000fd4 <AHT21_init+0x90>)
 8000f80:	f004 fe60 	bl	8005c44 <HAL_I2C_Master_Transmit>
 8000f84:	4603      	mov	r3, r0
 8000f86:	73fb      	strb	r3, [r7, #15]
			i2c_RETRY_TIME);
	if (ret != HAL_OK) {
 8000f88:	7bfb      	ldrb	r3, [r7, #15]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <AHT21_init+0x4e>
		return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e017      	b.n	8000fc2 <AHT21_init+0x7e>
	}
	ret = HAL_I2C_Master_Receive(&AHT21_I2C_PORT, AHT_21_ADDR, buff, 1,
 8000f92:	4b0e      	ldr	r3, [pc, #56]	@ (8000fcc <AHT21_init+0x88>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	4619      	mov	r1, r3
 8000f98:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <AHT21_init+0x8c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	1d3a      	adds	r2, r7, #4
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	480c      	ldr	r0, [pc, #48]	@ (8000fd4 <AHT21_init+0x90>)
 8000fa4:	f004 ff66 	bl	8005e74 <HAL_I2C_Master_Receive>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	73fb      	strb	r3, [r7, #15]
			i2c_RETRY_TIME);
	buff[0] = buff[0] & 0x18;
 8000fac:	793b      	ldrb	r3, [r7, #4]
 8000fae:	f003 0318 	and.w	r3, r3, #24
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	713b      	strb	r3, [r7, #4]
	if (buff[0] != 0x18) {
 8000fb6:	793b      	ldrb	r3, [r7, #4]
 8000fb8:	2b18      	cmp	r3, #24
 8000fba:	d001      	beq.n	8000fc0 <AHT21_init+0x7c>
		return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e000      	b.n	8000fc2 <AHT21_init+0x7e>
	}
	return ret;
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20040000 	.word	0x20040000
 8000fd0:	20040004 	.word	0x20040004
 8000fd4:	2004025c 	.word	0x2004025c

08000fd8 <AHT21_Read_Temperature>:
	humidity = (humidity * 100);
	humidity = humidity / 0x100000;
	return humidity;
}

double AHT21_Read_Temperature(void) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef ret;
	uint8_t buff[8];
	double temperature;

	buff[0] = 0xAC;
 8000fde:	23ac      	movs	r3, #172	@ 0xac
 8000fe0:	703b      	strb	r3, [r7, #0]
	buff[1] = 0X33;
 8000fe2:	2333      	movs	r3, #51	@ 0x33
 8000fe4:	707b      	strb	r3, [r7, #1]
	buff[2] = 0x00;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	70bb      	strb	r3, [r7, #2]
	ret = HAL_I2C_Master_Transmit(&AHT21_I2C_PORT, AHT_21_ADDR, buff, 3,
 8000fea:	4b30      	ldr	r3, [pc, #192]	@ (80010ac <AHT21_Read_Temperature+0xd4>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4b2f      	ldr	r3, [pc, #188]	@ (80010b0 <AHT21_Read_Temperature+0xd8>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	463a      	mov	r2, r7
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	482e      	ldr	r0, [pc, #184]	@ (80010b4 <AHT21_Read_Temperature+0xdc>)
 8000ffc:	f004 fe22 	bl	8005c44 <HAL_I2C_Master_Transmit>
 8001000:	4603      	mov	r3, r0
 8001002:	75fb      	strb	r3, [r7, #23]
			i2c_RETRY_TIME);
	if (ret != HAL_OK) {
 8001004:	7dfb      	ldrb	r3, [r7, #23]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <AHT21_Read_Temperature+0x3a>
		return HAL_ERROR;
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	4b2a      	ldr	r3, [pc, #168]	@ (80010b8 <AHT21_Read_Temperature+0xe0>)
 8001010:	e042      	b.n	8001098 <AHT21_Read_Temperature+0xc0>
	}
	HAL_Delay(100);
 8001012:	2064      	movs	r0, #100	@ 0x64
 8001014:	f004 fa82 	bl	800551c <HAL_Delay>
	ret = HAL_I2C_Master_Receive(&AHT21_I2C_PORT, AHT_21_ADDR, buff, 6,
 8001018:	4b24      	ldr	r3, [pc, #144]	@ (80010ac <AHT21_Read_Temperature+0xd4>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4619      	mov	r1, r3
 800101e:	4b24      	ldr	r3, [pc, #144]	@ (80010b0 <AHT21_Read_Temperature+0xd8>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	463a      	mov	r2, r7
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2306      	movs	r3, #6
 8001028:	4822      	ldr	r0, [pc, #136]	@ (80010b4 <AHT21_Read_Temperature+0xdc>)
 800102a:	f004 ff23 	bl	8005e74 <HAL_I2C_Master_Receive>
 800102e:	4603      	mov	r3, r0
 8001030:	75fb      	strb	r3, [r7, #23]
			i2c_RETRY_TIME);
	//CALCULATING TEMPERATURE
	temperature = (double)(((buff[3] & 0xF) << 16) | (buff[4] << 8) | (buff[5]));
 8001032:	78fb      	ldrb	r3, [r7, #3]
 8001034:	041b      	lsls	r3, r3, #16
 8001036:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 800103a:	793b      	ldrb	r3, [r7, #4]
 800103c:	021b      	lsls	r3, r3, #8
 800103e:	4313      	orrs	r3, r2
 8001040:	797a      	ldrb	r2, [r7, #5]
 8001042:	4313      	orrs	r3, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fa85 	bl	8000554 <__aeabi_i2d>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	temperature = (temperature * 200);
 8001052:	f04f 0200 	mov.w	r2, #0
 8001056:	4b19      	ldr	r3, [pc, #100]	@ (80010bc <AHT21_Read_Temperature+0xe4>)
 8001058:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800105c:	f7ff fae4 	bl	8000628 <__aeabi_dmul>
 8001060:	4602      	mov	r2, r0
 8001062:	460b      	mov	r3, r1
 8001064:	e9c7 2302 	strd	r2, r3, [r7, #8]
	temperature = temperature / 0x100000;
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <AHT21_Read_Temperature+0xe8>)
 800106e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001072:	f7ff fc03 	bl	800087c <__aeabi_ddiv>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	temperature = temperature - 50;
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <AHT21_Read_Temperature+0xec>)
 8001084:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001088:	f7ff f916 	bl	80002b8 <__aeabi_dsub>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return temperature;
 8001094:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8001098:	ec43 2b17 	vmov	d7, r2, r3
 800109c:	eeb0 0a47 	vmov.f32	s0, s14
 80010a0:	eef0 0a67 	vmov.f32	s1, s15
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20040000 	.word	0x20040000
 80010b0:	20040004 	.word	0x20040004
 80010b4:	2004025c 	.word	0x2004025c
 80010b8:	3ff00000 	.word	0x3ff00000
 80010bc:	40690000 	.word	0x40690000
 80010c0:	41300000 	.word	0x41300000
 80010c4:	40490000 	.word	0x40490000

080010c8 <Knob_Set_Position>:
#include "stdio.h"

uint8_t KNOB_ADDR = 0x3A<<1;


HAL_StatusTypeDef Knob_Set_Position(uint16_t set){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af02      	add	r7, sp, #8
 80010ce:	4603      	mov	r3, r0
 80010d0:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	uint16_t negset = 0 - set;
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	425b      	negs	r3, r3
 80010d6:	81fb      	strh	r3, [r7, #14]
	uint8_t send[4];
	send[0] = (uint8_t)(negset);
 80010d8:	89fb      	ldrh	r3, [r7, #14]
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	723b      	strb	r3, [r7, #8]
	send[1] = (uint8_t)(negset >> 8);
 80010de:	89fb      	ldrh	r3, [r7, #14]
 80010e0:	0a1b      	lsrs	r3, r3, #8
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	727b      	strb	r3, [r7, #9]
	send[2] = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	72bb      	strb	r3, [r7, #10]
	send[3] = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	72fb      	strb	r3, [r7, #11]

	ret = HAL_I2C_Master_Transmit(&KNOB_I2C_PORT, KNOB_ADDR, send, 4,
 80010f0:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <Knob_Set_Position+0x54>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4619      	mov	r1, r3
 80010f6:	f107 0208 	add.w	r2, r7, #8
 80010fa:	2364      	movs	r3, #100	@ 0x64
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2304      	movs	r3, #4
 8001100:	4807      	ldr	r0, [pc, #28]	@ (8001120 <Knob_Set_Position+0x58>)
 8001102:	f004 fd9f 	bl	8005c44 <HAL_I2C_Master_Transmit>
 8001106:	4603      	mov	r3, r0
 8001108:	737b      	strb	r3, [r7, #13]
				100);
	if (ret != HAL_OK) {
 800110a:	7b7b      	ldrb	r3, [r7, #13]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <Knob_Set_Position+0x4c>
		return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e7ff      	b.n	8001114 <Knob_Set_Position+0x4c>
	}
}
 8001114:	4618      	mov	r0, r3
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	20040008 	.word	0x20040008
 8001120:	2004025c 	.word	0x2004025c

08001124 <Knob_Read_Position>:


uint16_t Knob_Read_Position(void){
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af02      	add	r7, sp, #8
	uint8_t reading[4];
	uint16_t encoder;
	HAL_I2C_Master_Receive(&KNOB_I2C_PORT, KNOB_ADDR, &reading, 4, 100);
 800112a:	4b0a      	ldr	r3, [pc, #40]	@ (8001154 <Knob_Read_Position+0x30>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	4619      	mov	r1, r3
 8001130:	463a      	mov	r2, r7
 8001132:	2364      	movs	r3, #100	@ 0x64
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2304      	movs	r3, #4
 8001138:	4807      	ldr	r0, [pc, #28]	@ (8001158 <Knob_Read_Position+0x34>)
 800113a:	f004 fe9b 	bl	8005e74 <HAL_I2C_Master_Receive>
	encoder = (reading[2]<<8) + reading[1];
 800113e:	78bb      	ldrb	r3, [r7, #2]
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	b29b      	uxth	r3, r3
 8001144:	787a      	ldrb	r2, [r7, #1]
 8001146:	4413      	add	r3, r2
 8001148:	80fb      	strh	r3, [r7, #6]

	return encoder;
 800114a:	88fb      	ldrh	r3, [r7, #6]
}
 800114c:	4618      	mov	r0, r3
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20040008 	.word	0x20040008
 8001158:	2004025c 	.word	0x2004025c

0800115c <_write>:
	ver = spi_txrx1(0x00); // Dummy byte to clock in the data
	W5500_Deselect();
	return ver;
}

int _write(int file, char *ptr, int len) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
	(void) file;
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	b29a      	uxth	r2, r3
 800116c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001170:	68b9      	ldr	r1, [r7, #8]
 8001172:	4804      	ldr	r0, [pc, #16]	@ (8001184 <_write+0x28>)
 8001174:	f008 fd38 	bl	8009be8 <HAL_UART_Transmit>
	return len;
 8001178:	687b      	ldr	r3, [r7, #4]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200402b0 	.word	0x200402b0

08001188 <TM1637_Init>:
int __io_putchar(int ch) {
	HAL_UART_Transmit(&hlpuart1, (uint8_t*) &ch, 1, 10);
	return ch;
}

void TM1637_Init(void) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
	// Initialize TM1637 display
	tm1637_display.gpio_clk = GPIOG;
 800118e:	4b23      	ldr	r3, [pc, #140]	@ (800121c <TM1637_Init+0x94>)
 8001190:	4a23      	ldr	r2, [pc, #140]	@ (8001220 <TM1637_Init+0x98>)
 8001192:	601a      	str	r2, [r3, #0]
	tm1637_display.pin_clk = GPIO_PIN_0;
 8001194:	4b21      	ldr	r3, [pc, #132]	@ (800121c <TM1637_Init+0x94>)
 8001196:	2201      	movs	r2, #1
 8001198:	811a      	strh	r2, [r3, #8]
	tm1637_display.gpio_dat = GPIOG;
 800119a:	4b20      	ldr	r3, [pc, #128]	@ (800121c <TM1637_Init+0x94>)
 800119c:	4a20      	ldr	r2, [pc, #128]	@ (8001220 <TM1637_Init+0x98>)
 800119e:	605a      	str	r2, [r3, #4]
	tm1637_display.pin_dat = GPIO_PIN_1;
 80011a0:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <TM1637_Init+0x94>)
 80011a2:	2202      	movs	r2, #2
 80011a4:	815a      	strh	r2, [r3, #10]
	tm1637_display.seg_cnt = 4;  // 4-digit display
 80011a6:	4b1d      	ldr	r3, [pc, #116]	@ (800121c <TM1637_Init+0x94>)
 80011a8:	2204      	movs	r2, #4
 80011aa:	731a      	strb	r2, [r3, #12]

	tm1637_err_t result = tm1637_init(&tm1637_display);
 80011ac:	481b      	ldr	r0, [pc, #108]	@ (800121c <TM1637_Init+0x94>)
 80011ae:	f002 fd37 	bl	8003c20 <tm1637_init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
	if (result == TM1637_ERR_NONE) {
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d125      	bne.n	8001208 <TM1637_Init+0x80>
		printf("TM1637 Init SUCCESS!\r\n");
 80011bc:	4819      	ldr	r0, [pc, #100]	@ (8001224 <TM1637_Init+0x9c>)
 80011be:	f00a fa23 	bl	800b608 <puts>

		tm1637_brightness(&tm1637_display, 8);  // Max brightness (0-8)
 80011c2:	2108      	movs	r1, #8
 80011c4:	4815      	ldr	r0, [pc, #84]	@ (800121c <TM1637_Init+0x94>)
 80011c6:	f002 fd4a 	bl	8003c5e <tm1637_brightness>
		printf("Brightness set to 8\r\n");
 80011ca:	4817      	ldr	r0, [pc, #92]	@ (8001228 <TM1637_Init+0xa0>)
 80011cc:	f00a fa1c 	bl	800b608 <puts>

		tm1637_clear(&tm1637_display);
 80011d0:	4812      	ldr	r0, [pc, #72]	@ (800121c <TM1637_Init+0x94>)
 80011d2:	f002 ff92 	bl	80040fa <tm1637_clear>
		printf("Display cleared\r\n");
 80011d6:	4815      	ldr	r0, [pc, #84]	@ (800122c <TM1637_Init+0xa4>)
 80011d8:	f00a fa16 	bl	800b608 <puts>

		// Test display - show "----" for 1 second
		result = tm1637_printf(&tm1637_display, "----");
 80011dc:	4914      	ldr	r1, [pc, #80]	@ (8001230 <TM1637_Init+0xa8>)
 80011de:	480f      	ldr	r0, [pc, #60]	@ (800121c <TM1637_Init+0x94>)
 80011e0:	f002 ff62 	bl	80040a8 <tm1637_printf>
 80011e4:	4603      	mov	r3, r0
 80011e6:	71fb      	strb	r3, [r7, #7]
		printf("Display ---- result: %d\r\n", result);
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	4619      	mov	r1, r3
 80011ec:	4811      	ldr	r0, [pc, #68]	@ (8001234 <TM1637_Init+0xac>)
 80011ee:	f00a f9a3 	bl	800b538 <iprintf>
		HAL_Delay(1000);
 80011f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011f6:	f004 f991 	bl	800551c <HAL_Delay>

		tm1637_clear(&tm1637_display);
 80011fa:	4808      	ldr	r0, [pc, #32]	@ (800121c <TM1637_Init+0x94>)
 80011fc:	f002 ff7d 	bl	80040fa <tm1637_clear>
		printf("Display cleared again\r\n");
 8001200:	480d      	ldr	r0, [pc, #52]	@ (8001238 <TM1637_Init+0xb0>)
 8001202:	f00a fa01 	bl	800b608 <puts>
	} else {
		printf("TM1637 Init FAILED! Error: %d\r\n", result);
	}

}
 8001206:	e004      	b.n	8001212 <TM1637_Init+0x8a>
		printf("TM1637 Init FAILED! Error: %d\r\n", result);
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4619      	mov	r1, r3
 800120c:	480b      	ldr	r0, [pc, #44]	@ (800123c <TM1637_Init+0xb4>)
 800120e:	f00a f993 	bl	800b538 <iprintf>
}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	200403f4 	.word	0x200403f4
 8001220:	48001800 	.word	0x48001800
 8001224:	0800e0c8 	.word	0x0800e0c8
 8001228:	0800e0e0 	.word	0x0800e0e0
 800122c:	0800e0f8 	.word	0x0800e0f8
 8001230:	0800e10c 	.word	0x0800e10c
 8001234:	0800e114 	.word	0x0800e114
 8001238:	0800e130 	.word	0x0800e130
 800123c:	0800e148 	.word	0x0800e148

08001240 <PID_Start>:

void PID_Start(void) {
 8001240:	b5b0      	push	{r4, r5, r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af04      	add	r7, sp, #16
	// Start PWM on TIM2 Channel 1
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001246:	2100      	movs	r1, #0
 8001248:	482f      	ldr	r0, [pc, #188]	@ (8001308 <PID_Start+0xc8>)
 800124a:	f007 fcd5 	bl	8008bf8 <HAL_TIM_PWM_Start>

	// Initialize with 0% duty cycle (off)
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800124e:	4b2e      	ldr	r3, [pc, #184]	@ (8001308 <PID_Start+0xc8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2200      	movs	r2, #0
 8001254:	635a      	str	r2, [r3, #52]	@ 0x34

	// Initialize temperature sensor
	AHT21_init();
 8001256:	f7ff fe75 	bl	8000f44 <AHT21_init>
	HAL_Delay(100);  // Give sensor time to stabilize
 800125a:	2064      	movs	r0, #100	@ 0x64
 800125c:	f004 f95e 	bl	800551c <HAL_Delay>

	// Initialize PID controller
	// PID2(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint,
	//      double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
	PID2(&TPID, &current_temp, &pid_output, &setpoint, Kp, Ki, Kd,
 8001260:	4b2a      	ldr	r3, [pc, #168]	@ (800130c <PID_Start+0xcc>)
 8001262:	ed93 7b00 	vldr	d7, [r3]
 8001266:	4b2a      	ldr	r3, [pc, #168]	@ (8001310 <PID_Start+0xd0>)
 8001268:	ed93 6b00 	vldr	d6, [r3]
 800126c:	4b29      	ldr	r3, [pc, #164]	@ (8001314 <PID_Start+0xd4>)
 800126e:	ed93 5b00 	vldr	d5, [r3]
 8001272:	2300      	movs	r3, #0
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	eeb0 2a45 	vmov.f32	s4, s10
 800127a:	eef0 2a65 	vmov.f32	s5, s11
 800127e:	eeb0 1a46 	vmov.f32	s2, s12
 8001282:	eef0 1a66 	vmov.f32	s3, s13
 8001286:	eeb0 0a47 	vmov.f32	s0, s14
 800128a:	eef0 0a67 	vmov.f32	s1, s15
 800128e:	4b22      	ldr	r3, [pc, #136]	@ (8001318 <PID_Start+0xd8>)
 8001290:	4a22      	ldr	r2, [pc, #136]	@ (800131c <PID_Start+0xdc>)
 8001292:	4923      	ldr	r1, [pc, #140]	@ (8001320 <PID_Start+0xe0>)
 8001294:	4823      	ldr	r0, [pc, #140]	@ (8001324 <PID_Start+0xe4>)
 8001296:	f001 faef 	bl	8002878 <PID2>
			_PID_CD_DIRECT);

	// Set PID output limits to match your PWM range (0-1000)
	PID_SetOutputLimits(&TPID, 0, 1000);
 800129a:	ed9f 1b17 	vldr	d1, [pc, #92]	@ 80012f8 <PID_Start+0xb8>
 800129e:	ed9f 0b18 	vldr	d0, [pc, #96]	@ 8001300 <PID_Start+0xc0>
 80012a2:	4820      	ldr	r0, [pc, #128]	@ (8001324 <PID_Start+0xe4>)
 80012a4:	f001 fc12 	bl	8002acc <PID_SetOutputLimits>

	// Set sample time to 500ms (matches your delay)
	PID_SetSampleTime(&TPID, 500);
 80012a8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80012ac:	481d      	ldr	r0, [pc, #116]	@ (8001324 <PID_Start+0xe4>)
 80012ae:	f001 fd63 	bl	8002d78 <PID_SetSampleTime>

	// Set PID mode to automatic
	PID_SetMode(&TPID, _PID_MODE_AUTOMATIC);
 80012b2:	2101      	movs	r1, #1
 80012b4:	481b      	ldr	r0, [pc, #108]	@ (8001324 <PID_Start+0xe4>)
 80012b6:	f001 fbeb 	bl	8002a90 <PID_SetMode>

	printf("PID Temperature Control Started\r\n");
 80012ba:	481b      	ldr	r0, [pc, #108]	@ (8001328 <PID_Start+0xe8>)
 80012bc:	f00a f9a4 	bl	800b608 <puts>
	printf("Setpoint: %.1f C\r\n", setpoint);
 80012c0:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <PID_Start+0xd8>)
 80012c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c6:	4819      	ldr	r0, [pc, #100]	@ (800132c <PID_Start+0xec>)
 80012c8:	f00a f936 	bl	800b538 <iprintf>
	printf("Kp=%.2f, Ki=%.2f, Kd=%.2f\r\n", Kp, Ki, Kd);
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <PID_Start+0xcc>)
 80012ce:	e9d3 4500 	ldrd	r4, r5, [r3]
 80012d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <PID_Start+0xd0>)
 80012d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d8:	490e      	ldr	r1, [pc, #56]	@ (8001314 <PID_Start+0xd4>)
 80012da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80012e2:	e9cd 2300 	strd	r2, r3, [sp]
 80012e6:	4622      	mov	r2, r4
 80012e8:	462b      	mov	r3, r5
 80012ea:	4811      	ldr	r0, [pc, #68]	@ (8001330 <PID_Start+0xf0>)
 80012ec:	f00a f924 	bl	800b538 <iprintf>
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bdb0      	pop	{r4, r5, r7, pc}
 80012f6:	bf00      	nop
 80012f8:	00000000 	.word	0x00000000
 80012fc:	408f4000 	.word	0x408f4000
	...
 8001308:	200403a8 	.word	0x200403a8
 800130c:	20040018 	.word	0x20040018
 8001310:	20040020 	.word	0x20040020
 8001314:	20040028 	.word	0x20040028
 8001318:	20040010 	.word	0x20040010
 800131c:	20040488 	.word	0x20040488
 8001320:	20040480 	.word	0x20040480
 8001324:	20040408 	.word	0x20040408
 8001328:	0800e168 	.word	0x0800e168
 800132c:	0800e18c 	.word	0x0800e18c
 8001330:	0800e1a0 	.word	0x0800e1a0
 8001334:	00000000 	.word	0x00000000

08001338 <updatePWM>:

void updatePWM(void) {
 8001338:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800133c:	b09b      	sub	sp, #108	@ 0x6c
 800133e:	af06      	add	r7, sp, #24
	// Read current temperature from sensor
	current_temp = (double) AHT21_Read_Temperature();
 8001340:	f7ff fe4a 	bl	8000fd8 <AHT21_Read_Temperature>
 8001344:	eeb0 7a40 	vmov.f32	s14, s0
 8001348:	eef0 7a60 	vmov.f32	s15, s1
 800134c:	4b5a      	ldr	r3, [pc, #360]	@ (80014b8 <updatePWM+0x180>)
 800134e:	ed83 7b00 	vstr	d7, [r3]

	double error = setpoint - current_temp;
 8001352:	4b5a      	ldr	r3, [pc, #360]	@ (80014bc <updatePWM+0x184>)
 8001354:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001358:	4b57      	ldr	r3, [pc, #348]	@ (80014b8 <updatePWM+0x180>)
 800135a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135e:	f7fe ffab 	bl	80002b8 <__aeabi_dsub>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
//		// Reset the PID's internal integral accumulator
//		TPID.OutputSum = 10.0;  // Set to desired baseline PWM value
//	}

	// Compute PID output (returns 1 if computed, 0 if waiting for sample time)
	if (PID_Compute(&TPID)) {
 800136a:	4855      	ldr	r0, [pc, #340]	@ (80014c0 <updatePWM+0x188>)
 800136c:	f001 faa6 	bl	80028bc <PID_Compute>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	f000 8095 	beq.w	80014a2 <updatePWM+0x16a>
		// Safety check - limit maximum temperature
		if (current_temp > 100.0) {
 8001378:	4b4f      	ldr	r3, [pc, #316]	@ (80014b8 <updatePWM+0x180>)
 800137a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	4b50      	ldr	r3, [pc, #320]	@ (80014c4 <updatePWM+0x18c>)
 8001384:	f7ff fbe0 	bl	8000b48 <__aeabi_dcmpgt>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d00c      	beq.n	80013a8 <updatePWM+0x70>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800138e:	4b4e      	ldr	r3, [pc, #312]	@ (80014c8 <updatePWM+0x190>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2200      	movs	r2, #0
 8001394:	635a      	str	r2, [r3, #52]	@ 0x34
			tm1637_printf(&tm1637_display, "OVHT"); // Display "OVHT" for overheat
 8001396:	494d      	ldr	r1, [pc, #308]	@ (80014cc <updatePWM+0x194>)
 8001398:	484d      	ldr	r0, [pc, #308]	@ (80014d0 <updatePWM+0x198>)
 800139a:	f002 fe85 	bl	80040a8 <tm1637_printf>
			printf("ERROR: Over temperature! System halted.\r\n");
 800139e:	484d      	ldr	r0, [pc, #308]	@ (80014d4 <updatePWM+0x19c>)
 80013a0:	f00a f932 	bl	800b608 <puts>
			while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <updatePWM+0x6c>
				;  // Halt the system
		}

		pwm_out = (uint32_t) (pid_output + Kt * setpoint);
 80013a8:	4b4b      	ldr	r3, [pc, #300]	@ (80014d8 <updatePWM+0x1a0>)
 80013aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013ae:	4b43      	ldr	r3, [pc, #268]	@ (80014bc <updatePWM+0x184>)
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	f7ff f938 	bl	8000628 <__aeabi_dmul>
 80013b8:	4602      	mov	r2, r0
 80013ba:	460b      	mov	r3, r1
 80013bc:	4610      	mov	r0, r2
 80013be:	4619      	mov	r1, r3
 80013c0:	4b46      	ldr	r3, [pc, #280]	@ (80014dc <updatePWM+0x1a4>)
 80013c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c6:	f7fe ff79 	bl	80002bc <__adddf3>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f7ff fc01 	bl	8000bd8 <__aeabi_d2uiz>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a41      	ldr	r2, [pc, #260]	@ (80014e0 <updatePWM+0x1a8>)
 80013da:	6013      	str	r3, [r2, #0]
		pwm_out = 1000 < pwm_out ? 1000 : pwm_out;
 80013dc:	4b40      	ldr	r3, [pc, #256]	@ (80014e0 <updatePWM+0x1a8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013e4:	bf28      	it	cs
 80013e6:	f44f 737a 	movcs.w	r3, #1000	@ 0x3e8
 80013ea:	4a3d      	ldr	r2, [pc, #244]	@ (80014e0 <updatePWM+0x1a8>)
 80013ec:	6013      	str	r3, [r2, #0]
		if (error < -0.03) {
 80013ee:	a330      	add	r3, pc, #192	@ (adr r3, 80014b0 <updatePWM+0x178>)
 80013f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80013f8:	f7ff fb88 	bl	8000b0c <__aeabi_dcmplt>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d002      	beq.n	8001408 <updatePWM+0xd0>
			pwm_out = 0;
 8001402:	4b37      	ldr	r3, [pc, #220]	@ (80014e0 <updatePWM+0x1a8>)
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
		}

		// Apply PID output to PWM
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_out);
 8001408:	4b2f      	ldr	r3, [pc, #188]	@ (80014c8 <updatePWM+0x190>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a34      	ldr	r2, [pc, #208]	@ (80014e0 <updatePWM+0x1a8>)
 800140e:	6812      	ldr	r2, [r2, #0]
 8001410:	635a      	str	r2, [r3, #52]	@ 0x34

		// Update TM1637 display with current temperature (every 500ms when PID computes)
		if (STATE != SELECTING){
 8001412:	4b34      	ldr	r3, [pc, #208]	@ (80014e4 <updatePWM+0x1ac>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d010      	beq.n	800143c <updatePWM+0x104>
			char temp_str[5];
			snprintf(temp_str, sizeof(temp_str), "%4.1f", current_temp);
 800141a:	4b27      	ldr	r3, [pc, #156]	@ (80014b8 <updatePWM+0x180>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001424:	e9cd 2300 	strd	r2, r3, [sp]
 8001428:	4a2f      	ldr	r2, [pc, #188]	@ (80014e8 <updatePWM+0x1b0>)
 800142a:	2105      	movs	r1, #5
 800142c:	f009 fede 	bl	800b1ec <sniprintf>
			tm1637_printf(&tm1637_display, temp_str);
 8001430:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001434:	4619      	mov	r1, r3
 8001436:	4826      	ldr	r0, [pc, #152]	@ (80014d0 <updatePWM+0x198>)
 8001438:	f002 fe36 	bl	80040a8 <tm1637_printf>
		}

		// Print debug information
		printf("Temp: %.2f C | SP: %.1f C | PWM: %d/1000 | Err: %.2f\r\n",
 800143c:	4b1e      	ldr	r3, [pc, #120]	@ (80014b8 <updatePWM+0x180>)
 800143e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001442:	4b1e      	ldr	r3, [pc, #120]	@ (80014bc <updatePWM+0x184>)
 8001444:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001448:	4b25      	ldr	r3, [pc, #148]	@ (80014e0 <updatePWM+0x1a8>)
 800144a:	681e      	ldr	r6, [r3, #0]
 800144c:	4b1b      	ldr	r3, [pc, #108]	@ (80014bc <updatePWM+0x184>)
 800144e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001452:	4b19      	ldr	r3, [pc, #100]	@ (80014b8 <updatePWM+0x180>)
 8001454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001458:	f7fe ff2e 	bl	80002b8 <__aeabi_dsub>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001464:	9602      	str	r6, [sp, #8]
 8001466:	e9cd 4500 	strd	r4, r5, [sp]
 800146a:	4642      	mov	r2, r8
 800146c:	464b      	mov	r3, r9
 800146e:	481f      	ldr	r0, [pc, #124]	@ (80014ec <updatePWM+0x1b4>)
 8001470:	f00a f862 	bl	800b538 <iprintf>
				current_temp, setpoint, pwm_out, (setpoint - current_temp));

		char buf[64];
		snprintf(buf, sizeof buf, "Temp: %.2f C | SP: %.1f C | STATE: %d \n\r",
 8001474:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <updatePWM+0x180>)
 8001476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147a:	4910      	ldr	r1, [pc, #64]	@ (80014bc <updatePWM+0x184>)
 800147c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001480:	4c18      	ldr	r4, [pc, #96]	@ (80014e4 <updatePWM+0x1ac>)
 8001482:	6824      	ldr	r4, [r4, #0]
 8001484:	463d      	mov	r5, r7
 8001486:	9404      	str	r4, [sp, #16]
 8001488:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800148c:	e9cd 2300 	strd	r2, r3, [sp]
 8001490:	4a17      	ldr	r2, [pc, #92]	@ (80014f0 <updatePWM+0x1b8>)
 8001492:	2140      	movs	r1, #64	@ 0x40
 8001494:	4628      	mov	r0, r5
 8001496:	f009 fea9 	bl	800b1ec <sniprintf>
				current_temp, setpoint, STATE);
		net_send_str(buf);
 800149a:	463b      	mov	r3, r7
 800149c:	4618      	mov	r0, r3
 800149e:	f001 f893 	bl	80025c8 <net_send_str>
	}

}
 80014a2:	bf00      	nop
 80014a4:	3754      	adds	r7, #84	@ 0x54
 80014a6:	46bd      	mov	sp, r7
 80014a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80014ac:	f3af 8000 	nop.w
 80014b0:	eb851eb8 	.word	0xeb851eb8
 80014b4:	bf9eb851 	.word	0xbf9eb851
 80014b8:	20040480 	.word	0x20040480
 80014bc:	20040010 	.word	0x20040010
 80014c0:	20040408 	.word	0x20040408
 80014c4:	40590000 	.word	0x40590000
 80014c8:	200403a8 	.word	0x200403a8
 80014cc:	0800e1bc 	.word	0x0800e1bc
 80014d0:	200403f4 	.word	0x200403f4
 80014d4:	0800e1c4 	.word	0x0800e1c4
 80014d8:	20040030 	.word	0x20040030
 80014dc:	20040488 	.word	0x20040488
 80014e0:	20040490 	.word	0x20040490
 80014e4:	20040404 	.word	0x20040404
 80014e8:	0800e1f0 	.word	0x0800e1f0
 80014ec:	0800e1f8 	.word	0x0800e1f8
 80014f0:	0800e230 	.word	0x0800e230

080014f4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_7) // use PE7 for pushbutton
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	2b80      	cmp	r3, #128	@ 0x80
 8001502:	d12d      	bne.n	8001560 <HAL_GPIO_EXTI_Callback+0x6c>
	{
		if (STATE == IDLE) {
 8001504:	4b18      	ldr	r3, [pc, #96]	@ (8001568 <HAL_GPIO_EXTI_Callback+0x74>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d114      	bne.n	8001536 <HAL_GPIO_EXTI_Callback+0x42>
			Knob_Set_Position((uint16_t) setpoint);
 800150c:	4b17      	ldr	r3, [pc, #92]	@ (800156c <HAL_GPIO_EXTI_Callback+0x78>)
 800150e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb5f 	bl	8000bd8 <__aeabi_d2uiz>
 800151a:	4603      	mov	r3, r0
 800151c:	b29b      	uxth	r3, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff fdd2 	bl	80010c8 <Knob_Set_Position>
			click_time = HAL_GetTick();
 8001524:	f003 ffee 	bl	8005504 <HAL_GetTick>
 8001528:	4603      	mov	r3, r0
 800152a:	4a11      	ldr	r2, [pc, #68]	@ (8001570 <HAL_GPIO_EXTI_Callback+0x7c>)
 800152c:	6013      	str	r3, [r2, #0]
			STATE = SELECTING;
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <HAL_GPIO_EXTI_Callback+0x74>)
 8001530:	2201      	movs	r2, #1
 8001532:	601a      	str	r2, [r3, #0]
		} else if (STATE == SELECTING) {
			setpoint = (knobReading > 70) ? 70 : knobReading;
			STATE = IDLE;
		}
	}
}
 8001534:	e014      	b.n	8001560 <HAL_GPIO_EXTI_Callback+0x6c>
		} else if (STATE == SELECTING) {
 8001536:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <HAL_GPIO_EXTI_Callback+0x74>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d110      	bne.n	8001560 <HAL_GPIO_EXTI_Callback+0x6c>
			setpoint = (knobReading > 70) ? 70 : knobReading;
 800153e:	4b0d      	ldr	r3, [pc, #52]	@ (8001574 <HAL_GPIO_EXTI_Callback+0x80>)
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	2b46      	cmp	r3, #70	@ 0x46
 8001544:	bf28      	it	cs
 8001546:	2346      	movcs	r3, #70	@ 0x46
 8001548:	b29b      	uxth	r3, r3
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff f802 	bl	8000554 <__aeabi_i2d>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4905      	ldr	r1, [pc, #20]	@ (800156c <HAL_GPIO_EXTI_Callback+0x78>)
 8001556:	e9c1 2300 	strd	r2, r3, [r1]
			STATE = IDLE;
 800155a:	4b03      	ldr	r3, [pc, #12]	@ (8001568 <HAL_GPIO_EXTI_Callback+0x74>)
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20040404 	.word	0x20040404
 800156c:	20040010 	.word	0x20040010
 8001570:	20040498 	.word	0x20040498
 8001574:	20040478 	.word	0x20040478

08001578 <network_handler>:

void network_handler(void) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b0c4      	sub	sp, #272	@ 0x110
 800157c:	af00      	add	r7, sp, #0
	// keep the socket serviced
	net_poll();
 800157e:	f000 ff13 	bl	80023a8 <net_poll>

	// verify connection status
	int connected = net_is_connected();
 8001582:	f000 fef9 	bl	8002378 <net_is_connected>
 8001586:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

	// Send a one-time greeting right after a client connects
	if (connected && !last_connected) {
 800158a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800158e:	2b00      	cmp	r3, #0
 8001590:	d009      	beq.n	80015a6 <network_handler+0x2e>
 8001592:	4b31      	ldr	r3, [pc, #196]	@ (8001658 <network_handler+0xe0>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d105      	bne.n	80015a6 <network_handler+0x2e>
		printf("Connected!\n\r");
 800159a:	4830      	ldr	r0, [pc, #192]	@ (800165c <network_handler+0xe4>)
 800159c:	f009 ffcc 	bl	800b538 <iprintf>
		net_send_str("DeviceType: HOT_PLATE \n\r");
 80015a0:	482f      	ldr	r0, [pc, #188]	@ (8001660 <network_handler+0xe8>)
 80015a2:	f001 f811 	bl	80025c8 <net_send_str>
	}


	char line[256];
	int n = net_recv_line(line, sizeof line, 0);  // non-blocking
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	2200      	movs	r2, #0
 80015aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015ae:	4618      	mov	r0, r3
 80015b0:	f001 f84c 	bl	800264c <net_recv_line>
 80015b4:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
	if (n > 0) {
 80015b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80015bc:	2b00      	cmp	r3, #0
 80015be:	dd41      	ble.n	8001644 <network_handler+0xcc>
		int newtemp;
		int result = sscanf(line, "%d", &newtemp);
 80015c0:	463a      	mov	r2, r7
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	4927      	ldr	r1, [pc, #156]	@ (8001664 <network_handler+0xec>)
 80015c6:	4618      	mov	r0, r3
 80015c8:	f009 fe46 	bl	800b258 <siscanf>
 80015cc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
		if (result > 0 &&  newtemp <= 100 && newtemp >= 0 && STATE != SELECTING){
 80015d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	dd29      	ble.n	800162c <network_handler+0xb4>
 80015d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015dc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b64      	cmp	r3, #100	@ 0x64
 80015e4:	dc22      	bgt.n	800162c <network_handler+0xb4>
 80015e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015ea:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	db1b      	blt.n	800162c <network_handler+0xb4>
 80015f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <network_handler+0xf0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d017      	beq.n	800162c <network_handler+0xb4>
			setpoint = (double)newtemp;
 80015fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001600:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ffa4 	bl	8000554 <__aeabi_i2d>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4916      	ldr	r1, [pc, #88]	@ (800166c <network_handler+0xf4>)
 8001612:	e9c1 2300 	strd	r2, r3, [r1]
			net_send_str("ACK: ");
 8001616:	4816      	ldr	r0, [pc, #88]	@ (8001670 <network_handler+0xf8>)
 8001618:	f000 ffd6 	bl	80025c8 <net_send_str>
			net_send_str(line);
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	4618      	mov	r0, r3
 8001620:	f000 ffd2 	bl	80025c8 <net_send_str>
			net_send_str("\n\r");
 8001624:	4813      	ldr	r0, [pc, #76]	@ (8001674 <network_handler+0xfc>)
 8001626:	f000 ffcf 	bl	80025c8 <net_send_str>
 800162a:	e005      	b.n	8001638 <network_handler+0xc0>
		} else {
			net_send_str("NACK");
 800162c:	4812      	ldr	r0, [pc, #72]	@ (8001678 <network_handler+0x100>)
 800162e:	f000 ffcb 	bl	80025c8 <net_send_str>
			net_send_str("\n\r");
 8001632:	4810      	ldr	r0, [pc, #64]	@ (8001674 <network_handler+0xfc>)
 8001634:	f000 ffc8 	bl	80025c8 <net_send_str>
		}

		printf("New temperature: %.1f \n\r", setpoint);
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <network_handler+0xf4>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	480f      	ldr	r0, [pc, #60]	@ (800167c <network_handler+0x104>)
 8001640:	f009 ff7a 	bl	800b538 <iprintf>


	}

	last_connected = connected;
 8001644:	4a04      	ldr	r2, [pc, #16]	@ (8001658 <network_handler+0xe0>)
 8001646:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800164a:	6013      	str	r3, [r2, #0]
}
 800164c:	bf00      	nop
 800164e:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20040494 	.word	0x20040494
 800165c:	0800e25c 	.word	0x0800e25c
 8001660:	0800e26c 	.word	0x0800e26c
 8001664:	0800e288 	.word	0x0800e288
 8001668:	20040404 	.word	0x20040404
 800166c:	20040010 	.word	0x20040010
 8001670:	0800e28c 	.word	0x0800e28c
 8001674:	0800e294 	.word	0x0800e294
 8001678:	0800e298 	.word	0x0800e298
 800167c:	0800e2a0 	.word	0x0800e2a0

08001680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001686:	f003 fed4 	bl	8005432 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800168a:	f000 f871 	bl	8001770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800168e:	f000 f9f5 	bl	8001a7c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001692:	f000 f93f 	bl	8001914 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8001696:	f000 f8f1 	bl	800187c <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 800169a:	f000 f8af 	bl	80017fc <MX_I2C1_Init>
  MX_TIM2_Init();
 800169e:	f000 f977 	bl	8001990 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	STATE = IDLE;
 80016a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001750 <main+0xd0>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]

	Knob_Set_Position((uint16_t) setpoint);
 80016a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001754 <main+0xd4>)
 80016aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ae:	4610      	mov	r0, r2
 80016b0:	4619      	mov	r1, r3
 80016b2:	f7ff fa91 	bl	8000bd8 <__aeabi_d2uiz>
 80016b6:	4603      	mov	r3, r0
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff fd04 	bl	80010c8 <Knob_Set_Position>

	TM1637_Init();
 80016c0:	f7ff fd62 	bl	8001188 <TM1637_Init>

	PID_Start();
 80016c4:	f7ff fdbc 	bl	8001240 <PID_Start>

	ethernet_start();                   // DHCP  static fallback
 80016c8:	f000 fd88 	bl	80021dc <ethernet_start>
	net_start_server(NET_SERVER_PORT);  // default 5000
 80016cc:	f241 3088 	movw	r0, #5000	@ 0x1388
 80016d0:	f000 fe08 	bl	80022e4 <net_start_server>

	printf("nc -v <ip> %u\r\n", NET_SERVER_PORT);
 80016d4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80016d8:	481f      	ldr	r0, [pc, #124]	@ (8001758 <main+0xd8>)
 80016da:	f009 ff2d 	bl	800b538 <iprintf>
	printf("nc -v <ip> 5000   (type lines, press Enter)\r\n");
 80016de:	481f      	ldr	r0, [pc, #124]	@ (800175c <main+0xdc>)
 80016e0:	f009 ff92 	bl	800b608 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		switch (STATE) {
 80016e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001750 <main+0xd0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d002      	beq.n	80016f2 <main+0x72>
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d005      	beq.n	80016fc <main+0x7c>
 80016f0:	e028      	b.n	8001744 <main+0xc4>
		case IDLE:
			updatePWM();
 80016f2:	f7ff fe21 	bl	8001338 <updatePWM>
			network_handler();
 80016f6:	f7ff ff3f 	bl	8001578 <network_handler>
			break;
 80016fa:	e028      	b.n	800174e <main+0xce>

		case SELECTING:
			knobReading = Knob_Read_Position();
 80016fc:	f7ff fd12 	bl	8001124 <Knob_Read_Position>
 8001700:	4603      	mov	r3, r0
 8001702:	461a      	mov	r2, r3
 8001704:	4b16      	ldr	r3, [pc, #88]	@ (8001760 <main+0xe0>)
 8001706:	801a      	strh	r2, [r3, #0]
			char display_str[5];
			snprintf(display_str, sizeof(display_str), "%d", knobReading);
 8001708:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <main+0xe0>)
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	4638      	mov	r0, r7
 800170e:	4a15      	ldr	r2, [pc, #84]	@ (8001764 <main+0xe4>)
 8001710:	2105      	movs	r1, #5
 8001712:	f009 fd6b 	bl	800b1ec <sniprintf>
			tm1637_printf(&tm1637_display, display_str);
 8001716:	463b      	mov	r3, r7
 8001718:	4619      	mov	r1, r3
 800171a:	4813      	ldr	r0, [pc, #76]	@ (8001768 <main+0xe8>)
 800171c:	f002 fcc4 	bl	80040a8 <tm1637_printf>
			updatePWM();
 8001720:	f7ff fe0a 	bl	8001338 <updatePWM>
			network_handler();
 8001724:	f7ff ff28 	bl	8001578 <network_handler>

			if (HAL_GetTick() - click_time > SELECTION_TIMEOUT) {
 8001728:	f003 feec 	bl	8005504 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	4b0f      	ldr	r3, [pc, #60]	@ (800176c <main+0xec>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001738:	4293      	cmp	r3, r2
 800173a:	d907      	bls.n	800174c <main+0xcc>
				STATE = IDLE;
 800173c:	4b04      	ldr	r3, [pc, #16]	@ (8001750 <main+0xd0>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
			}
			break;
 8001742:	e003      	b.n	800174c <main+0xcc>

		default:
			STATE = IDLE;
 8001744:	4b02      	ldr	r3, [pc, #8]	@ (8001750 <main+0xd0>)
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	e7cb      	b.n	80016e4 <main+0x64>
			break;
 800174c:	bf00      	nop
		switch (STATE) {
 800174e:	e7c9      	b.n	80016e4 <main+0x64>
 8001750:	20040404 	.word	0x20040404
 8001754:	20040010 	.word	0x20040010
 8001758:	0800e2bc 	.word	0x0800e2bc
 800175c:	0800e2cc 	.word	0x0800e2cc
 8001760:	20040478 	.word	0x20040478
 8001764:	0800e288 	.word	0x0800e288
 8001768:	200403f4 	.word	0x200403f4
 800176c:	20040498 	.word	0x20040498

08001770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b096      	sub	sp, #88	@ 0x58
 8001774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	2244      	movs	r2, #68	@ 0x44
 800177c:	2100      	movs	r1, #0
 800177e:	4618      	mov	r0, r3
 8001780:	f009 ff4a 	bl	800b618 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001784:	463b      	mov	r3, r7
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]
 8001790:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001792:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001796:	f005 f8ad 	bl	80068f4 <HAL_PWREx_ControlVoltageScaling>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80017a0:	f000 fbda 	bl	8001f58 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80017a4:	2310      	movs	r3, #16
 80017a6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80017a8:	2301      	movs	r3, #1
 80017aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80017b0:	2360      	movs	r3, #96	@ 0x60
 80017b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	4618      	mov	r0, r3
 80017be:	f005 f94d 	bl	8006a5c <HAL_RCC_OscConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80017c8:	f000 fbc6 	bl	8001f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017cc:	230f      	movs	r3, #15
 80017ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80017d0:	2300      	movs	r3, #0
 80017d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017dc:	2300      	movs	r3, #0
 80017de:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017e0:	463b      	mov	r3, r7
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f005 fd53 	bl	8007290 <HAL_RCC_ClockConfig>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80017f0:	f000 fbb2 	bl	8001f58 <Error_Handler>
  }
}
 80017f4:	bf00      	nop
 80017f6:	3758      	adds	r7, #88	@ 0x58
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001800:	4b1b      	ldr	r3, [pc, #108]	@ (8001870 <MX_I2C1_Init+0x74>)
 8001802:	4a1c      	ldr	r2, [pc, #112]	@ (8001874 <MX_I2C1_Init+0x78>)
 8001804:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 8001806:	4b1a      	ldr	r3, [pc, #104]	@ (8001870 <MX_I2C1_Init+0x74>)
 8001808:	4a1b      	ldr	r2, [pc, #108]	@ (8001878 <MX_I2C1_Init+0x7c>)
 800180a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800180c:	4b18      	ldr	r3, [pc, #96]	@ (8001870 <MX_I2C1_Init+0x74>)
 800180e:	2200      	movs	r2, #0
 8001810:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001812:	4b17      	ldr	r3, [pc, #92]	@ (8001870 <MX_I2C1_Init+0x74>)
 8001814:	2201      	movs	r2, #1
 8001816:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001818:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <MX_I2C1_Init+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800181e:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <MX_I2C1_Init+0x74>)
 8001820:	2200      	movs	r2, #0
 8001822:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <MX_I2C1_Init+0x74>)
 8001826:	2200      	movs	r2, #0
 8001828:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800182a:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <MX_I2C1_Init+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001830:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <MX_I2C1_Init+0x74>)
 8001832:	2200      	movs	r2, #0
 8001834:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001836:	480e      	ldr	r0, [pc, #56]	@ (8001870 <MX_I2C1_Init+0x74>)
 8001838:	f004 f968 	bl	8005b0c <HAL_I2C_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001842:	f000 fb89 	bl	8001f58 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001846:	2100      	movs	r1, #0
 8001848:	4809      	ldr	r0, [pc, #36]	@ (8001870 <MX_I2C1_Init+0x74>)
 800184a:	f004 ff9b 	bl	8006784 <HAL_I2CEx_ConfigAnalogFilter>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001854:	f000 fb80 	bl	8001f58 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001858:	2100      	movs	r1, #0
 800185a:	4805      	ldr	r0, [pc, #20]	@ (8001870 <MX_I2C1_Init+0x74>)
 800185c:	f004 ffdd 	bl	800681a <HAL_I2CEx_ConfigDigitalFilter>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001866:	f000 fb77 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	2004025c 	.word	0x2004025c
 8001874:	40005400 	.word	0x40005400
 8001878:	00100d14 	.word	0x00100d14

0800187c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001880:	4b22      	ldr	r3, [pc, #136]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 8001882:	4a23      	ldr	r2, [pc, #140]	@ (8001910 <MX_LPUART1_UART_Init+0x94>)
 8001884:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001886:	4b21      	ldr	r3, [pc, #132]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 8001888:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800188c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800188e:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001894:	4b1d      	ldr	r3, [pc, #116]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 8001896:	2200      	movs	r2, #0
 8001898:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800189a:	4b1c      	ldr	r3, [pc, #112]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80018a0:	4b1a      	ldr	r3, [pc, #104]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018a2:	220c      	movs	r2, #12
 80018a4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018a6:	4b19      	ldr	r3, [pc, #100]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ac:	4b17      	ldr	r3, [pc, #92]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80018b2:	4b16      	ldr	r3, [pc, #88]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018b8:	4b14      	ldr	r3, [pc, #80]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80018be:	4b13      	ldr	r3, [pc, #76]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80018c4:	4811      	ldr	r0, [pc, #68]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018c6:	f008 f93f 	bl	8009b48 <HAL_UART_Init>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80018d0:	f000 fb42 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018d4:	2100      	movs	r1, #0
 80018d6:	480d      	ldr	r0, [pc, #52]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018d8:	f008 ff68 	bl	800a7ac <HAL_UARTEx_SetTxFifoThreshold>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80018e2:	f000 fb39 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018e6:	2100      	movs	r1, #0
 80018e8:	4808      	ldr	r0, [pc, #32]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018ea:	f008 ff9d 	bl	800a828 <HAL_UARTEx_SetRxFifoThreshold>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80018f4:	f000 fb30 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_LPUART1_UART_Init+0x90>)
 80018fa:	f008 ff1e 	bl	800a73a <HAL_UARTEx_DisableFifoMode>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001904:	f000 fb28 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	200402b0 	.word	0x200402b0
 8001910:	40008000 	.word	0x40008000

08001914 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001918:	4b1b      	ldr	r3, [pc, #108]	@ (8001988 <MX_SPI1_Init+0x74>)
 800191a:	4a1c      	ldr	r2, [pc, #112]	@ (800198c <MX_SPI1_Init+0x78>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800191e:	4b1a      	ldr	r3, [pc, #104]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001920:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001924:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <MX_SPI1_Init+0x74>)
 800192e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001932:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001934:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001936:	2200      	movs	r2, #0
 8001938:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800193a:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <MX_SPI1_Init+0x74>)
 800193c:	2200      	movs	r2, #0
 800193e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001942:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001946:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001948:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <MX_SPI1_Init+0x74>)
 800194a:	2208      	movs	r2, #8
 800194c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194e:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001954:	4b0c      	ldr	r3, [pc, #48]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800195a:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <MX_SPI1_Init+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001960:	4b09      	ldr	r3, [pc, #36]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001962:	2207      	movs	r2, #7
 8001964:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001966:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001968:	2200      	movs	r2, #0
 800196a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <MX_SPI1_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001972:	4805      	ldr	r0, [pc, #20]	@ (8001988 <MX_SPI1_Init+0x74>)
 8001974:	f006 fc62 	bl	800823c <HAL_SPI_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800197e:	f000 faeb 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20040344 	.word	0x20040344
 800198c:	40013000 	.word	0x40013000

08001990 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08e      	sub	sp, #56	@ 0x38
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001996:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019b0:	463b      	mov	r3, r7
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	611a      	str	r2, [r3, #16]
 80019be:	615a      	str	r2, [r3, #20]
 80019c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 80019c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019c8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31;
 80019ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 80019cc:	221f      	movs	r2, #31
 80019ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d0:	4b29      	ldr	r3, [pc, #164]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80019d6:	4b28      	ldr	r3, [pc, #160]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 80019d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019de:	4b26      	ldr	r3, [pc, #152]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e4:	4b24      	ldr	r3, [pc, #144]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019ea:	4823      	ldr	r0, [pc, #140]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 80019ec:	f007 f84c 	bl	8008a88 <HAL_TIM_Base_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80019f6:	f000 faaf 	bl	8001f58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a04:	4619      	mov	r1, r3
 8001a06:	481c      	ldr	r0, [pc, #112]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 8001a08:	f007 fb10 	bl	800902c <HAL_TIM_ConfigClockSource>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001a12:	f000 faa1 	bl	8001f58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a16:	4818      	ldr	r0, [pc, #96]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 8001a18:	f007 f88d 	bl	8008b36 <HAL_TIM_PWM_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001a22:	f000 fa99 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	4619      	mov	r1, r3
 8001a34:	4810      	ldr	r0, [pc, #64]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 8001a36:	f007 ffff 	bl	8009a38 <HAL_TIMEx_MasterConfigSynchronization>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a40:	f000 fa8a 	bl	8001f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a44:	2360      	movs	r3, #96	@ 0x60
 8001a46:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 100;
 8001a48:	2364      	movs	r3, #100	@ 0x64
 8001a4a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a50:	2300      	movs	r3, #0
 8001a52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a54:	463b      	mov	r3, r7
 8001a56:	2200      	movs	r2, #0
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4807      	ldr	r0, [pc, #28]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 8001a5c:	f007 f9d2 	bl	8008e04 <HAL_TIM_PWM_ConfigChannel>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001a66:	f000 fa77 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a6a:	4803      	ldr	r0, [pc, #12]	@ (8001a78 <MX_TIM2_Init+0xe8>)
 8001a6c:	f001 ffaa 	bl	80039c4 <HAL_TIM_MspPostInit>

}
 8001a70:	bf00      	nop
 8001a72:	3738      	adds	r7, #56	@ 0x38
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	200403a8 	.word	0x200403a8

08001a7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08e      	sub	sp, #56	@ 0x38
 8001a80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	60da      	str	r2, [r3, #12]
 8001a90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a92:	4bb3      	ldr	r3, [pc, #716]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a96:	4ab2      	ldr	r2, [pc, #712]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001a98:	f043 0310 	orr.w	r3, r3, #16
 8001a9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a9e:	4bb0      	ldr	r3, [pc, #704]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa2:	f003 0310 	and.w	r3, r3, #16
 8001aa6:	623b      	str	r3, [r7, #32]
 8001aa8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aaa:	4bad      	ldr	r3, [pc, #692]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aae:	4aac      	ldr	r2, [pc, #688]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab6:	4baa      	ldr	r3, [pc, #680]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	61fb      	str	r3, [r7, #28]
 8001ac0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ac2:	4ba7      	ldr	r3, [pc, #668]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac6:	4aa6      	ldr	r2, [pc, #664]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001ac8:	f043 0320 	orr.w	r3, r3, #32
 8001acc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ace:	4ba4      	ldr	r3, [pc, #656]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad2:	f003 0320 	and.w	r3, r3, #32
 8001ad6:	61bb      	str	r3, [r7, #24]
 8001ad8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ada:	4ba1      	ldr	r3, [pc, #644]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	4aa0      	ldr	r2, [pc, #640]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001ae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae6:	4b9e      	ldr	r3, [pc, #632]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af2:	4b9b      	ldr	r3, [pc, #620]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	4a9a      	ldr	r2, [pc, #616]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001afe:	4b98      	ldr	r3, [pc, #608]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0a:	4b95      	ldr	r3, [pc, #596]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	4a94      	ldr	r2, [pc, #592]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b10:	f043 0302 	orr.w	r3, r3, #2
 8001b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b16:	4b92      	ldr	r3, [pc, #584]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b22:	4b8f      	ldr	r3, [pc, #572]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b26:	4a8e      	ldr	r2, [pc, #568]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b2e:	4b8c      	ldr	r3, [pc, #560]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b3a:	4b89      	ldr	r3, [pc, #548]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b3e:	4a88      	ldr	r2, [pc, #544]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b40:	f043 0308 	orr.w	r3, r3, #8
 8001b44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b46:	4b86      	ldr	r3, [pc, #536]	@ (8001d60 <MX_GPIO_Init+0x2e4>)
 8001b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4a:	f003 0308 	and.w	r3, r3, #8
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001b52:	f004 ff73 	bl	8006a3c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_SET);
 8001b56:	2201      	movs	r2, #1
 8001b58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b5c:	4881      	ldr	r0, [pc, #516]	@ (8001d64 <MX_GPIO_Init+0x2e8>)
 8001b5e:	f003 ffa5 	bl	8005aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_SET);
 8001b62:	2201      	movs	r2, #1
 8001b64:	2103      	movs	r1, #3
 8001b66:	4880      	ldr	r0, [pc, #512]	@ (8001d68 <MX_GPIO_Init+0x2ec>)
 8001b68:	f003 ffa0 	bl	8005aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b72:	487e      	ldr	r0, [pc, #504]	@ (8001d6c <MX_GPIO_Init+0x2f0>)
 8001b74:	f003 ff9a 	bl	8005aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b7e:	487b      	ldr	r0, [pc, #492]	@ (8001d6c <MX_GPIO_Init+0x2f0>)
 8001b80:	f003 ff94 	bl	8005aac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b84:	230c      	movs	r3, #12
 8001b86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b90:	2300      	movs	r3, #0
 8001b92:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001b94:	230d      	movs	r3, #13
 8001b96:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4874      	ldr	r0, [pc, #464]	@ (8001d70 <MX_GPIO_Init+0x2f4>)
 8001ba0:	f003 fdf2 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001ba4:	2307      	movs	r3, #7
 8001ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ba8:	2312      	movs	r3, #18
 8001baa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4869      	ldr	r0, [pc, #420]	@ (8001d64 <MX_GPIO_Init+0x2e8>)
 8001bc0:	f003 fde2 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bc4:	2380      	movs	r3, #128	@ 0x80
 8001bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001bd4:	230d      	movs	r3, #13
 8001bd6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4861      	ldr	r0, [pc, #388]	@ (8001d64 <MX_GPIO_Init+0x2e8>)
 8001be0:	f003 fdd2 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001be4:	233f      	movs	r3, #63	@ 0x3f
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001be8:	230b      	movs	r3, #11
 8001bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	485f      	ldr	r0, [pc, #380]	@ (8001d74 <MX_GPIO_Init+0x2f8>)
 8001bf8:	f003 fdc6 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001bfc:	230a      	movs	r3, #10
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c00:	230b      	movs	r3, #11
 8001c02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c12:	f003 fdb9 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c16:	2301      	movs	r3, #1
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c22:	2300      	movs	r3, #0
 8001c24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c26:	2302      	movs	r3, #2
 8001c28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4851      	ldr	r0, [pc, #324]	@ (8001d78 <MX_GPIO_Init+0x2fc>)
 8001c32:	f003 fda9 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c36:	2302      	movs	r3, #2
 8001c38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001c3a:	230b      	movs	r3, #11
 8001c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c46:	4619      	mov	r1, r3
 8001c48:	484b      	ldr	r0, [pc, #300]	@ (8001d78 <MX_GPIO_Init+0x2fc>)
 8001c4a:	f003 fd9d 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001c4e:	2344      	movs	r3, #68	@ 0x44
 8001c50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c52:	2303      	movs	r3, #3
 8001c54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4845      	ldr	r0, [pc, #276]	@ (8001d78 <MX_GPIO_Init+0x2fc>)
 8001c62:	f003 fd91 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001c66:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4839      	ldr	r0, [pc, #228]	@ (8001d64 <MX_GPIO_Init+0x2e8>)
 8001c80:	f003 fd82 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c8a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4832      	ldr	r0, [pc, #200]	@ (8001d64 <MX_GPIO_Init+0x2e8>)
 8001c9c:	f003 fd74 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ca4:	2311      	movs	r3, #17
 8001ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cac:	2302      	movs	r3, #2
 8001cae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	482c      	ldr	r0, [pc, #176]	@ (8001d68 <MX_GPIO_Init+0x2ec>)
 8001cb8:	f003 fd66 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001cbc:	2380      	movs	r3, #128	@ 0x80
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cc0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4827      	ldr	r0, [pc, #156]	@ (8001d70 <MX_GPIO_Init+0x2f4>)
 8001cd2:	f003 fd59 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE8 PE9 PE10 PE11
                           PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001cd6:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 8001cda:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	481f      	ldr	r0, [pc, #124]	@ (8001d70 <MX_GPIO_Init+0x2f4>)
 8001cf4:	f003 fd48 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001cf8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d12:	4619      	mov	r1, r3
 8001d14:	4816      	ldr	r0, [pc, #88]	@ (8001d70 <MX_GPIO_Init+0x2f4>)
 8001d16:	f003 fd37 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001d1a:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d20:	2302      	movs	r3, #2
 8001d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001d2c:	230d      	movs	r3, #13
 8001d2e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d34:	4619      	mov	r1, r3
 8001d36:	4810      	ldr	r0, [pc, #64]	@ (8001d78 <MX_GPIO_Init+0x2fc>)
 8001d38:	f003 fd26 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001d3c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001d4e:	230e      	movs	r3, #14
 8001d50:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d56:	4619      	mov	r1, r3
 8001d58:	4807      	ldr	r0, [pc, #28]	@ (8001d78 <MX_GPIO_Init+0x2fc>)
 8001d5a:	f003 fd15 	bl	8005788 <HAL_GPIO_Init>
 8001d5e:	e00d      	b.n	8001d7c <MX_GPIO_Init+0x300>
 8001d60:	40021000 	.word	0x40021000
 8001d64:	48001400 	.word	0x48001400
 8001d68:	48001800 	.word	0x48001800
 8001d6c:	48000c00 	.word	0x48000c00
 8001d70:	48001000 	.word	0x48001000
 8001d74:	48000800 	.word	0x48000800
 8001d78:	48000400 	.word	0x48000400

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d7c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d82:	2302      	movs	r3, #2
 8001d84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d8e:	2307      	movs	r3, #7
 8001d90:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d96:	4619      	mov	r1, r3
 8001d98:	486b      	ldr	r0, [pc, #428]	@ (8001f48 <MX_GPIO_Init+0x4cc>)
 8001d9a:	f003 fcf5 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d9e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001da2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da4:	2301      	movs	r3, #1
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dac:	2302      	movs	r3, #2
 8001dae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001db0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db4:	4619      	mov	r1, r3
 8001db6:	4864      	ldr	r0, [pc, #400]	@ (8001f48 <MX_GPIO_Init+0x4cc>)
 8001db8:	f003 fce6 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dbc:	2340      	movs	r3, #64	@ 0x40
 8001dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001dcc:	230d      	movs	r3, #13
 8001dce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	485d      	ldr	r0, [pc, #372]	@ (8001f4c <MX_GPIO_Init+0x4d0>)
 8001dd8:	f003 fcd6 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ddc:	2380      	movs	r3, #128	@ 0x80
 8001dde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de8:	2300      	movs	r3, #0
 8001dea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dec:	2302      	movs	r3, #2
 8001dee:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df4:	4619      	mov	r1, r3
 8001df6:	4855      	ldr	r0, [pc, #340]	@ (8001f4c <MX_GPIO_Init+0x4d0>)
 8001df8:	f003 fcc6 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001dfc:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001e00:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e02:	2302      	movs	r3, #2
 8001e04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	2300      	movs	r3, #0
 8001e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e0e:	230c      	movs	r3, #12
 8001e10:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e16:	4619      	mov	r1, r3
 8001e18:	484c      	ldr	r0, [pc, #304]	@ (8001f4c <MX_GPIO_Init+0x4d0>)
 8001e1a:	f003 fcb5 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001e1e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001e22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e24:	2302      	movs	r3, #2
 8001e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e30:	230a      	movs	r3, #10
 8001e32:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e3e:	f003 fca3 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e54:	4619      	mov	r1, r3
 8001e56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e5a:	f003 fc95 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e6e:	2309      	movs	r3, #9
 8001e70:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e76:	4619      	mov	r1, r3
 8001e78:	4833      	ldr	r0, [pc, #204]	@ (8001f48 <MX_GPIO_Init+0x4cc>)
 8001e7a:	f003 fc85 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e7e:	2304      	movs	r3, #4
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e8e:	230c      	movs	r3, #12
 8001e90:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e96:	4619      	mov	r1, r3
 8001e98:	482b      	ldr	r0, [pc, #172]	@ (8001f48 <MX_GPIO_Init+0x4cc>)
 8001e9a:	f003 fc75 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001e9e:	2378      	movs	r3, #120	@ 0x78
 8001ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001eae:	2307      	movs	r3, #7
 8001eb0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	4823      	ldr	r0, [pc, #140]	@ (8001f48 <MX_GPIO_Init+0x4cc>)
 8001eba:	f003 fc65 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001ebe:	2338      	movs	r3, #56	@ 0x38
 8001ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ece:	2306      	movs	r3, #6
 8001ed0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	481d      	ldr	r0, [pc, #116]	@ (8001f50 <MX_GPIO_Init+0x4d4>)
 8001eda:	f003 fc55 	bl	8005788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eea:	2300      	movs	r3, #0
 8001eec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4816      	ldr	r0, [pc, #88]	@ (8001f54 <MX_GPIO_Init+0x4d8>)
 8001efa:	f003 fc45 	bl	8005788 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001efe:	2200      	movs	r2, #0
 8001f00:	2100      	movs	r1, #0
 8001f02:	2017      	movs	r0, #23
 8001f04:	f003 fc09 	bl	800571a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001f08:	2017      	movs	r0, #23
 8001f0a:	f003 fc22 	bl	8005752 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	2028      	movs	r0, #40	@ 0x28
 8001f14:	f003 fc01 	bl	800571a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f18:	2028      	movs	r0, #40	@ 0x28
 8001f1a:	f003 fc1a 	bl	8005752 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

	// MARK- my code
	// configure PA5/6/7 for SPI
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8001f1e:	23e0      	movs	r3, #224	@ 0xe0
 8001f20:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	633b      	str	r3, [r7, #48]	@ 0x30
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f2e:	2305      	movs	r3, #5
 8001f30:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f36:	4619      	mov	r1, r3
 8001f38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f3c:	f003 fc24 	bl	8005788 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f40:	bf00      	nop
 8001f42:	3738      	adds	r7, #56	@ 0x38
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	48000c00 	.word	0x48000c00
 8001f4c:	48000800 	.word	0x48000800
 8001f50:	48000400 	.word	0x48000400
 8001f54:	48001000 	.word	0x48001000

08001f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f5c:	b672      	cpsid	i
}
 8001f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <Error_Handler+0x8>

08001f64 <wizchip_select>:
extern SPI_HandleTypeDef  hspi1;
extern UART_HandleTypeDef hlpuart1;

/* ===== SPI  W5500 glue ===== */

static inline void wizchip_select(void)   { HAL_GPIO_WritePin(W5500_CS_GPIO_Port,  W5500_CS_Pin,  GPIO_PIN_RESET); }
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f6e:	4802      	ldr	r0, [pc, #8]	@ (8001f78 <wizchip_select+0x14>)
 8001f70:	f003 fd9c 	bl	8005aac <HAL_GPIO_WritePin>
 8001f74:	bf00      	nop
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	48000c00 	.word	0x48000c00

08001f7c <wizchip_deselect>:
static inline void wizchip_deselect(void) { HAL_GPIO_WritePin(W5500_CS_GPIO_Port,  W5500_CS_Pin,  GPIO_PIN_SET);   }
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	2201      	movs	r2, #1
 8001f82:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f86:	4802      	ldr	r0, [pc, #8]	@ (8001f90 <wizchip_deselect+0x14>)
 8001f88:	f003 fd90 	bl	8005aac <HAL_GPIO_WritePin>
 8001f8c:	bf00      	nop
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	48000c00 	.word	0x48000c00

08001f94 <wizchip_read>:

static uint8_t wizchip_read(void) {
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af02      	add	r7, sp, #8
  uint8_t tx=0xFF, rx=0x00;
 8001f9a:	23ff      	movs	r3, #255	@ 0xff
 8001f9c:	71fb      	strb	r3, [r7, #7]
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	71bb      	strb	r3, [r7, #6]
  HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, HAL_MAX_DELAY);
 8001fa2:	1dba      	adds	r2, r7, #6
 8001fa4:	1df9      	adds	r1, r7, #7
 8001fa6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	2301      	movs	r3, #1
 8001fae:	4804      	ldr	r0, [pc, #16]	@ (8001fc0 <wizchip_read+0x2c>)
 8001fb0:	f006 f9e7 	bl	8008382 <HAL_SPI_TransmitReceive>
  return rx;
 8001fb4:	79bb      	ldrb	r3, [r7, #6]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20040344 	.word	0x20040344

08001fc4 <wizchip_write>:
static void wizchip_write(uint8_t wb) {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af02      	add	r7, sp, #8
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
  uint8_t dummy;
  HAL_SPI_TransmitReceive(&hspi1, &wb, &dummy, 1, HAL_MAX_DELAY);
 8001fce:	f107 020f 	add.w	r2, r7, #15
 8001fd2:	1df9      	adds	r1, r7, #7
 8001fd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2301      	movs	r3, #1
 8001fdc:	4803      	ldr	r0, [pc, #12]	@ (8001fec <wizchip_write+0x28>)
 8001fde:	f006 f9d0 	bl	8008382 <HAL_SPI_TransmitReceive>
}
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20040344 	.word	0x20040344

08001ff0 <wizchip_readburst>:

static void wizchip_readburst(uint8_t *p, uint16_t l)  {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af02      	add	r7, sp, #8
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	807b      	strh	r3, [r7, #2]
  // To READ 'l' bytes, we must SEND 'l' dummy bytes.
  // We can send the (garbage) contents of the 'p' buffer as dummy data.
  // The 'p' buffer will be OVERWRITTEN with the data we receive.
  HAL_SPI_TransmitReceive(&hspi1, p, p, l, HAL_MAX_DELAY);
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002002:	9200      	str	r2, [sp, #0]
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	4803      	ldr	r0, [pc, #12]	@ (8002018 <wizchip_readburst+0x28>)
 800200a:	f006 f9ba 	bl	8008382 <HAL_SPI_TransmitReceive>
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20040344 	.word	0x20040344

0800201c <wizchip_writeburst>:
static void wizchip_writeburst(uint8_t *p, uint16_t l) {
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af02      	add	r7, sp, #8
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	807b      	strh	r3, [r7, #2]
  // To WRITE 'l' bytes, we must also READ 'l' dummy bytes.
  // We send the data from 'p'.
  // We can receive the (garbage) dummy data back into the 'p' buffer.
  HAL_SPI_TransmitReceive(&hspi1, p, p, l, HAL_MAX_DELAY);
 8002028:	887b      	ldrh	r3, [r7, #2]
 800202a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800202e:	9200      	str	r2, [sp, #0]
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	4803      	ldr	r0, [pc, #12]	@ (8002044 <wizchip_writeburst+0x28>)
 8002036:	f006 f9a4 	bl	8008382 <HAL_SPI_TransmitReceive>
}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20040344 	.word	0x20040344

08002048 <wizchip_hw_reset>:

static void wizchip_hw_reset(void) {
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);
 800204c:	2200      	movs	r2, #0
 800204e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002052:	4808      	ldr	r0, [pc, #32]	@ (8002074 <wizchip_hw_reset+0x2c>)
 8002054:	f003 fd2a 	bl	8005aac <HAL_GPIO_WritePin>
  HAL_Delay(2);    /* >= 500us */
 8002058:	2002      	movs	r0, #2
 800205a:	f003 fa5f 	bl	800551c <HAL_Delay>
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 800205e:	2201      	movs	r2, #1
 8002060:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002064:	4803      	ldr	r0, [pc, #12]	@ (8002074 <wizchip_hw_reset+0x2c>)
 8002066:	f003 fd21 	bl	8005aac <HAL_GPIO_WritePin>
  HAL_Delay(50);   /* allow PLL/PHY settle */
 800206a:	2032      	movs	r0, #50	@ 0x32
 800206c:	f003 fa56 	bl	800551c <HAL_Delay>
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}
 8002074:	48000c00 	.word	0x48000c00

08002078 <w5500_chip_init>:

/* ===== Basic bring-up ===== */

int w5500_chip_init(void)
{
 8002078:	b590      	push	{r4, r7, lr}
 800207a:	b087      	sub	sp, #28
 800207c:	af00      	add	r7, sp, #0
  uint8_t memsize[2][8] = { /* TX and RX per socket in KB */
 800207e:	4b16      	ldr	r3, [pc, #88]	@ (80020d8 <w5500_chip_init+0x60>)
 8002080:	1d3c      	adds	r4, r7, #4
 8002082:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002084:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {2,2,2,2,2,2,2,2},
    {2,2,2,2,2,2,2,2}
  };

  wizchip_hw_reset();
 8002088:	f7ff ffde 	bl	8002048 <wizchip_hw_reset>

  reg_wizchip_cs_cbfunc     (wizchip_select, wizchip_deselect);
 800208c:	4913      	ldr	r1, [pc, #76]	@ (80020dc <w5500_chip_init+0x64>)
 800208e:	4814      	ldr	r0, [pc, #80]	@ (80020e0 <w5500_chip_init+0x68>)
 8002090:	f002 fc36 	bl	8004900 <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc    (wizchip_read, wizchip_write);
 8002094:	4913      	ldr	r1, [pc, #76]	@ (80020e4 <w5500_chip_init+0x6c>)
 8002096:	4814      	ldr	r0, [pc, #80]	@ (80020e8 <w5500_chip_init+0x70>)
 8002098:	f002 fc58 	bl	800494c <reg_wizchip_spi_cbfunc>
  reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 800209c:	4913      	ldr	r1, [pc, #76]	@ (80020ec <w5500_chip_init+0x74>)
 800209e:	4814      	ldr	r0, [pc, #80]	@ (80020f0 <w5500_chip_init+0x78>)
 80020a0:	f002 fc80 	bl	80049a4 <reg_wizchip_spiburst_cbfunc>

  /* Some ioLibrary versions return 0 on success (no RET_OK macro) */
  int8_t rc = ctlwizchip(CW_INIT_WIZCHIP, (void*)memsize);
 80020a4:	1d3b      	adds	r3, r7, #4
 80020a6:	4619      	mov	r1, r3
 80020a8:	2004      	movs	r0, #4
 80020aa:	f002 fca7 	bl	80049fc <ctlwizchip>
 80020ae:	4603      	mov	r3, r0
 80020b0:	75fb      	strb	r3, [r7, #23]
  if (rc != 0) {
 80020b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d008      	beq.n	80020cc <w5500_chip_init+0x54>
    printf("CW_INIT_WIZCHIP failed (rc=%d)\r\n", rc);
 80020ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80020be:	4619      	mov	r1, r3
 80020c0:	480c      	ldr	r0, [pc, #48]	@ (80020f4 <w5500_chip_init+0x7c>)
 80020c2:	f009 fa39 	bl	800b538 <iprintf>
    return -1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ca:	e000      	b.n	80020ce <w5500_chip_init+0x56>

  /* Not fatal if this differs, but helpful sanity check */
//  if (getVERSIONR() != 0x04) {
//    printf("W5500 VERSIONR=0x%02X\r\n", getVERSIONR());
//  }
  return 0;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	371c      	adds	r7, #28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd90      	pop	{r4, r7, pc}
 80020d6:	bf00      	nop
 80020d8:	0800e320 	.word	0x0800e320
 80020dc:	08001f7d 	.word	0x08001f7d
 80020e0:	08001f65 	.word	0x08001f65
 80020e4:	08001fc5 	.word	0x08001fc5
 80020e8:	08001f95 	.word	0x08001f95
 80020ec:	0800201d 	.word	0x0800201d
 80020f0:	08001ff1 	.word	0x08001ff1
 80020f4:	0800e2fc 	.word	0x0800e2fc

080020f8 <net_print_info>:
  .dns  = {8,8,8,8},
  .dhcp = NETINFO_STATIC
};

void net_print_info(void)
{
 80020f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020fc:	b0a0      	sub	sp, #128	@ 0x80
 80020fe:	af10      	add	r7, sp, #64	@ 0x40
  wiz_NetInfo n; ctlnetwork(CN_GET_NETINFO, &n);
 8002100:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002104:	4619      	mov	r1, r3
 8002106:	2001      	movs	r0, #1
 8002108:	f002 fd68 	bl	8004bdc <ctlnetwork>
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
         "IP %d.%d.%d.%d  GW %d.%d.%d.%d  SN %d.%d.%d.%d  %s\r\n",
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 800210c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002110:	469c      	mov	ip, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8002112:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002116:	469e      	mov	lr, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8002118:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800211c:	4698      	mov	r8, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 800211e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002122:	461e      	mov	r6, r3
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 8002124:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002128:	627b      	str	r3, [r7, #36]	@ 0x24
         n.mac[0],n.mac[1],n.mac[2],n.mac[3],n.mac[4],n.mac[5],
 800212a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800212e:	623b      	str	r3, [r7, #32]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 8002130:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002134:	61fb      	str	r3, [r7, #28]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 8002136:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800213a:	61bb      	str	r3, [r7, #24]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 800213c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002140:	617b      	str	r3, [r7, #20]
         n.ip[0],n.ip[1],n.ip[2],n.ip[3],
 8002142:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002146:	613b      	str	r3, [r7, #16]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 8002148:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800214c:	60fb      	str	r3, [r7, #12]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 800214e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002152:	60bb      	str	r3, [r7, #8]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 8002154:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002158:	607b      	str	r3, [r7, #4]
         n.gw[0],n.gw[1],n.gw[2],n.gw[3],
 800215a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800215e:	461d      	mov	r5, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8002160:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002164:	461c      	mov	r4, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8002166:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800216a:	4618      	mov	r0, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 800216c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002170:	4619      	mov	r1, r3
         n.sn[0],n.sn[1],n.sn[2],n.sn[3],
 8002172:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 8002176:	461a      	mov	r2, r3
         (n.dhcp==NETINFO_DHCP) ? "DHCP" : "STATIC");
 8002178:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
  printf("MAC %02X:%02X:%02X:%02X:%02X:%02X  "
 800217c:	2b02      	cmp	r3, #2
 800217e:	d101      	bne.n	8002184 <net_print_info+0x8c>
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <net_print_info+0xd8>)
 8002182:	e000      	b.n	8002186 <net_print_info+0x8e>
 8002184:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <net_print_info+0xdc>)
 8002186:	930f      	str	r3, [sp, #60]	@ 0x3c
 8002188:	920e      	str	r2, [sp, #56]	@ 0x38
 800218a:	910d      	str	r1, [sp, #52]	@ 0x34
 800218c:	900c      	str	r0, [sp, #48]	@ 0x30
 800218e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002190:	950a      	str	r5, [sp, #40]	@ 0x28
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	9309      	str	r3, [sp, #36]	@ 0x24
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	9308      	str	r3, [sp, #32]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	9307      	str	r3, [sp, #28]
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	9306      	str	r3, [sp, #24]
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	9305      	str	r3, [sp, #20]
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	9304      	str	r3, [sp, #16]
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	9303      	str	r3, [sp, #12]
 80021ae:	6a3b      	ldr	r3, [r7, #32]
 80021b0:	9302      	str	r3, [sp, #8]
 80021b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b4:	9301      	str	r3, [sp, #4]
 80021b6:	9600      	str	r6, [sp, #0]
 80021b8:	4643      	mov	r3, r8
 80021ba:	4672      	mov	r2, lr
 80021bc:	4661      	mov	r1, ip
 80021be:	4806      	ldr	r0, [pc, #24]	@ (80021d8 <net_print_info+0xe0>)
 80021c0:	f009 f9ba 	bl	800b538 <iprintf>
}
 80021c4:	bf00      	nop
 80021c6:	3740      	adds	r7, #64	@ 0x40
 80021c8:	46bd      	mov	sp, r7
 80021ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021ce:	bf00      	nop
 80021d0:	0800e330 	.word	0x0800e330
 80021d4:	0800e338 	.word	0x0800e338
 80021d8:	0800e340 	.word	0x0800e340

080021dc <ethernet_start>:
    *last_ms += 1000U;
  }
}

void ethernet_start(void)
{
 80021dc:	b5b0      	push	{r4, r5, r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
  printf("1. Initializing W5500 chip...\r\n");
 80021e2:	4816      	ldr	r0, [pc, #88]	@ (800223c <ethernet_start+0x60>)
 80021e4:	f009 fa10 	bl	800b608 <puts>
  if (w5500_chip_init() != 0) {
 80021e8:	f7ff ff46 	bl	8002078 <w5500_chip_init>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <ethernet_start+0x1e>
    printf("   FATAL: W5500 chip init failed.\r\n");
 80021f2:	4813      	ldr	r0, [pc, #76]	@ (8002240 <ethernet_start+0x64>)
 80021f4:	f009 fa08 	bl	800b608 <puts>
 80021f8:	e01c      	b.n	8002234 <ethernet_start+0x58>
    return;
  }

  // WE NEED THIS DELAY! DO NOT REMOVE IT!
  // do i know why this delay is needed? NO.
  HAL_Delay(1000);
 80021fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021fe:	f003 f98d 	bl	800551c <HAL_Delay>

  /* Force static configuration */
  wiz_NetInfo ni = g_static_fallback;   // or fill a local struct here
 8002202:	4b10      	ldr	r3, [pc, #64]	@ (8002244 <ethernet_start+0x68>)
 8002204:	463c      	mov	r4, r7
 8002206:	461d      	mov	r5, r3
 8002208:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800220a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800220c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002210:	6020      	str	r0, [r4, #0]
 8002212:	3404      	adds	r4, #4
 8002214:	8021      	strh	r1, [r4, #0]
 8002216:	3402      	adds	r4, #2
 8002218:	0c0b      	lsrs	r3, r1, #16
 800221a:	7023      	strb	r3, [r4, #0]
  ni.dhcp = NETINFO_STATIC;             // make sure it's marked STATIC
 800221c:	2301      	movs	r3, #1
 800221e:	75bb      	strb	r3, [r7, #22]
  ctlnetwork(CN_SET_NETINFO, &ni);
 8002220:	463b      	mov	r3, r7
 8002222:	4619      	mov	r1, r3
 8002224:	2000      	movs	r0, #0
 8002226:	f002 fcd9 	bl	8004bdc <ctlnetwork>

  /* Optional: wait for link (PHYCFGR.LNK) before continuing */
  // while ((getPHYCFGR() & PHYCFGR_LNK_ON) == 0) HAL_Delay(10);

  printf("2. Static IP configured:\r\n");
 800222a:	4807      	ldr	r0, [pc, #28]	@ (8002248 <ethernet_start+0x6c>)
 800222c:	f009 f9ec 	bl	800b608 <puts>
  net_print_info();
 8002230:	f7ff ff62 	bl	80020f8 <net_print_info>
}
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bdb0      	pop	{r4, r5, r7, pc}
 800223a:	bf00      	nop
 800223c:	0800e398 	.word	0x0800e398
 8002240:	0800e3b8 	.word	0x0800e3b8
 8002244:	0800e438 	.word	0x0800e438
 8002248:	0800e3dc 	.word	0x0800e3dc

0800224c <rb_count>:
static uint16_t      g_port = NET_SERVER_PORT;

static uint8_t  rx_ring[NET_RX_BUFSZ];
static uint16_t rx_head = 0, rx_tail = 0;     /* head: write, tail: read */

static inline uint16_t rb_count(void) {
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return (uint16_t)((NET_RX_BUFSZ + rx_head - rx_tail) % NET_RX_BUFSZ);
 8002250:	4b09      	ldr	r3, [pc, #36]	@ (8002278 <rb_count+0x2c>)
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002258:	4a08      	ldr	r2, [pc, #32]	@ (800227c <rb_count+0x30>)
 800225a:	8812      	ldrh	r2, [r2, #0]
 800225c:	1a9b      	subs	r3, r3, r2
 800225e:	425a      	negs	r2, r3
 8002260:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002264:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002268:	bf58      	it	pl
 800226a:	4253      	negpl	r3, r2
 800226c:	b29b      	uxth	r3, r3
}
 800226e:	4618      	mov	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	2004089c 	.word	0x2004089c
 800227c:	2004089e 	.word	0x2004089e

08002280 <rb_space>:
static inline uint16_t rb_space(void) {
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  return (uint16_t)(NET_RX_BUFSZ - 1 - rb_count());
 8002284:	f7ff ffe2 	bl	800224c <rb_count>
 8002288:	4603      	mov	r3, r0
 800228a:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 800228e:	3303      	adds	r3, #3
 8002290:	b29b      	uxth	r3, r3
}
 8002292:	4618      	mov	r0, r3
 8002294:	bd80      	pop	{r7, pc}
	...

08002298 <rb_push_byte>:
static inline void rb_push_byte(uint8_t b) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	71fb      	strb	r3, [r7, #7]
  if (rb_space() == 0) return;                /* drop on overflow */
 80022a2:	f7ff ffed 	bl	8002280 <rb_space>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d013      	beq.n	80022d4 <rb_push_byte+0x3c>
  rx_ring[rx_head] = b;
 80022ac:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <rb_push_byte+0x44>)
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	4619      	mov	r1, r3
 80022b2:	4a0b      	ldr	r2, [pc, #44]	@ (80022e0 <rb_push_byte+0x48>)
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	5453      	strb	r3, [r2, r1]
  rx_head = (uint16_t)((rx_head + 1) % NET_RX_BUFSZ);
 80022b8:	4b08      	ldr	r3, [pc, #32]	@ (80022dc <rb_push_byte+0x44>)
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	3301      	adds	r3, #1
 80022be:	425a      	negs	r2, r3
 80022c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022c4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80022c8:	bf58      	it	pl
 80022ca:	4253      	negpl	r3, r2
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <rb_push_byte+0x44>)
 80022d0:	801a      	strh	r2, [r3, #0]
 80022d2:	e000      	b.n	80022d6 <rb_push_byte+0x3e>
  if (rb_space() == 0) return;                /* drop on overflow */
 80022d4:	bf00      	nop
}
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	2004089c 	.word	0x2004089c
 80022e0:	2004049c 	.word	0x2004049c

080022e4 <net_start_server>:
  rx_tail = (uint16_t)((rx_tail + 1) % NET_RX_BUFSZ);
  return 1;
}

void net_start_server(uint16_t port)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	80fb      	strh	r3, [r7, #6]
  g_port = port;
 80022ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002364 <net_start_server+0x80>)
 80022f0:	88fb      	ldrh	r3, [r7, #6]
 80022f2:	8013      	strh	r3, [r2, #0]
  rx_head = rx_tail = 0;
 80022f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002368 <net_start_server+0x84>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	801a      	strh	r2, [r3, #0]
 80022fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002368 <net_start_server+0x84>)
 80022fc:	881a      	ldrh	r2, [r3, #0]
 80022fe:	4b1b      	ldr	r3, [pc, #108]	@ (800236c <net_start_server+0x88>)
 8002300:	801a      	strh	r2, [r3, #0]

  if (getSn_SR(S_SRV) != SOCK_CLOSED) {
 8002302:	2301      	movs	r3, #1
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	3301      	adds	r3, #1
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800230e:	4618      	mov	r0, r3
 8002310:	f001 ffca 	bl	80042a8 <WIZCHIP_READ>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <net_start_server+0x3e>
    close(S_SRV);
 800231a:	2301      	movs	r3, #1
 800231c:	4618      	mov	r0, r3
 800231e:	f000 fe9b 	bl	8003058 <close>
  }
  if (socket(S_SRV, Sn_MR_TCP, g_port, 0) == S_SRV) {
 8002322:	2001      	movs	r0, #1
 8002324:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <net_start_server+0x80>)
 8002326:	881a      	ldrh	r2, [r3, #0]
 8002328:	2300      	movs	r3, #0
 800232a:	2101      	movs	r1, #1
 800232c:	f000 fd60 	bl	8002df0 <socket>
 8002330:	4603      	mov	r3, r0
 8002332:	461a      	mov	r2, r3
 8002334:	2301      	movs	r3, #1
 8002336:	429a      	cmp	r2, r3
 8002338:	d10a      	bne.n	8002350 <net_start_server+0x6c>
    listen(S_SRV);
 800233a:	2301      	movs	r3, #1
 800233c:	4618      	mov	r0, r3
 800233e:	f000 fef9 	bl	8003134 <listen>
    printf("TCP server listening on :%u\r\n", (unsigned)g_port);
 8002342:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <net_start_server+0x80>)
 8002344:	881b      	ldrh	r3, [r3, #0]
 8002346:	4619      	mov	r1, r3
 8002348:	4809      	ldr	r0, [pc, #36]	@ (8002370 <net_start_server+0x8c>)
 800234a:	f009 f8f5 	bl	800b538 <iprintf>
  } else {
    printf("socket(%u) failed\r\n", (unsigned)g_port);
  }
}
 800234e:	e005      	b.n	800235c <net_start_server+0x78>
    printf("socket(%u) failed\r\n", (unsigned)g_port);
 8002350:	4b04      	ldr	r3, [pc, #16]	@ (8002364 <net_start_server+0x80>)
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	4619      	mov	r1, r3
 8002356:	4807      	ldr	r0, [pc, #28]	@ (8002374 <net_start_server+0x90>)
 8002358:	f009 f8ee 	bl	800b538 <iprintf>
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20040038 	.word	0x20040038
 8002368:	2004089e 	.word	0x2004089e
 800236c:	2004089c 	.word	0x2004089c
 8002370:	0800e3f8 	.word	0x0800e3f8
 8002374:	0800e418 	.word	0x0800e418

08002378 <net_is_connected>:

int net_is_connected(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
  uint8_t st = getSn_SR(S_SRV);
 800237e:	2301      	movs	r3, #1
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	3301      	adds	r3, #1
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800238a:	4618      	mov	r0, r3
 800238c:	f001 ff8c 	bl	80042a8 <WIZCHIP_READ>
 8002390:	4603      	mov	r3, r0
 8002392:	71fb      	strb	r3, [r7, #7]
  return (st == SOCK_ESTABLISHED) ? 1 : 0;
 8002394:	79fb      	ldrb	r3, [r7, #7]
 8002396:	2b17      	cmp	r3, #23
 8002398:	bf0c      	ite	eq
 800239a:	2301      	moveq	r3, #1
 800239c:	2300      	movne	r3, #0
 800239e:	b2db      	uxtb	r3, r3
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <net_poll>:
    listen(S_SRV);
  }
}

void net_poll(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b0c6      	sub	sp, #280	@ 0x118
 80023ac:	af00      	add	r7, sp, #0
  uint8_t st = getSn_SR(S_SRV);
 80023ae:	2301      	movs	r3, #1
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	3301      	adds	r3, #1
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80023ba:	4618      	mov	r0, r3
 80023bc:	f001 ff74 	bl	80042a8 <WIZCHIP_READ>
 80023c0:	4603      	mov	r3, r0
 80023c2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

  if (st == SOCK_CLOSED) {
 80023c6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d110      	bne.n	80023f0 <net_poll+0x48>
    /* Reopen & listen */
    if (socket(S_SRV, Sn_MR_TCP, g_port, 0) == S_SRV) listen(S_SRV);
 80023ce:	2001      	movs	r0, #1
 80023d0:	4b49      	ldr	r3, [pc, #292]	@ (80024f8 <net_poll+0x150>)
 80023d2:	881a      	ldrh	r2, [r3, #0]
 80023d4:	2300      	movs	r3, #0
 80023d6:	2101      	movs	r1, #1
 80023d8:	f000 fd0a 	bl	8002df0 <socket>
 80023dc:	4603      	mov	r3, r0
 80023de:	461a      	mov	r2, r3
 80023e0:	2301      	movs	r3, #1
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d17c      	bne.n	80024e0 <net_poll+0x138>
 80023e6:	2301      	movs	r3, #1
 80023e8:	4618      	mov	r0, r3
 80023ea:	f000 fea3 	bl	8003134 <listen>
    return;
 80023ee:	e077      	b.n	80024e0 <net_poll+0x138>
  }

  if (st == SOCK_INIT) {
 80023f0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80023f4:	2b13      	cmp	r3, #19
 80023f6:	d104      	bne.n	8002402 <net_poll+0x5a>
    listen(S_SRV);
 80023f8:	2301      	movs	r3, #1
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 fe9a 	bl	8003134 <listen>
    return;
 8002400:	e075      	b.n	80024ee <net_poll+0x146>
  }

  if (st == SOCK_CLOSE_WAIT) {
 8002402:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002406:	2b1c      	cmp	r3, #28
 8002408:	d113      	bne.n	8002432 <net_poll+0x8a>
    /* Finish and reset */
    disconnect(S_SRV);
 800240a:	2301      	movs	r3, #1
 800240c:	4618      	mov	r0, r3
 800240e:	f000 feeb 	bl	80031e8 <disconnect>
    close(S_SRV);
 8002412:	2301      	movs	r3, #1
 8002414:	4618      	mov	r0, r3
 8002416:	f000 fe1f 	bl	8003058 <close>
    socket(S_SRV, Sn_MR_TCP, g_port, 0);
 800241a:	2001      	movs	r0, #1
 800241c:	4b36      	ldr	r3, [pc, #216]	@ (80024f8 <net_poll+0x150>)
 800241e:	881a      	ldrh	r2, [r3, #0]
 8002420:	2300      	movs	r3, #0
 8002422:	2101      	movs	r1, #1
 8002424:	f000 fce4 	bl	8002df0 <socket>
    listen(S_SRV);
 8002428:	2301      	movs	r3, #1
 800242a:	4618      	mov	r0, r3
 800242c:	f000 fe82 	bl	8003134 <listen>
    return;
 8002430:	e05d      	b.n	80024ee <net_poll+0x146>
  }

  if (st == SOCK_ESTABLISHED) {
 8002432:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002436:	2b17      	cmp	r3, #23
 8002438:	d159      	bne.n	80024ee <net_poll+0x146>
    for (;;) {
      uint16_t room = rb_space();
 800243a:	f7ff ff21 	bl	8002280 <rb_space>
 800243e:	4603      	mov	r3, r0
 8002440:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
      if (room == 0) break;
 8002444:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8002448:	2b00      	cmp	r3, #0
 800244a:	d04b      	beq.n	80024e4 <net_poll+0x13c>

      /* how many bytes are waiting in the W5500 RX buffer? */
      uint16_t avail = getSn_RX_RSR(S_SRV);
 800244c:	2301      	movs	r3, #1
 800244e:	4618      	mov	r0, r3
 8002450:	f002 f8cd 	bl	80045ee <getSn_RX_RSR>
 8002454:	4603      	mov	r3, r0
 8002456:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
      if (avail == 0) break;
 800245a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 800245e:	2b00      	cmp	r3, #0
 8002460:	d042      	beq.n	80024e8 <net_poll+0x140>

      /* take the smaller of (avail, our ring space, a temp cap) */
      uint16_t take = avail;
 8002462:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002466:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
      if (take > room)   take = room;
 800246a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 800246e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8002472:	429a      	cmp	r2, r3
 8002474:	d903      	bls.n	800247e <net_poll+0xd6>
 8002476:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800247a:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
      if (take > 256)    take = 256;
 800247e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002486:	d903      	bls.n	8002490 <net_poll+0xe8>
 8002488:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800248c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

      uint8_t tmp[256];
      int32_t r = recv(S_SRV, tmp, take);
 8002490:	2001      	movs	r0, #1
 8002492:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8002496:	1d3b      	adds	r3, r7, #4
 8002498:	4619      	mov	r1, r3
 800249a:	f001 f87b 	bl	8003594 <recv>
 800249e:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

      if (r > 0) {
 80024a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	dd20      	ble.n	80024ec <net_poll+0x144>
        for (int32_t i = 0; i < r; i++) rb_push_byte(tmp[i]);
 80024aa:	2300      	movs	r3, #0
 80024ac:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80024b0:	e00f      	b.n	80024d2 <net_poll+0x12a>
 80024b2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80024b6:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 80024ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024be:	4413      	add	r3, r2
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff fee8 	bl	8002298 <rb_push_byte>
 80024c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024cc:	3301      	adds	r3, #1
 80024ce:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80024d2:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80024d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80024da:	429a      	cmp	r2, r3
 80024dc:	dbe9      	blt.n	80024b2 <net_poll+0x10a>
    for (;;) {
 80024de:	e7ac      	b.n	800243a <net_poll+0x92>
    return;
 80024e0:	bf00      	nop
 80024e2:	e004      	b.n	80024ee <net_poll+0x146>
      if (room == 0) break;
 80024e4:	bf00      	nop
 80024e6:	e002      	b.n	80024ee <net_poll+0x146>
      if (avail == 0) break;
 80024e8:	bf00      	nop
 80024ea:	e000      	b.n	80024ee <net_poll+0x146>
        continue;
      }

      /* r <= 0: if it's just busy/len, try again later; otherwise reset socket */
      /* Typical values: SOCK_BUSY or SOCKERR_DATALEN. Either way, stop for now. */
      break;
 80024ec:	bf00      	nop
    }
  }
}
 80024ee:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	20040038 	.word	0x20040038

080024fc <net_send>:

/* ===== Send/Receive APIs ===== */

int net_send(const void *data, uint16_t len)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	807b      	strh	r3, [r7, #2]
  if (!net_is_connected()) return -1;
 8002508:	f7ff ff36 	bl	8002378 <net_is_connected>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d102      	bne.n	8002518 <net_send+0x1c>
 8002512:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002516:	e053      	b.n	80025c0 <net_send+0xc4>

  const uint8_t *p = (const uint8_t*)data;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	61fb      	str	r3, [r7, #28]
  uint16_t left = len;
 800251c:	887b      	ldrh	r3, [r7, #2]
 800251e:	837b      	strh	r3, [r7, #26]
  uint32_t deadline = HAL_GetTick() + 300;  // try for up to ~300 ms
 8002520:	f002 fff0 	bl	8005504 <HAL_GetTick>
 8002524:	4603      	mov	r3, r0
 8002526:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 800252a:	617b      	str	r3, [r7, #20]

  while (left) {
 800252c:	e03e      	b.n	80025ac <net_send+0xb0>
    /* ensure there is TX space */
    uint16_t fre = getSn_TX_FSR(S_SRV);
 800252e:	2301      	movs	r3, #1
 8002530:	4618      	mov	r0, r3
 8002532:	f002 f813 	bl	800455c <getSn_TX_FSR>
 8002536:	4603      	mov	r3, r0
 8002538:	827b      	strh	r3, [r7, #18]
    if (fre == 0) {
 800253a:	8a7b      	ldrh	r3, [r7, #18]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d109      	bne.n	8002554 <net_send+0x58>
      if (HAL_GetTick() >= deadline) break;
 8002540:	f002 ffe0 	bl	8005504 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	4293      	cmp	r3, r2
 800254a:	d933      	bls.n	80025b4 <net_send+0xb8>
      HAL_Delay(1);
 800254c:	2001      	movs	r0, #1
 800254e:	f002 ffe5 	bl	800551c <HAL_Delay>
      continue;
 8002552:	e02b      	b.n	80025ac <net_send+0xb0>
    }

    uint16_t chunk = left;
 8002554:	8b7b      	ldrh	r3, [r7, #26]
 8002556:	833b      	strh	r3, [r7, #24]
    if (chunk > fre)  chunk = fre;   // don't exceed TX free space
 8002558:	8b3a      	ldrh	r2, [r7, #24]
 800255a:	8a7b      	ldrh	r3, [r7, #18]
 800255c:	429a      	cmp	r2, r3
 800255e:	d901      	bls.n	8002564 <net_send+0x68>
 8002560:	8a7b      	ldrh	r3, [r7, #18]
 8002562:	833b      	strh	r3, [r7, #24]
    if (chunk > 1024) chunk = 1024;  // reasonable cap per write
 8002564:	8b3b      	ldrh	r3, [r7, #24]
 8002566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800256a:	d902      	bls.n	8002572 <net_send+0x76>
 800256c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002570:	833b      	strh	r3, [r7, #24]

    int32_t n = send(S_SRV, (uint8_t*)p, chunk);
 8002572:	2001      	movs	r0, #1
 8002574:	8b3b      	ldrh	r3, [r7, #24]
 8002576:	461a      	mov	r2, r3
 8002578:	69f9      	ldr	r1, [r7, #28]
 800257a:	f000 feb7 	bl	80032ec <send>
 800257e:	60f8      	str	r0, [r7, #12]
    if (n > 0) { p += n; left -= (uint16_t)n; continue; }
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2b00      	cmp	r3, #0
 8002584:	dd09      	ble.n	800259a <net_send+0x9e>
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	69fa      	ldr	r2, [r7, #28]
 800258a:	4413      	add	r3, r2
 800258c:	61fb      	str	r3, [r7, #28]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	b29b      	uxth	r3, r3
 8002592:	8b7a      	ldrh	r2, [r7, #26]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	837b      	strh	r3, [r7, #26]
 8002598:	e008      	b.n	80025ac <net_send+0xb0>

    /* n <= 0: usually SOCK_BUSY. Give it a moment and retry. */
    if (HAL_GetTick() >= deadline) break;
 800259a:	f002 ffb3 	bl	8005504 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d908      	bls.n	80025b8 <net_send+0xbc>
    HAL_Delay(1);
 80025a6:	2001      	movs	r0, #1
 80025a8:	f002 ffb8 	bl	800551c <HAL_Delay>
  while (left) {
 80025ac:	8b7b      	ldrh	r3, [r7, #26]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1bd      	bne.n	800252e <net_send+0x32>
 80025b2:	e002      	b.n	80025ba <net_send+0xbe>
      if (HAL_GetTick() >= deadline) break;
 80025b4:	bf00      	nop
 80025b6:	e000      	b.n	80025ba <net_send+0xbe>
    if (HAL_GetTick() >= deadline) break;
 80025b8:	bf00      	nop
  }

  return (int)(len - left);
 80025ba:	887a      	ldrh	r2, [r7, #2]
 80025bc:	8b7b      	ldrh	r3, [r7, #26]
 80025be:	1ad3      	subs	r3, r2, r3
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3720      	adds	r7, #32
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <net_send_str>:

int net_send_str(const char *s)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  return net_send(s, (uint16_t)strlen(s));
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7fd fe65 	bl	80002a0 <strlen>
 80025d6:	4603      	mov	r3, r0
 80025d8:	b29b      	uxth	r3, r3
 80025da:	4619      	mov	r1, r3
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f7ff ff8d 	bl	80024fc <net_send>
 80025e2:	4603      	mov	r3, r0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <rb_peek_at>:
  }
  return (int)n;
}

/* Helpers for peeking/dropping without consuming prematurely */
static inline uint8_t rb_peek_at(uint16_t off) {
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	80fb      	strh	r3, [r7, #6]
  return rx_ring[(uint16_t)((rx_tail + off) % NET_RX_BUFSZ)];
 80025f6:	4b07      	ldr	r3, [pc, #28]	@ (8002614 <rb_peek_at+0x28>)
 80025f8:	881a      	ldrh	r2, [r3, #0]
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	4413      	add	r3, r2
 80025fe:	b29b      	uxth	r3, r3
 8002600:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002604:	4a04      	ldr	r2, [pc, #16]	@ (8002618 <rb_peek_at+0x2c>)
 8002606:	5cd3      	ldrb	r3, [r2, r3]
}
 8002608:	4618      	mov	r0, r3
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	2004089e 	.word	0x2004089e
 8002618:	2004049c 	.word	0x2004049c

0800261c <rb_drop_n>:
static inline void rb_drop_n(uint16_t n) {
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	80fb      	strh	r3, [r7, #6]
  rx_tail = (uint16_t)((rx_tail + n) % NET_RX_BUFSZ);
 8002626:	4b08      	ldr	r3, [pc, #32]	@ (8002648 <rb_drop_n+0x2c>)
 8002628:	881a      	ldrh	r2, [r3, #0]
 800262a:	88fb      	ldrh	r3, [r7, #6]
 800262c:	4413      	add	r3, r2
 800262e:	b29b      	uxth	r3, r3
 8002630:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002634:	b29a      	uxth	r2, r3
 8002636:	4b04      	ldr	r3, [pc, #16]	@ (8002648 <rb_drop_n+0x2c>)
 8002638:	801a      	strh	r2, [r3, #0]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	2004089e 	.word	0x2004089e

0800264c <net_recv_line>:

int net_recv_line(char *dst, uint16_t maxlen, uint32_t timeout_ms)
{
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b089      	sub	sp, #36	@ 0x24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	460b      	mov	r3, r1
 8002656:	607a      	str	r2, [r7, #4]
 8002658:	817b      	strh	r3, [r7, #10]
  if (maxlen < 2) return -2;
 800265a:	897b      	ldrh	r3, [r7, #10]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d802      	bhi.n	8002666 <net_recv_line+0x1a>
 8002660:	f06f 0301 	mvn.w	r3, #1
 8002664:	e07d      	b.n	8002762 <net_recv_line+0x116>
  uint32_t start = HAL_GetTick();
 8002666:	f002 ff4d 	bl	8005504 <HAL_GetTick>
 800266a:	6178      	str	r0, [r7, #20]

  for (;;) {
    uint16_t cnt = rb_count();
 800266c:	f7ff fdee 	bl	800224c <rb_count>
 8002670:	4603      	mov	r3, r0
 8002672:	827b      	strh	r3, [r7, #18]
    int16_t term_pos = -1;
 8002674:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002678:	83fb      	strh	r3, [r7, #30]
    for (uint16_t i = 0; i < cnt; i++) {
 800267a:	2300      	movs	r3, #0
 800267c:	83bb      	strh	r3, [r7, #28]
 800267e:	e011      	b.n	80026a4 <net_recv_line+0x58>
      uint8_t c = rb_peek_at(i);
 8002680:	8bbb      	ldrh	r3, [r7, #28]
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff ffb2 	bl	80025ec <rb_peek_at>
 8002688:	4603      	mov	r3, r0
 800268a:	747b      	strb	r3, [r7, #17]
      if (c == '\n' || c == '\r') { term_pos = (int16_t)i; break; }
 800268c:	7c7b      	ldrb	r3, [r7, #17]
 800268e:	2b0a      	cmp	r3, #10
 8002690:	d002      	beq.n	8002698 <net_recv_line+0x4c>
 8002692:	7c7b      	ldrb	r3, [r7, #17]
 8002694:	2b0d      	cmp	r3, #13
 8002696:	d102      	bne.n	800269e <net_recv_line+0x52>
 8002698:	8bbb      	ldrh	r3, [r7, #28]
 800269a:	83fb      	strh	r3, [r7, #30]
 800269c:	e006      	b.n	80026ac <net_recv_line+0x60>
    for (uint16_t i = 0; i < cnt; i++) {
 800269e:	8bbb      	ldrh	r3, [r7, #28]
 80026a0:	3301      	adds	r3, #1
 80026a2:	83bb      	strh	r3, [r7, #28]
 80026a4:	8bba      	ldrh	r2, [r7, #28]
 80026a6:	8a7b      	ldrh	r3, [r7, #18]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d3e9      	bcc.n	8002680 <net_recv_line+0x34>
    }

    if (term_pos >= 0) {
 80026ac:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	db41      	blt.n	8002738 <net_recv_line+0xec>
      uint8_t term_char = rb_peek_at((uint16_t)term_pos);   // remember CR vs LF
 80026b4:	8bfb      	ldrh	r3, [r7, #30]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff ff98 	bl	80025ec <rb_peek_at>
 80026bc:	4603      	mov	r3, r0
 80026be:	743b      	strb	r3, [r7, #16]

      uint16_t copy_len = (uint16_t)term_pos;
 80026c0:	8bfb      	ldrh	r3, [r7, #30]
 80026c2:	837b      	strh	r3, [r7, #26]
      if (copy_len >= (uint16_t)(maxlen - 1)) copy_len = (uint16_t)(maxlen - 1);
 80026c4:	897b      	ldrh	r3, [r7, #10]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	8b7a      	ldrh	r2, [r7, #26]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d302      	bcc.n	80026d6 <net_recv_line+0x8a>
 80026d0:	897b      	ldrh	r3, [r7, #10]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	837b      	strh	r3, [r7, #26]

      for (uint16_t j = 0; j < copy_len; j++) dst[j] = rb_peek_at(j);
 80026d6:	2300      	movs	r3, #0
 80026d8:	833b      	strh	r3, [r7, #24]
 80026da:	e00b      	b.n	80026f4 <net_recv_line+0xa8>
 80026dc:	8b3b      	ldrh	r3, [r7, #24]
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	18d4      	adds	r4, r2, r3
 80026e2:	8b3b      	ldrh	r3, [r7, #24]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff ff81 	bl	80025ec <rb_peek_at>
 80026ea:	4603      	mov	r3, r0
 80026ec:	7023      	strb	r3, [r4, #0]
 80026ee:	8b3b      	ldrh	r3, [r7, #24]
 80026f0:	3301      	adds	r3, #1
 80026f2:	833b      	strh	r3, [r7, #24]
 80026f4:	8b3a      	ldrh	r2, [r7, #24]
 80026f6:	8b7b      	ldrh	r3, [r7, #26]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d3ef      	bcc.n	80026dc <net_recv_line+0x90>
      dst[copy_len] = '\0';
 80026fc:	8b7b      	ldrh	r3, [r7, #26]
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	4413      	add	r3, r2
 8002702:	2200      	movs	r2, #0
 8002704:	701a      	strb	r2, [r3, #0]

      rb_drop_n((uint16_t)term_pos + 1); // drop line + terminator
 8002706:	8bfb      	ldrh	r3, [r7, #30]
 8002708:	3301      	adds	r3, #1
 800270a:	b29b      	uxth	r3, r3
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff ff85 	bl	800261c <rb_drop_n>

      /* If terminator was CR and next is LF, drop LF too */
      if (term_char == '\r' && rb_count() && rb_peek_at(0) == '\n') {
 8002712:	7c3b      	ldrb	r3, [r7, #16]
 8002714:	2b0d      	cmp	r3, #13
 8002716:	d10d      	bne.n	8002734 <net_recv_line+0xe8>
 8002718:	f7ff fd98 	bl	800224c <rb_count>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d008      	beq.n	8002734 <net_recv_line+0xe8>
 8002722:	2000      	movs	r0, #0
 8002724:	f7ff ff62 	bl	80025ec <rb_peek_at>
 8002728:	4603      	mov	r3, r0
 800272a:	2b0a      	cmp	r3, #10
 800272c:	d102      	bne.n	8002734 <net_recv_line+0xe8>
        rb_drop_n(1);
 800272e:	2001      	movs	r0, #1
 8002730:	f7ff ff74 	bl	800261c <rb_drop_n>
      }

      return (int)copy_len;
 8002734:	8b7b      	ldrh	r3, [r7, #26]
 8002736:	e014      	b.n	8002762 <net_recv_line+0x116>
    }

    if (timeout_ms == 0) return 0;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <net_recv_line+0xf6>
 800273e:	2300      	movs	r3, #0
 8002740:	e00f      	b.n	8002762 <net_recv_line+0x116>
    if ((HAL_GetTick() - start) >= timeout_ms) return 0;
 8002742:	f002 fedf 	bl	8005504 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	429a      	cmp	r2, r3
 8002750:	d801      	bhi.n	8002756 <net_recv_line+0x10a>
 8002752:	2300      	movs	r3, #0
 8002754:	e005      	b.n	8002762 <net_recv_line+0x116>

    net_poll();
 8002756:	f7ff fe27 	bl	80023a8 <net_poll>
    HAL_Delay(1);
 800275a:	2001      	movs	r0, #1
 800275c:	f002 fede 	bl	800551c <HAL_Delay>
  for (;;) {
 8002760:	e784      	b.n	800266c <net_recv_line+0x20>
  }
}
 8002762:	4618      	mov	r0, r3
 8002764:	3724      	adds	r7, #36	@ 0x24
 8002766:	46bd      	mov	sp, r7
 8002768:	bd90      	pop	{r4, r7, pc}

0800276a <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b082      	sub	sp, #8
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002788:	6879      	ldr	r1, [r7, #4]
 800278a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
	
	if (uPID->OutputSum > uPID->OutMax)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800279a:	f7fe f9d5 	bl	8000b48 <__aeabi_dcmpgt>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d006      	beq.n	80027b2 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }
	
}
 80027b0:	e011      	b.n	80027d6 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80027be:	f7fe f9a5 	bl	8000b0c <__aeabi_dcmplt>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d100      	bne.n	80027ca <PID_Init+0x60>
}
 80027c8:	e005      	b.n	80027d6 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08a      	sub	sp, #40	@ 0x28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6278      	str	r0, [r7, #36]	@ 0x24
 80027e8:	6239      	str	r1, [r7, #32]
 80027ea:	61fa      	str	r2, [r7, #28]
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	ed87 0b04 	vstr	d0, [r7, #16]
 80027f2:	ed87 1b02 	vstr	d1, [r7, #8]
 80027f6:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 80027fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fc:	69fa      	ldr	r2, [r7, #28]
 80027fe:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 8002800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002802:	6a3a      	ldr	r2, [r7, #32]
 8002804:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 8002806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	2200      	movs	r2, #0
 8002810:	705a      	strb	r2, [r3, #1]
	
	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8002812:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8002868 <PID+0x88>
 8002816:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8002870 <PID+0x90>
 800281a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800281c:	f000 f956 	bl	8002acc <PID_SetOutputLimits>
	
	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002822:	2264      	movs	r2, #100	@ 0x64
 8002824:	609a      	str	r2, [r3, #8]
	
	PID_SetControllerDirection(uPID, ControllerDirection);
 8002826:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800282a:	4619      	mov	r1, r3
 800282c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800282e:	f000 fa63 	bl	8002cf8 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8002832:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002836:	4619      	mov	r1, r3
 8002838:	ed97 2b00 	vldr	d2, [r7]
 800283c:	ed97 1b02 	vldr	d1, [r7, #8]
 8002840:	ed97 0b04 	vldr	d0, [r7, #16]
 8002844:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002846:	f000 f9af 	bl	8002ba8 <PID_SetTunings2>
	
	uPID->LastTime = GetTime() - uPID->SampleTime;
 800284a:	f002 fe5b 	bl	8005504 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	1ad2      	subs	r2, r2, r3
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	605a      	str	r2, [r3, #4]
	
}
 800285a:	bf00      	nop
 800285c:	3728      	adds	r7, #40	@ 0x28
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	f3af 8000 	nop.w
 8002868:	00000000 	.word	0x00000000
 800286c:	406fe000 	.word	0x406fe000
	...

08002878 <PID2>:

void PID2(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08c      	sub	sp, #48	@ 0x30
 800287c:	af02      	add	r7, sp, #8
 800287e:	6278      	str	r0, [r7, #36]	@ 0x24
 8002880:	6239      	str	r1, [r7, #32]
 8002882:	61fa      	str	r2, [r7, #28]
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	ed87 0b04 	vstr	d0, [r7, #16]
 800288a:	ed87 1b02 	vstr	d1, [r7, #8]
 800288e:	ed87 2b00 	vstr	d2, [r7]
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
 8002892:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002896:	9301      	str	r3, [sp, #4]
 8002898:	2301      	movs	r3, #1
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	ed97 2b00 	vldr	d2, [r7]
 80028a0:	ed97 1b02 	vldr	d1, [r7, #8]
 80028a4:	ed97 0b04 	vldr	d0, [r7, #16]
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	69fa      	ldr	r2, [r7, #28]
 80028ac:	6a39      	ldr	r1, [r7, #32]
 80028ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80028b0:	f7ff ff96 	bl	80027e0 <PID>
}
 80028b4:	bf00      	nop
 80028b6:	3728      	adds	r7, #40	@ 0x28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <PID_Compute>:

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 80028bc:	b5b0      	push	{r4, r5, r7, lr}
 80028be:	b08c      	sub	sp, #48	@ 0x30
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;
	
	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	785b      	ldrb	r3, [r3, #1]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d101      	bne.n	80028d0 <PID_Compute+0x14>
	{
		return _FALSE;
 80028cc:	2300      	movs	r3, #0
 80028ce:	e0db      	b.n	8002a88 <PID_Compute+0x1cc>
	}
	
	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 80028d0:	f002 fe18 	bl	8005504 <HAL_GetTick>
 80028d4:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	623b      	str	r3, [r7, #32]
	
	if (timeChange >= uPID->SampleTime)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	6a3a      	ldr	r2, [r7, #32]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	f0c0 80cd 	bcc.w	8002a86 <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002900:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002904:	f7fd fcd8 	bl	80002b8 <__aeabi_dsub>
 8002908:	4602      	mov	r2, r0
 800290a:	460b      	mov	r3, r1
 800290c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8002916:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800291a:	f7fd fccd 	bl	80002b8 <__aeabi_dsub>
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->OutputSum     += (uPID->Ki * error);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002932:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002936:	f7fd fe77 	bl	8000628 <__aeabi_dmul>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4620      	mov	r0, r4
 8002940:	4629      	mov	r1, r5
 8002942:	f7fd fcbb 	bl	80002bc <__adddf3>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		
		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d114      	bne.n	8002982 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002964:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002968:	f7fd fe5e 	bl	8000628 <__aeabi_dmul>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4620      	mov	r0, r4
 8002972:	4629      	mov	r1, r5
 8002974:	f7fd fca0 	bl	80002b8 <__aeabi_dsub>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	6879      	ldr	r1, [r7, #4]
 800297e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		
		if (uPID->OutputSum > uPID->OutMax)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800298e:	f7fe f8db 	bl	8000b48 <__aeabi_dcmpgt>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d006      	beq.n	80029a6 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 80029a4:	e010      	b.n	80029c8 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80029b2:	f7fe f8ab 	bl	8000b0c <__aeabi_dcmplt>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d005      	beq.n	80029c8 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }
		
		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00b      	beq.n	80029e8 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80029d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80029da:	f7fd fe25 	bl	8000628 <__aeabi_dmul>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80029e6:	e005      	b.n	80029f4 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		
		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002a00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a04:	f7fd fe10 	bl	8000628 <__aeabi_dmul>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	4620      	mov	r0, r4
 8002a0e:	4629      	mov	r1, r5
 8002a10:	f7fd fc52 	bl	80002b8 <__aeabi_dsub>
 8002a14:	4602      	mov	r2, r0
 8002a16:	460b      	mov	r3, r1
 8002a18:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002a1c:	f7fd fc4e 	bl	80002bc <__adddf3>
 8002a20:	4602      	mov	r2, r0
 8002a22:	460b      	mov	r3, r1
 8002a24:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		
		if (output > uPID->OutMax)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002a2e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002a32:	f7fe f889 	bl	8000b48 <__aeabi_dcmpgt>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002a42:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8002a46:	e00e      	b.n	8002a66 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002a4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002a52:	f7fe f85b 	bl	8000b0c <__aeabi_dcmplt>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d004      	beq.n	8002a66 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002a62:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }
		
		*uPID->MyOutput = output;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002a6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a6e:	e9c1 2300 	strd	r2, r3, [r1]
		
		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a78:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a80:	605a      	str	r2, [r3, #4]
		
		return _TRUE;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <PID_Compute+0x1cc>
		
	}
	else
	{
		return _FALSE;
 8002a86:	2300      	movs	r3, #0
	}
	
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3730      	adds	r7, #48	@ 0x30
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bdb0      	pop	{r4, r5, r7, pc}

08002a90 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002a9c:	78fb      	ldrb	r3, [r7, #3]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	bf0c      	ite	eq
 8002aa2:	2301      	moveq	r3, #1
 8002aa4:	2300      	movne	r3, #0
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 8002aaa:	7bfb      	ldrb	r3, [r7, #15]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d006      	beq.n	8002abe <PID_SetMode+0x2e>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	785b      	ldrb	r3, [r3, #1]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d102      	bne.n	8002abe <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f7ff fe56 	bl	800276a <PID_Init>
	}
	
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	7bfa      	ldrb	r2, [r7, #15]
 8002ac2:	705a      	strb	r2, [r3, #1]
	
}
 8002ac4:	bf00      	nop
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6178      	str	r0, [r7, #20]
 8002ad4:	ed87 0b02 	vstr	d0, [r7, #8]
 8002ad8:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002adc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ae0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ae4:	f7fe f826 	bl	8000b34 <__aeabi_dcmpge>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d158      	bne.n	8002ba0 <PID_SetOutputLimits+0xd4>
	{
		return;
	}
	
	uPID->OutMin = Min;
 8002aee:	6979      	ldr	r1, [r7, #20]
 8002af0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002af4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 8002af8:	6979      	ldr	r1, [r7, #20]
 8002afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002afe:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	785b      	ldrb	r3, [r3, #1]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d04b      	beq.n	8002ba2 <PID_SetOutputLimits+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002b18:	f7fe f816 	bl	8000b48 <__aeabi_dcmpgt>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d007      	beq.n	8002b32 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002b2c:	e9c1 2300 	strd	r2, r3, [r1]
 8002b30:	e012      	b.n	8002b58 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002b40:	f7fd ffe4 	bl	8000b0c <__aeabi_dcmplt>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d006      	beq.n	8002b58 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002b54:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002b64:	f7fd fff0 	bl	8000b48 <__aeabi_dcmpgt>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8002b74:	6979      	ldr	r1, [r7, #20]
 8002b76:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002b7a:	e012      	b.n	8002ba2 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002b88:	f7fd ffc0 	bl	8000b0c <__aeabi_dcmplt>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d007      	beq.n	8002ba2 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002b98:	6979      	ldr	r1, [r7, #20]
 8002b9a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002b9e:	e000      	b.n	8002ba2 <PID_SetOutputLimits+0xd6>
		return;
 8002ba0:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002ba2:	3718      	adds	r7, #24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b08a      	sub	sp, #40	@ 0x28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	61f8      	str	r0, [r7, #28]
 8002bb0:	ed87 0b04 	vstr	d0, [r7, #16]
 8002bb4:	ed87 1b02 	vstr	d1, [r7, #8]
 8002bb8:	ed87 2b00 	vstr	d2, [r7]
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002bcc:	f7fd ff9e 	bl	8000b0c <__aeabi_dcmplt>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f040 8089 	bne.w	8002cea <PID_SetTunings2+0x142>
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002be4:	f7fd ff92 	bl	8000b0c <__aeabi_dcmplt>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d17d      	bne.n	8002cea <PID_SetTunings2+0x142>
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f04f 0300 	mov.w	r3, #0
 8002bf6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002bfa:	f7fd ff87 	bl	8000b0c <__aeabi_dcmplt>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d172      	bne.n	8002cea <PID_SetTunings2+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	7efa      	ldrb	r2, [r7, #27]
 8002c08:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002c0a:	7efb      	ldrb	r3, [r7, #27]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	bf0c      	ite	eq
 8002c10:	2301      	moveq	r3, #1
 8002c12:	2300      	movne	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	461a      	mov	r2, r3
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 8002c1c:	69f9      	ldr	r1, [r7, #28]
 8002c1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c22:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8002c26:	69f9      	ldr	r1, [r7, #28]
 8002c28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c2c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8002c30:	69f9      	ldr	r1, [r7, #28]
 8002c32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c36:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fd fc78 	bl	8000534 <__aeabi_ui2d>
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	4b2a      	ldr	r3, [pc, #168]	@ (8002cf4 <PID_SetTunings2+0x14c>)
 8002c4a:	f7fd fe17 	bl	800087c <__aeabi_ddiv>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	460b      	mov	r3, r1
 8002c52:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	uPID->Kp = Kp;
 8002c56:	69f9      	ldr	r1, [r7, #28]
 8002c58:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c5c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8002c60:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c68:	f7fd fcde 	bl	8000628 <__aeabi_dmul>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	69f9      	ldr	r1, [r7, #28]
 8002c72:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8002c76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c7e:	f7fd fdfd 	bl	800087c <__aeabi_ddiv>
 8002c82:	4602      	mov	r2, r0
 8002c84:	460b      	mov	r3, r1
 8002c86:	69f9      	ldr	r1, [r7, #28]
 8002c88:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	78db      	ldrb	r3, [r3, #3]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d12b      	bne.n	8002cec <PID_SetTunings2+0x144>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002c9a:	f04f 0000 	mov.w	r0, #0
 8002c9e:	f04f 0100 	mov.w	r1, #0
 8002ca2:	f7fd fb09 	bl	80002b8 <__aeabi_dsub>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	69f9      	ldr	r1, [r7, #28]
 8002cac:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002cb6:	f04f 0000 	mov.w	r0, #0
 8002cba:	f04f 0100 	mov.w	r1, #0
 8002cbe:	f7fd fafb 	bl	80002b8 <__aeabi_dsub>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	69f9      	ldr	r1, [r7, #28]
 8002cc8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002cd2:	f04f 0000 	mov.w	r0, #0
 8002cd6:	f04f 0100 	mov.w	r1, #0
 8002cda:	f7fd faed 	bl	80002b8 <__aeabi_dsub>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	69f9      	ldr	r1, [r7, #28]
 8002ce4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 8002ce8:	e000      	b.n	8002cec <PID_SetTunings2+0x144>
		return;
 8002cea:	bf00      	nop
		
	}
	
}
 8002cec:	3728      	adds	r7, #40	@ 0x28
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	408f4000 	.word	0x408f4000

08002cf8 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	785b      	ldrb	r3, [r3, #1]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d02e      	beq.n	8002d6a <PID_SetControllerDirection+0x72>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	78db      	ldrb	r3, [r3, #3]
 8002d10:	78fa      	ldrb	r2, [r7, #3]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d029      	beq.n	8002d6a <PID_SetControllerDirection+0x72>
	{
		
		uPID->Kp = (0 - uPID->Kp);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002d1c:	f04f 0000 	mov.w	r0, #0
 8002d20:	f04f 0100 	mov.w	r1, #0
 8002d24:	f7fd fac8 	bl	80002b8 <__aeabi_dsub>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002d38:	f04f 0000 	mov.w	r0, #0
 8002d3c:	f04f 0100 	mov.w	r1, #0
 8002d40:	f7fd faba 	bl	80002b8 <__aeabi_dsub>
 8002d44:	4602      	mov	r2, r0
 8002d46:	460b      	mov	r3, r1
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002d54:	f04f 0000 	mov.w	r0, #0
 8002d58:	f04f 0100 	mov.w	r1, #0
 8002d5c:	f7fd faac 	bl	80002b8 <__aeabi_dsub>
 8002d60:	4602      	mov	r2, r0
 8002d62:	460b      	mov	r3, r1
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		
	}
	
	uPID->ControllerDirection = Direction;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	78fa      	ldrb	r2, [r7, #3]
 8002d6e:	70da      	strb	r2, [r3, #3]
	
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8002d78:	b5b0      	push	{r4, r5, r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
	
	double ratio;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	dd2e      	ble.n	8002de6 <PID_SetSampleTime+0x6e>
	{
		
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8002d88:	6838      	ldr	r0, [r7, #0]
 8002d8a:	f7fd fbe3 	bl	8000554 <__aeabi_i2d>
 8002d8e:	4604      	mov	r4, r0
 8002d90:	460d      	mov	r5, r1
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fd fbcc 	bl	8000534 <__aeabi_ui2d>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4620      	mov	r0, r4
 8002da2:	4629      	mov	r1, r5
 8002da4:	f7fd fd6a 	bl	800087c <__aeabi_ddiv>
 8002da8:	4602      	mov	r2, r0
 8002daa:	460b      	mov	r3, r1
 8002dac:	e9c7 2302 	strd	r2, r3, [r7, #8]
		
		uPID->Ki *= ratio;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002db6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dba:	f7fd fc35 	bl	8000628 <__aeabi_dmul>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002dce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dd2:	f7fd fd53 	bl	800087c <__aeabi_ddiv>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	609a      	str	r2, [r3, #8]
		
	}
	
}
 8002de6:	bf00      	nop
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002df0 <socket>:
#endif




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag) {
 8002df0:	b590      	push	{r4, r7, lr}
 8002df2:	b089      	sub	sp, #36	@ 0x24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4604      	mov	r4, r0
 8002df8:	4608      	mov	r0, r1
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4623      	mov	r3, r4
 8002e00:	71fb      	strb	r3, [r7, #7]
 8002e02:	4603      	mov	r3, r0
 8002e04:	71bb      	strb	r3, [r7, #6]
 8002e06:	460b      	mov	r3, r1
 8002e08:	80bb      	strh	r3, [r7, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	70fb      	strb	r3, [r7, #3]

    uint8_t taddr[16];
    uint16_t local_port = 0;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	83fb      	strh	r3, [r7, #30]
    CHECK_SOCKNUM();
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	2b07      	cmp	r3, #7
 8002e16:	d902      	bls.n	8002e1e <socket+0x2e>
 8002e18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e1c:	e10d      	b.n	800303a <socket+0x24a>
    switch (protocol & 0x0F) {
 8002e1e:	79bb      	ldrb	r3, [r7, #6]
 8002e20:	f003 030f 	and.w	r3, r3, #15
 8002e24:	3b01      	subs	r3, #1
 8002e26:	2b0d      	cmp	r3, #13
 8002e28:	d82c      	bhi.n	8002e84 <socket+0x94>
 8002e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e30 <socket+0x40>)
 8002e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e30:	08002e69 	.word	0x08002e69
 8002e34:	08002e8b 	.word	0x08002e8b
 8002e38:	08002e8b 	.word	0x08002e8b
 8002e3c:	08002e8b 	.word	0x08002e8b
 8002e40:	08002e85 	.word	0x08002e85
 8002e44:	08002e85 	.word	0x08002e85
 8002e48:	08002e85 	.word	0x08002e85
 8002e4c:	08002e85 	.word	0x08002e85
 8002e50:	08002e85 	.word	0x08002e85
 8002e54:	08002e8b 	.word	0x08002e8b
 8002e58:	08002e8b 	.word	0x08002e8b
 8002e5c:	08002e85 	.word	0x08002e85
 8002e60:	08002e85 	.word	0x08002e85
 8002e64:	08002e8b 	.word	0x08002e8b
        /*
            uint8_t taddr[4];
            getSIPR(taddr);
        */
        uint32_t taddr;
        getSIPR((uint8_t*)&taddr);
 8002e68:	f107 0308 	add.w	r3, r7, #8
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	4619      	mov	r1, r3
 8002e70:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002e74:	f001 fab2 	bl	80043dc <WIZCHIP_READ_BUF>
        if (taddr == 0) {
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d107      	bne.n	8002e8e <socket+0x9e>
            return SOCKERR_SOCKINIT;
 8002e7e:	f06f 0302 	mvn.w	r3, #2
 8002e82:	e0da      	b.n	800303a <socket+0x24a>
#if ( _WIZCHIP_ < 5200 )
    case Sn_MR_PPPoE :
        break;
#endif
    default :
        return SOCKERR_SOCKMODE;
 8002e84:	f06f 0304 	mvn.w	r3, #4
 8002e88:	e0d7      	b.n	800303a <socket+0x24a>
        break;
 8002e8a:	bf00      	nop
 8002e8c:	e000      	b.n	8002e90 <socket+0xa0>
        break;
 8002e8e:	bf00      	nop
    }
    //M20150601 : For SF_TCP_ALIGN & W5300
    //if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
    if ((flag & 0x04) != 0) {
 8002e90:	78fb      	ldrb	r3, [r7, #3]
 8002e92:	f003 0304 	and.w	r3, r3, #4
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <socket+0xb0>
        return SOCKERR_SOCKFLAG;
 8002e9a:	f06f 0305 	mvn.w	r3, #5
 8002e9e:	e0cc      	b.n	800303a <socket+0x24a>
    if (flag & 0x10) {
        return SOCKERR_SOCKFLAG;
    }
#endif

    if (flag != 0) {
 8002ea0:	78fb      	ldrb	r3, [r7, #3]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d028      	beq.n	8002ef8 <socket+0x108>
        switch (protocol) {
 8002ea6:	79bb      	ldrb	r3, [r7, #6]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d002      	beq.n	8002eb2 <socket+0xc2>
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d008      	beq.n	8002ec2 <socket+0xd2>
            break;

#endif

        default:
            break;
 8002eb0:	e022      	b.n	8002ef8 <socket+0x108>
            if ((flag & (SF_TCP_NODELAY | SF_IO_NONBLOCK)) == 0) {
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d11a      	bne.n	8002ef2 <socket+0x102>
                return SOCKERR_SOCKFLAG;
 8002ebc:	f06f 0305 	mvn.w	r3, #5
 8002ec0:	e0bb      	b.n	800303a <socket+0x24a>
            if (flag & SF_IGMP_VER2) {
 8002ec2:	78fb      	ldrb	r3, [r7, #3]
 8002ec4:	f003 0320 	and.w	r3, r3, #32
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d006      	beq.n	8002eda <socket+0xea>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 8002ecc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	db02      	blt.n	8002eda <socket+0xea>
                    return SOCKERR_SOCKFLAG;
 8002ed4:	f06f 0305 	mvn.w	r3, #5
 8002ed8:	e0af      	b.n	800303a <socket+0x24a>
            if (flag & SF_UNI_BLOCK) {
 8002eda:	78fb      	ldrb	r3, [r7, #3]
 8002edc:	f003 0310 	and.w	r3, r3, #16
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d008      	beq.n	8002ef6 <socket+0x106>
                if ((flag & SF_MULTI_ENABLE) == 0) {
 8002ee4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	db04      	blt.n	8002ef6 <socket+0x106>
                    return SOCKERR_SOCKFLAG;
 8002eec:	f06f 0305 	mvn.w	r3, #5
 8002ef0:	e0a3      	b.n	800303a <socket+0x24a>
            break;
 8002ef2:	bf00      	nop
 8002ef4:	e000      	b.n	8002ef8 <socket+0x108>
            break;
 8002ef6:	bf00      	nop
        }
    }
    close(sn);
 8002ef8:	79fb      	ldrb	r3, [r7, #7]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 f8ac 	bl	8003058 <close>
    //M20150601
#if _WIZCHIP_ == 5300
    setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7));
#else
    setSn_MR(sn, (protocol | (flag & 0xF0)));
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	3301      	adds	r3, #1
 8002f06:	00d8      	lsls	r0, r3, #3
 8002f08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f0c:	f023 030f 	bic.w	r3, r3, #15
 8002f10:	b25a      	sxtb	r2, r3
 8002f12:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	b25b      	sxtb	r3, r3
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	f001 fa0f 	bl	8004340 <WIZCHIP_WRITE>
#endif
#ifdef IPV6_AVAILABLE
    setSn_MR2(sn, flag & 0x03);
#endif
    if (!port) {
 8002f22:	88bb      	ldrh	r3, [r7, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d110      	bne.n	8002f4a <socket+0x15a>
        port = sock_any_port++;
 8002f28:	4b46      	ldr	r3, [pc, #280]	@ (8003044 <socket+0x254>)
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	b291      	uxth	r1, r2
 8002f30:	4a44      	ldr	r2, [pc, #272]	@ (8003044 <socket+0x254>)
 8002f32:	8011      	strh	r1, [r2, #0]
 8002f34:	80bb      	strh	r3, [r7, #4]
        if (sock_any_port == 0xFFF0) {
 8002f36:	4b43      	ldr	r3, [pc, #268]	@ (8003044 <socket+0x254>)
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d103      	bne.n	8002f4a <socket+0x15a>
            sock_any_port = SOCK_ANY_PORT_NUM;
 8002f42:	4b40      	ldr	r3, [pc, #256]	@ (8003044 <socket+0x254>)
 8002f44:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8002f48:	801a      	strh	r2, [r3, #0]
        }
    }
    setSn_PORTR(sn, port);
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	3301      	adds	r3, #1
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f56:	461a      	mov	r2, r3
 8002f58:	88bb      	ldrh	r3, [r7, #4]
 8002f5a:	0a1b      	lsrs	r3, r3, #8
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	4619      	mov	r1, r3
 8002f62:	4610      	mov	r0, r2
 8002f64:	f001 f9ec 	bl	8004340 <WIZCHIP_WRITE>
 8002f68:	79fb      	ldrb	r3, [r7, #7]
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	00db      	lsls	r3, r3, #3
 8002f70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f74:	461a      	mov	r2, r3
 8002f76:	88bb      	ldrh	r3, [r7, #4]
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	4610      	mov	r0, r2
 8002f7e:	f001 f9df 	bl	8004340 <WIZCHIP_WRITE>
    setSn_CR(sn, Sn_CR_OPEN);
 8002f82:	79fb      	ldrb	r3, [r7, #7]
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	3301      	adds	r3, #1
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002f8e:	2101      	movs	r1, #1
 8002f90:	4618      	mov	r0, r3
 8002f92:	f001 f9d5 	bl	8004340 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8002f96:	bf00      	nop
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f001 f97f 	bl	80042a8 <WIZCHIP_READ>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1f3      	bne.n	8002f98 <socket+0x1a8>
    //A20150401 : For release the previous sock_io_mode
    sock_io_mode &= ~(1 << sn);
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	b21b      	sxth	r3, r3
 8002fba:	43db      	mvns	r3, r3
 8002fbc:	b21a      	sxth	r2, r3
 8002fbe:	4b22      	ldr	r3, [pc, #136]	@ (8003048 <socket+0x258>)
 8002fc0:	881b      	ldrh	r3, [r3, #0]
 8002fc2:	b21b      	sxth	r3, r3
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	b21b      	sxth	r3, r3
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	4b1f      	ldr	r3, [pc, #124]	@ (8003048 <socket+0x258>)
 8002fcc:	801a      	strh	r2, [r3, #0]
    //
#ifndef IPV6_AVAILABLE
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 8002fce:	78fb      	ldrb	r3, [r7, #3]
 8002fd0:	f003 0201 	and.w	r2, r3, #1
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fda:	b21a      	sxth	r2, r3
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <socket+0x258>)
 8002fde:	881b      	ldrh	r3, [r3, #0]
 8002fe0:	b21b      	sxth	r3, r3
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	b21b      	sxth	r3, r3
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	4b17      	ldr	r3, [pc, #92]	@ (8003048 <socket+0x258>)
 8002fea:	801a      	strh	r2, [r3, #0]
#else
    sock_io_mode |= ((flag & (SF_IO_NONBLOCK >> 3)) << sn);
#endif
    sock_is_sending &= ~(1 << sn);
 8002fec:	79fb      	ldrb	r3, [r7, #7]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	b21b      	sxth	r3, r3
 8002ff6:	43db      	mvns	r3, r3
 8002ff8:	b21a      	sxth	r2, r3
 8002ffa:	4b14      	ldr	r3, [pc, #80]	@ (800304c <socket+0x25c>)
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	b21b      	sxth	r3, r3
 8003000:	4013      	ands	r3, r2
 8003002:	b21b      	sxth	r3, r3
 8003004:	b29a      	uxth	r2, r3
 8003006:	4b11      	ldr	r3, [pc, #68]	@ (800304c <socket+0x25c>)
 8003008:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	4a10      	ldr	r2, [pc, #64]	@ (8003050 <socket+0x260>)
 800300e:	2100      	movs	r1, #0
 8003010:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    //M20150601 : repalce 0 with PACK_COMPLETED
    //sock_pack_info[sn] = 0;
    sock_pack_info[sn] = PACK_COMPLETED;//PACK_COMPLETED //TODO::need verify:LINAN 20250421
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	4a0f      	ldr	r2, [pc, #60]	@ (8003054 <socket+0x264>)
 8003018:	2100      	movs	r1, #0
 800301a:	54d1      	strb	r1, [r2, r3]
    //
    while (getSn_SR(sn) == SOCK_CLOSED);
 800301c:	bf00      	nop
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	3301      	adds	r3, #1
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800302a:	4618      	mov	r0, r3
 800302c:	f001 f93c 	bl	80042a8 <WIZCHIP_READ>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0f3      	beq.n	800301e <socket+0x22e>
    return (int8_t)sn;
 8003036:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800303a:	4618      	mov	r0, r3
 800303c:	3724      	adds	r7, #36	@ 0x24
 800303e:	46bd      	mov	sp, r7
 8003040:	bd90      	pop	{r4, r7, pc}
 8003042:	bf00      	nop
 8003044:	2004003a 	.word	0x2004003a
 8003048:	200408a0 	.word	0x200408a0
 800304c:	200408a2 	.word	0x200408a2
 8003050:	200408a4 	.word	0x200408a4
 8003054:	200408b4 	.word	0x200408b4

08003058 <close>:

int8_t close(uint8_t sn) {
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	4603      	mov	r3, r0
 8003060:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	2b07      	cmp	r3, #7
 8003066:	d902      	bls.n	800306e <close+0x16>
 8003068:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800306c:	e055      	b.n	800311a <close+0xc2>
        while (getSn_CR(sn) != 0);
        while (getSn_SR(sn) != SOCK_UDP);
        sendto(sn, destip, 1, destip, 0x3000); // send the dummy data to an unknown destination(0.0.0.1).
    };
#endif
    setSn_CR(sn, Sn_CR_CLOSE);
 800306e:	79fb      	ldrb	r3, [r7, #7]
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	3301      	adds	r3, #1
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800307a:	2110      	movs	r1, #16
 800307c:	4618      	mov	r0, r3
 800307e:	f001 f95f 	bl	8004340 <WIZCHIP_WRITE>
    /* wait to process the command... */
    while (getSn_CR(sn));
 8003082:	bf00      	nop
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	3301      	adds	r3, #1
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003090:	4618      	mov	r0, r3
 8003092:	f001 f909 	bl	80042a8 <WIZCHIP_READ>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1f3      	bne.n	8003084 <close+0x2c>
    /* clear all interrupt of SOCKETn. */
    setSn_IR(sn, 0xFF);
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	3301      	adds	r3, #1
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80030a8:	211f      	movs	r1, #31
 80030aa:	4618      	mov	r0, r3
 80030ac:	f001 f948 	bl	8004340 <WIZCHIP_WRITE>
    //A20150401 : Release the sock_io_mode of socket n.
    sock_io_mode &= ~(1 << sn);
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	2201      	movs	r2, #1
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	b21b      	sxth	r3, r3
 80030ba:	43db      	mvns	r3, r3
 80030bc:	b21a      	sxth	r2, r3
 80030be:	4b19      	ldr	r3, [pc, #100]	@ (8003124 <close+0xcc>)
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	b21b      	sxth	r3, r3
 80030c4:	4013      	ands	r3, r2
 80030c6:	b21b      	sxth	r3, r3
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	4b16      	ldr	r3, [pc, #88]	@ (8003124 <close+0xcc>)
 80030cc:	801a      	strh	r2, [r3, #0]
    //
    sock_is_sending &= ~(1 << sn);
 80030ce:	79fb      	ldrb	r3, [r7, #7]
 80030d0:	2201      	movs	r2, #1
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	b21b      	sxth	r3, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	b21a      	sxth	r2, r3
 80030dc:	4b12      	ldr	r3, [pc, #72]	@ (8003128 <close+0xd0>)
 80030de:	881b      	ldrh	r3, [r3, #0]
 80030e0:	b21b      	sxth	r3, r3
 80030e2:	4013      	ands	r3, r2
 80030e4:	b21b      	sxth	r3, r3
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003128 <close+0xd0>)
 80030ea:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 80030ec:	79fb      	ldrb	r3, [r7, #7]
 80030ee:	4a0f      	ldr	r2, [pc, #60]	@ (800312c <close+0xd4>)
 80030f0:	2100      	movs	r1, #0
 80030f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    sock_pack_info[sn] = PACK_NONE;
 80030f6:	79fb      	ldrb	r3, [r7, #7]
 80030f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003130 <close+0xd8>)
 80030fa:	2100      	movs	r1, #0
 80030fc:	54d1      	strb	r1, [r2, r3]
    while (getSn_SR(sn) != SOCK_CLOSED);
 80030fe:	bf00      	nop
 8003100:	79fb      	ldrb	r3, [r7, #7]
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	3301      	adds	r3, #1
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800310c:	4618      	mov	r0, r3
 800310e:	f001 f8cb 	bl	80042a8 <WIZCHIP_READ>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1f3      	bne.n	8003100 <close+0xa8>
    return SOCK_OK;
 8003118:	2301      	movs	r3, #1
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	200408a0 	.word	0x200408a0
 8003128:	200408a2 	.word	0x200408a2
 800312c:	200408a4 	.word	0x200408a4
 8003130:	200408b4 	.word	0x200408b4

08003134 <listen>:

int8_t listen(uint8_t sn) {
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	2b07      	cmp	r3, #7
 8003142:	d902      	bls.n	800314a <listen+0x16>
 8003144:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003148:	e049      	b.n	80031de <listen+0xaa>
    CHECK_TCPMODE();
 800314a:	79fb      	ldrb	r3, [r7, #7]
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	3301      	adds	r3, #1
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	4618      	mov	r0, r3
 8003154:	f001 f8a8 	bl	80042a8 <WIZCHIP_READ>
 8003158:	4603      	mov	r3, r0
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	2b01      	cmp	r3, #1
 8003160:	d002      	beq.n	8003168 <listen+0x34>
 8003162:	f06f 0304 	mvn.w	r3, #4
 8003166:	e03a      	b.n	80031de <listen+0xaa>
    CHECK_SOCKINIT();
 8003168:	79fb      	ldrb	r3, [r7, #7]
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	3301      	adds	r3, #1
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003174:	4618      	mov	r0, r3
 8003176:	f001 f897 	bl	80042a8 <WIZCHIP_READ>
 800317a:	4603      	mov	r3, r0
 800317c:	2b13      	cmp	r3, #19
 800317e:	d002      	beq.n	8003186 <listen+0x52>
 8003180:	f06f 0302 	mvn.w	r3, #2
 8003184:	e02b      	b.n	80031de <listen+0xaa>
    setSn_CR(sn, Sn_CR_LISTEN);
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	3301      	adds	r3, #1
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003192:	2102      	movs	r1, #2
 8003194:	4618      	mov	r0, r3
 8003196:	f001 f8d3 	bl	8004340 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 800319a:	bf00      	nop
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	3301      	adds	r3, #1
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80031a8:	4618      	mov	r0, r3
 80031aa:	f001 f87d 	bl	80042a8 <WIZCHIP_READ>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1f3      	bne.n	800319c <listen+0x68>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 80031b4:	e006      	b.n	80031c4 <listen+0x90>
        close(sn);
 80031b6:	79fb      	ldrb	r3, [r7, #7]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff ff4d 	bl	8003058 <close>
        return SOCKERR_SOCKCLOSED;
 80031be:	f06f 0303 	mvn.w	r3, #3
 80031c2:	e00c      	b.n	80031de <listen+0xaa>
    while (getSn_SR(sn) != SOCK_LISTEN) {
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	3301      	adds	r3, #1
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80031d0:	4618      	mov	r0, r3
 80031d2:	f001 f869 	bl	80042a8 <WIZCHIP_READ>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b14      	cmp	r3, #20
 80031da:	d1ec      	bne.n	80031b6 <listen+0x82>
    }
    return SOCK_OK;
 80031dc:	2301      	movs	r3, #1
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
	...

080031e8 <disconnect>:
    }

    return SOCK_OK;
}

int8_t disconnect(uint8_t sn) {
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]
    CHECK_SOCKNUM();
 80031f2:	79fb      	ldrb	r3, [r7, #7]
 80031f4:	2b07      	cmp	r3, #7
 80031f6:	d902      	bls.n	80031fe <disconnect+0x16>
 80031f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031fc:	e06e      	b.n	80032dc <disconnect+0xf4>
    CHECK_TCPMODE();
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	3301      	adds	r3, #1
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4618      	mov	r0, r3
 8003208:	f001 f84e 	bl	80042a8 <WIZCHIP_READ>
 800320c:	4603      	mov	r3, r0
 800320e:	f003 0303 	and.w	r3, r3, #3
 8003212:	2b01      	cmp	r3, #1
 8003214:	d002      	beq.n	800321c <disconnect+0x34>
 8003216:	f06f 0304 	mvn.w	r3, #4
 800321a:	e05f      	b.n	80032dc <disconnect+0xf4>
    if (getSn_SR(sn) != SOCK_CLOSED) {
 800321c:	79fb      	ldrb	r3, [r7, #7]
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	3301      	adds	r3, #1
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003228:	4618      	mov	r0, r3
 800322a:	f001 f83d 	bl	80042a8 <WIZCHIP_READ>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d052      	beq.n	80032da <disconnect+0xf2>
        setSn_CR(sn, Sn_CR_DISCON);
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	3301      	adds	r3, #1
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003240:	2108      	movs	r1, #8
 8003242:	4618      	mov	r0, r3
 8003244:	f001 f87c 	bl	8004340 <WIZCHIP_WRITE>
        /* wait to process the command... */
        while (getSn_CR(sn));
 8003248:	bf00      	nop
 800324a:	79fb      	ldrb	r3, [r7, #7]
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	3301      	adds	r3, #1
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003256:	4618      	mov	r0, r3
 8003258:	f001 f826 	bl	80042a8 <WIZCHIP_READ>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f3      	bne.n	800324a <disconnect+0x62>
        sock_is_sending &= ~(1 << sn);
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	2201      	movs	r2, #1
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	b21b      	sxth	r3, r3
 800326c:	43db      	mvns	r3, r3
 800326e:	b21a      	sxth	r2, r3
 8003270:	4b1c      	ldr	r3, [pc, #112]	@ (80032e4 <disconnect+0xfc>)
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	b21b      	sxth	r3, r3
 8003276:	4013      	ands	r3, r2
 8003278:	b21b      	sxth	r3, r3
 800327a:	b29a      	uxth	r2, r3
 800327c:	4b19      	ldr	r3, [pc, #100]	@ (80032e4 <disconnect+0xfc>)
 800327e:	801a      	strh	r2, [r3, #0]
        if (sock_io_mode & (1 << sn)) {
 8003280:	4b19      	ldr	r3, [pc, #100]	@ (80032e8 <disconnect+0x100>)
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	461a      	mov	r2, r3
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	fa42 f303 	asr.w	r3, r2, r3
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d016      	beq.n	80032c2 <disconnect+0xda>
            return SOCK_BUSY;
 8003294:	2300      	movs	r3, #0
 8003296:	e021      	b.n	80032dc <disconnect+0xf4>
        }
        while (getSn_SR(sn) != SOCK_CLOSED) {
            if (getSn_IR(sn) & Sn_IR_TIMEOUT) {
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	3301      	adds	r3, #1
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80032a4:	4618      	mov	r0, r3
 80032a6:	f000 ffff 	bl	80042a8 <WIZCHIP_READ>
 80032aa:	4603      	mov	r3, r0
 80032ac:	f003 0308 	and.w	r3, r3, #8
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d006      	beq.n	80032c2 <disconnect+0xda>
                close(sn);
 80032b4:	79fb      	ldrb	r3, [r7, #7]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7ff fece 	bl	8003058 <close>
                return SOCKERR_TIMEOUT;
 80032bc:	f06f 030c 	mvn.w	r3, #12
 80032c0:	e00c      	b.n	80032dc <disconnect+0xf4>
        while (getSn_SR(sn) != SOCK_CLOSED) {
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	3301      	adds	r3, #1
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 ffea 	bl	80042a8 <WIZCHIP_READ>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d1de      	bne.n	8003298 <disconnect+0xb0>
            }
        }
    }
    return SOCK_OK;
 80032da:	2301      	movs	r3, #1
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	200408a2 	.word	0x200408a2
 80032e8:	200408a0 	.word	0x200408a0

080032ec <send>:


#if 1
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len) {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	6039      	str	r1, [r7, #0]
 80032f6:	71fb      	strb	r3, [r7, #7]
 80032f8:	4613      	mov	r3, r2
 80032fa:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp = 0;
 80032fc:	2300      	movs	r3, #0
 80032fe:	73fb      	strb	r3, [r7, #15]
    uint16_t freesize = 0;
 8003300:	2300      	movs	r3, #0
 8003302:	81bb      	strh	r3, [r7, #12]
    */
    //CHECK_SOCKNUM();
    //CHECK_TCPMODE(Sn_MR_TCP4);
    /************/
#ifndef IPV6_AVAILABLE
    CHECK_SOCKNUM();
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	2b07      	cmp	r3, #7
 8003308:	d902      	bls.n	8003310 <send+0x24>
 800330a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800330e:	e138      	b.n	8003582 <send+0x296>
    CHECK_SOCKMODE(Sn_MR_TCP);
 8003310:	79fb      	ldrb	r3, [r7, #7]
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	3301      	adds	r3, #1
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	4618      	mov	r0, r3
 800331a:	f000 ffc5 	bl	80042a8 <WIZCHIP_READ>
 800331e:	4603      	mov	r3, r0
 8003320:	f003 030f 	and.w	r3, r3, #15
 8003324:	2b01      	cmp	r3, #1
 8003326:	d002      	beq.n	800332e <send+0x42>
 8003328:	f06f 0304 	mvn.w	r3, #4
 800332c:	e129      	b.n	8003582 <send+0x296>
    CHECK_SOCKDATA();
 800332e:	88bb      	ldrh	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d102      	bne.n	800333a <send+0x4e>
 8003334:	f06f 030d 	mvn.w	r3, #13
 8003338:	e123      	b.n	8003582 <send+0x296>
    tmp = getSn_SR(sn);
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	3301      	adds	r3, #1
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003346:	4618      	mov	r0, r3
 8003348:	f000 ffae 	bl	80042a8 <WIZCHIP_READ>
 800334c:	4603      	mov	r3, r0
 800334e:	73fb      	strb	r3, [r7, #15]
    if (tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) {
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b17      	cmp	r3, #23
 8003354:	d005      	beq.n	8003362 <send+0x76>
 8003356:	7bfb      	ldrb	r3, [r7, #15]
 8003358:	2b1c      	cmp	r3, #28
 800335a:	d002      	beq.n	8003362 <send+0x76>
        return SOCKERR_SOCKSTATUS;
 800335c:	f06f 0306 	mvn.w	r3, #6
 8003360:	e10f      	b.n	8003582 <send+0x296>
    }
    if (sock_is_sending & (1 << sn)) {
 8003362:	4b8a      	ldr	r3, [pc, #552]	@ (800358c <send+0x2a0>)
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	461a      	mov	r2, r3
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	fa42 f303 	asr.w	r3, r2, r3
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d039      	beq.n	80033ea <send+0xfe>
        tmp = getSn_IR(sn);
 8003376:	79fb      	ldrb	r3, [r7, #7]
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	3301      	adds	r3, #1
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003382:	4618      	mov	r0, r3
 8003384:	f000 ff90 	bl	80042a8 <WIZCHIP_READ>
 8003388:	4603      	mov	r3, r0
 800338a:	f003 031f 	and.w	r3, r3, #31
 800338e:	73fb      	strb	r3, [r7, #15]
        if (tmp & Sn_IR_SENDOK) {
 8003390:	7bfb      	ldrb	r3, [r7, #15]
 8003392:	f003 0310 	and.w	r3, r3, #16
 8003396:	2b00      	cmp	r3, #0
 8003398:	d019      	beq.n	80033ce <send+0xe2>
            setSn_IR(sn, Sn_IR_SENDOK);
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	3301      	adds	r3, #1
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80033a6:	2110      	movs	r1, #16
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 ffc9 	bl	8004340 <WIZCHIP_WRITE>
                setSn_CR(sn, Sn_CR_SEND);
                while (getSn_CR(sn));
                return SOCK_BUSY;
            }
#endif
            sock_is_sending &= ~(1 << sn);
 80033ae:	79fb      	ldrb	r3, [r7, #7]
 80033b0:	2201      	movs	r2, #1
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	b21b      	sxth	r3, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	b21a      	sxth	r2, r3
 80033bc:	4b73      	ldr	r3, [pc, #460]	@ (800358c <send+0x2a0>)
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	b21b      	sxth	r3, r3
 80033c2:	4013      	ands	r3, r2
 80033c4:	b21b      	sxth	r3, r3
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	4b70      	ldr	r3, [pc, #448]	@ (800358c <send+0x2a0>)
 80033ca:	801a      	strh	r2, [r3, #0]
 80033cc:	e00d      	b.n	80033ea <send+0xfe>
        } else if (tmp & Sn_IR_TIMEOUT) {
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
 80033d0:	f003 0308 	and.w	r3, r3, #8
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d006      	beq.n	80033e6 <send+0xfa>
            close(sn);
 80033d8:	79fb      	ldrb	r3, [r7, #7]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fe3c 	bl	8003058 <close>
            return SOCKERR_TIMEOUT;
 80033e0:	f06f 030c 	mvn.w	r3, #12
 80033e4:	e0cd      	b.n	8003582 <send+0x296>
        } else {
            return SOCK_BUSY;
 80033e6:	2300      	movs	r3, #0
 80033e8:	e0cb      	b.n	8003582 <send+0x296>
        }
    }
#endif
    freesize = getSn_TxMAX(sn);
 80033ea:	79fb      	ldrb	r3, [r7, #7]
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	3301      	adds	r3, #1
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 ff56 	bl	80042a8 <WIZCHIP_READ>
 80033fc:	4603      	mov	r3, r0
 80033fe:	029b      	lsls	r3, r3, #10
 8003400:	81bb      	strh	r3, [r7, #12]
    if (len > freesize) {
 8003402:	88ba      	ldrh	r2, [r7, #4]
 8003404:	89bb      	ldrh	r3, [r7, #12]
 8003406:	429a      	cmp	r2, r3
 8003408:	d901      	bls.n	800340e <send+0x122>
        len = freesize;    // check size not to exceed MAX size.
 800340a:	89bb      	ldrh	r3, [r7, #12]
 800340c:	80bb      	strh	r3, [r7, #4]
    }
    while (1) {
        freesize = (uint16_t)getSn_TX_FSR(sn);
 800340e:	79fb      	ldrb	r3, [r7, #7]
 8003410:	4618      	mov	r0, r3
 8003412:	f001 f8a3 	bl	800455c <getSn_TX_FSR>
 8003416:	4603      	mov	r3, r0
 8003418:	81bb      	strh	r3, [r7, #12]
        tmp = getSn_SR(sn);
 800341a:	79fb      	ldrb	r3, [r7, #7]
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	3301      	adds	r3, #1
 8003420:	00db      	lsls	r3, r3, #3
 8003422:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8003426:	4618      	mov	r0, r3
 8003428:	f000 ff3e 	bl	80042a8 <WIZCHIP_READ>
 800342c:	4603      	mov	r3, r0
 800342e:	73fb      	strb	r3, [r7, #15]
        if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 8003430:	7bfb      	ldrb	r3, [r7, #15]
 8003432:	2b17      	cmp	r3, #23
 8003434:	d00c      	beq.n	8003450 <send+0x164>
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	2b1c      	cmp	r3, #28
 800343a:	d009      	beq.n	8003450 <send+0x164>
            if (tmp == SOCK_CLOSED) {
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d103      	bne.n	800344a <send+0x15e>
                close(sn);
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff fe07 	bl	8003058 <close>
            }
            return SOCKERR_SOCKSTATUS;
 800344a:	f06f 0306 	mvn.w	r3, #6
 800344e:	e098      	b.n	8003582 <send+0x296>
        }
        if ((sock_io_mode & (1 << sn)) && (len > freesize)) {
 8003450:	4b4f      	ldr	r3, [pc, #316]	@ (8003590 <send+0x2a4>)
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	461a      	mov	r2, r3
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	fa42 f303 	asr.w	r3, r2, r3
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <send+0x184>
 8003464:	88ba      	ldrh	r2, [r7, #4]
 8003466:	89bb      	ldrh	r3, [r7, #12]
 8003468:	429a      	cmp	r2, r3
 800346a:	d901      	bls.n	8003470 <send+0x184>
            return SOCK_BUSY;    //TODO::need verify:LINAN 20250421
 800346c:	2300      	movs	r3, #0
 800346e:	e088      	b.n	8003582 <send+0x296>
        }
        // if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;  //TODO::need verify:LINAN 20250421
        if (len <= freesize) {
 8003470:	88ba      	ldrh	r2, [r7, #4]
 8003472:	89bb      	ldrh	r3, [r7, #12]
 8003474:	429a      	cmp	r2, r3
 8003476:	d900      	bls.n	800347a <send+0x18e>
        freesize = (uint16_t)getSn_TX_FSR(sn);
 8003478:	e7c9      	b.n	800340e <send+0x122>
            break;
 800347a:	bf00      	nop
        }
    }
    wiz_send_data(sn, buf, len);
 800347c:	88ba      	ldrh	r2, [r7, #4]
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	6839      	ldr	r1, [r7, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f001 f8fc 	bl	8004680 <wiz_send_data>
#endif

#if _WIZCHIP_ == 5300
    setSn_TX_WRSR(sn, len);
#endif
    if (sock_is_sending & (1 << sn)) {
 8003488:	4b40      	ldr	r3, [pc, #256]	@ (800358c <send+0x2a0>)
 800348a:	881b      	ldrh	r3, [r3, #0]
 800348c:	461a      	mov	r2, r3
 800348e:	79fb      	ldrb	r3, [r7, #7]
 8003490:	fa42 f303 	asr.w	r3, r2, r3
 8003494:	f003 0301 	and.w	r3, r3, #1
 8003498:	2b00      	cmp	r3, #0
 800349a:	d04d      	beq.n	8003538 <send+0x24c>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 800349c:	e034      	b.n	8003508 <send+0x21c>
            tmp = getSn_SR(sn);
 800349e:	79fb      	ldrb	r3, [r7, #7]
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	3301      	adds	r3, #1
 80034a4:	00db      	lsls	r3, r3, #3
 80034a6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fefc 	bl	80042a8 <WIZCHIP_READ>
 80034b0:	4603      	mov	r3, r0
 80034b2:	73fb      	strb	r3, [r7, #15]
            if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT)) {
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	2b17      	cmp	r3, #23
 80034b8:	d01a      	beq.n	80034f0 <send+0x204>
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	2b1c      	cmp	r3, #28
 80034be:	d017      	beq.n	80034f0 <send+0x204>
                if ((tmp == SOCK_CLOSED) || (getSn_IR(sn) & Sn_IR_TIMEOUT)) {
 80034c0:	7bfb      	ldrb	r3, [r7, #15]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00d      	beq.n	80034e2 <send+0x1f6>
 80034c6:	79fb      	ldrb	r3, [r7, #7]
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	3301      	adds	r3, #1
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 fee8 	bl	80042a8 <WIZCHIP_READ>
 80034d8:	4603      	mov	r3, r0
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <send+0x1fe>
                    close(sn);
 80034e2:	79fb      	ldrb	r3, [r7, #7]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff fdb7 	bl	8003058 <close>
                }
                return SOCKERR_SOCKSTATUS;
 80034ea:	f06f 0306 	mvn.w	r3, #6
 80034ee:	e048      	b.n	8003582 <send+0x296>
            }
            if (sock_io_mode & (1 << sn)) {
 80034f0:	4b27      	ldr	r3, [pc, #156]	@ (8003590 <send+0x2a4>)
 80034f2:	881b      	ldrh	r3, [r3, #0]
 80034f4:	461a      	mov	r2, r3
 80034f6:	79fb      	ldrb	r3, [r7, #7]
 80034f8:	fa42 f303 	asr.w	r3, r2, r3
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <send+0x21c>
                return SOCK_BUSY;
 8003504:	2300      	movs	r3, #0
 8003506:	e03c      	b.n	8003582 <send+0x296>
        while (!(getSn_IR(sn) & Sn_IR_SENDOK)) {
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	3301      	adds	r3, #1
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003514:	4618      	mov	r0, r3
 8003516:	f000 fec7 	bl	80042a8 <WIZCHIP_READ>
 800351a:	4603      	mov	r3, r0
 800351c:	f003 0310 	and.w	r3, r3, #16
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0bc      	beq.n	800349e <send+0x1b2>
            }
        }
        setSn_IR(sn, Sn_IR_SENDOK);
 8003524:	79fb      	ldrb	r3, [r7, #7]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	3301      	adds	r3, #1
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003530:	2110      	movs	r1, #16
 8003532:	4618      	mov	r0, r3
 8003534:	f000 ff04 	bl	8004340 <WIZCHIP_WRITE>
    }
    setSn_CR(sn, Sn_CR_SEND);
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	3301      	adds	r3, #1
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003544:	2120      	movs	r1, #32
 8003546:	4618      	mov	r0, r3
 8003548:	f000 fefa 	bl	8004340 <WIZCHIP_WRITE>

    while (getSn_CR(sn));  // wait to process the command...
 800354c:	bf00      	nop
 800354e:	79fb      	ldrb	r3, [r7, #7]
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	3301      	adds	r3, #1
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fea4 	bl	80042a8 <WIZCHIP_READ>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f3      	bne.n	800354e <send+0x262>
    sock_is_sending |= (1 << sn);
 8003566:	79fb      	ldrb	r3, [r7, #7]
 8003568:	2201      	movs	r2, #1
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	b21a      	sxth	r2, r3
 8003570:	4b06      	ldr	r3, [pc, #24]	@ (800358c <send+0x2a0>)
 8003572:	881b      	ldrh	r3, [r3, #0]
 8003574:	b21b      	sxth	r3, r3
 8003576:	4313      	orrs	r3, r2
 8003578:	b21b      	sxth	r3, r3
 800357a:	b29a      	uxth	r2, r3
 800357c:	4b03      	ldr	r3, [pc, #12]	@ (800358c <send+0x2a0>)
 800357e:	801a      	strh	r2, [r3, #0]

    return len;
 8003580:	88bb      	ldrh	r3, [r7, #4]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	200408a2 	.word	0x200408a2
 8003590:	200408a0 	.word	0x200408a0

08003594 <recv>:
    sock_is_sending |= (1 << sn);

    return len;
}
#endif
int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len) { //lihan
 8003594:	b590      	push	{r4, r7, lr}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	4603      	mov	r3, r0
 800359c:	6039      	str	r1, [r7, #0]
 800359e:	71fb      	strb	r3, [r7, #7]
 80035a0:	4613      	mov	r3, r2
 80035a2:	80bb      	strh	r3, [r7, #4]
    uint8_t  tmp = 0;
 80035a4:	2300      	movs	r3, #0
 80035a6:	73fb      	strb	r3, [r7, #15]
    uint16_t recvsize = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
    uint8_t head[2];
    uint16_t mr;
#endif
    //
    CHECK_SOCKNUM();
 80035ac:	79fb      	ldrb	r3, [r7, #7]
 80035ae:	2b07      	cmp	r3, #7
 80035b0:	d902      	bls.n	80035b8 <recv+0x24>
 80035b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80035b6:	e098      	b.n	80036ea <recv+0x156>
    CHECK_SOCKMODE(Sn_MR_TCP);
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	3301      	adds	r3, #1
 80035be:	00db      	lsls	r3, r3, #3
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 fe71 	bl	80042a8 <WIZCHIP_READ>
 80035c6:	4603      	mov	r3, r0
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d002      	beq.n	80035d6 <recv+0x42>
 80035d0:	f06f 0304 	mvn.w	r3, #4
 80035d4:	e089      	b.n	80036ea <recv+0x156>
    CHECK_SOCKDATA();
 80035d6:	88bb      	ldrh	r3, [r7, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d102      	bne.n	80035e2 <recv+0x4e>
 80035dc:	f06f 030d 	mvn.w	r3, #13
 80035e0:	e083      	b.n	80036ea <recv+0x156>

    recvsize = getSn_RxMAX(sn);
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	3301      	adds	r3, #1
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 80035ee:	4618      	mov	r0, r3
 80035f0:	f000 fe5a 	bl	80042a8 <WIZCHIP_READ>
 80035f4:	4603      	mov	r3, r0
 80035f6:	029b      	lsls	r3, r3, #10
 80035f8:	81bb      	strh	r3, [r7, #12]
    if (recvsize < len) {
 80035fa:	89ba      	ldrh	r2, [r7, #12]
 80035fc:	88bb      	ldrh	r3, [r7, #4]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d201      	bcs.n	8003606 <recv+0x72>
        len = recvsize;
 8003602:	89bb      	ldrh	r3, [r7, #12]
 8003604:	80bb      	strh	r3, [r7, #4]
    //sock_pack_info[sn] = PACK_COMPLETED;    // for clear
    if (sock_remained_size[sn] == 0) {
#endif
        //
        while (1) {
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	4618      	mov	r0, r3
 800360a:	f000 fff0 	bl	80045ee <getSn_RX_RSR>
 800360e:	4603      	mov	r3, r0
 8003610:	81bb      	strh	r3, [r7, #12]
            tmp = getSn_SR(sn);
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	3301      	adds	r3, #1
 8003618:	00db      	lsls	r3, r3, #3
 800361a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800361e:	4618      	mov	r0, r3
 8003620:	f000 fe42 	bl	80042a8 <WIZCHIP_READ>
 8003624:	4603      	mov	r3, r0
 8003626:	73fb      	strb	r3, [r7, #15]
            if (tmp != SOCK_ESTABLISHED) {
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	2b17      	cmp	r3, #23
 800362c:	d026      	beq.n	800367c <recv+0xe8>
                if (tmp == SOCK_CLOSE_WAIT) {
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	2b1c      	cmp	r3, #28
 8003632:	d11c      	bne.n	800366e <recv+0xda>
                    if (recvsize != 0) {
 8003634:	89bb      	ldrh	r3, [r7, #12]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d130      	bne.n	800369c <recv+0x108>
                        break;
                    } else if (getSn_TX_FSR(sn) == getSn_TxMAX(sn)) {
 800363a:	79fb      	ldrb	r3, [r7, #7]
 800363c:	4618      	mov	r0, r3
 800363e:	f000 ff8d 	bl	800455c <getSn_TX_FSR>
 8003642:	4603      	mov	r3, r0
 8003644:	461c      	mov	r4, r3
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	3301      	adds	r3, #1
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8003652:	4618      	mov	r0, r3
 8003654:	f000 fe28 	bl	80042a8 <WIZCHIP_READ>
 8003658:	4603      	mov	r3, r0
 800365a:	029b      	lsls	r3, r3, #10
 800365c:	429c      	cmp	r4, r3
 800365e:	d10d      	bne.n	800367c <recv+0xe8>
                        close(sn);
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff fcf8 	bl	8003058 <close>
                        return SOCKERR_SOCKSTATUS;
 8003668:	f06f 0306 	mvn.w	r3, #6
 800366c:	e03d      	b.n	80036ea <recv+0x156>
                    }
                } else {
                    close(sn);
 800366e:	79fb      	ldrb	r3, [r7, #7]
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff fcf1 	bl	8003058 <close>
                    return SOCKERR_SOCKSTATUS;
 8003676:	f06f 0306 	mvn.w	r3, #6
 800367a:	e036      	b.n	80036ea <recv+0x156>
            }
            if (sock_io_mode & (1 << sn)) {
                return SOCK_BUSY;
            }
#else
            if (sock_io_mode & (1 << sn)) {
 800367c:	4b1d      	ldr	r3, [pc, #116]	@ (80036f4 <recv+0x160>)
 800367e:	881b      	ldrh	r3, [r3, #0]
 8003680:	461a      	mov	r2, r3
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	fa42 f303 	asr.w	r3, r2, r3
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <recv+0x100>
                return SOCK_BUSY;
 8003690:	2300      	movs	r3, #0
 8003692:	e02a      	b.n	80036ea <recv+0x156>
            }
            if (recvsize != 0) {
 8003694:	89bb      	ldrh	r3, [r7, #12]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d102      	bne.n	80036a0 <recv+0x10c>
            recvsize = (uint16_t)getSn_RX_RSR(sn);
 800369a:	e7b4      	b.n	8003606 <recv+0x72>
                        break;
 800369c:	bf00      	nop
 800369e:	e000      	b.n	80036a2 <recv+0x10e>
                break;
 80036a0:	bf00      	nop
    if (getSn_MR(sn) & Sn_MR_ALIGN) {
        sock_remained_size[sn] = 0;
    }
    //len = recvsize;
#else
    if (recvsize < len) {
 80036a2:	89ba      	ldrh	r2, [r7, #12]
 80036a4:	88bb      	ldrh	r3, [r7, #4]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d201      	bcs.n	80036ae <recv+0x11a>
        len = recvsize;
 80036aa:	89bb      	ldrh	r3, [r7, #12]
 80036ac:	80bb      	strh	r3, [r7, #4]
    }
    wiz_recv_data(sn, buf, len);
 80036ae:	88ba      	ldrh	r2, [r7, #4]
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	6839      	ldr	r1, [r7, #0]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f001 f83d 	bl	8004734 <wiz_recv_data>
    setSn_CR(sn, Sn_CR_RECV);
 80036ba:	79fb      	ldrb	r3, [r7, #7]
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	3301      	adds	r3, #1
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80036c6:	2140      	movs	r1, #64	@ 0x40
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 fe39 	bl	8004340 <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 80036ce:	bf00      	nop
 80036d0:	79fb      	ldrb	r3, [r7, #7]
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	3301      	adds	r3, #1
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 fde3 	bl	80042a8 <WIZCHIP_READ>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1f3      	bne.n	80036d0 <recv+0x13c>
#endif

    //M20150409 : Explicit Type Casting
    //return len;
    return (int32_t)len;
 80036e8:	88bb      	ldrh	r3, [r7, #4]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd90      	pop	{r4, r7, pc}
 80036f2:	bf00      	nop
 80036f4:	200408a0 	.word	0x200408a0

080036f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036fe:	4b0f      	ldr	r3, [pc, #60]	@ (800373c <HAL_MspInit+0x44>)
 8003700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003702:	4a0e      	ldr	r2, [pc, #56]	@ (800373c <HAL_MspInit+0x44>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6613      	str	r3, [r2, #96]	@ 0x60
 800370a:	4b0c      	ldr	r3, [pc, #48]	@ (800373c <HAL_MspInit+0x44>)
 800370c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	607b      	str	r3, [r7, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003716:	4b09      	ldr	r3, [pc, #36]	@ (800373c <HAL_MspInit+0x44>)
 8003718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371a:	4a08      	ldr	r2, [pc, #32]	@ (800373c <HAL_MspInit+0x44>)
 800371c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003720:	6593      	str	r3, [r2, #88]	@ 0x58
 8003722:	4b06      	ldr	r3, [pc, #24]	@ (800373c <HAL_MspInit+0x44>)
 8003724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800372a:	603b      	str	r3, [r7, #0]
 800372c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800372e:	bf00      	nop
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	40021000 	.word	0x40021000

08003740 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b0ae      	sub	sp, #184	@ 0xb8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003748:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	605a      	str	r2, [r3, #4]
 8003752:	609a      	str	r2, [r3, #8]
 8003754:	60da      	str	r2, [r3, #12]
 8003756:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003758:	f107 0310 	add.w	r3, r7, #16
 800375c:	2294      	movs	r2, #148	@ 0x94
 800375e:	2100      	movs	r1, #0
 8003760:	4618      	mov	r0, r3
 8003762:	f007 ff59 	bl	800b618 <memset>
  if(hi2c->Instance==I2C1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a21      	ldr	r2, [pc, #132]	@ (80037f0 <HAL_I2C_MspInit+0xb0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d13b      	bne.n	80037e8 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003770:	2340      	movs	r3, #64	@ 0x40
 8003772:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003774:	2300      	movs	r3, #0
 8003776:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003778:	f107 0310 	add.w	r3, r7, #16
 800377c:	4618      	mov	r0, r3
 800377e:	f004 f845 	bl	800780c <HAL_RCCEx_PeriphCLKConfig>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003788:	f7fe fbe6 	bl	8001f58 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800378c:	4b19      	ldr	r3, [pc, #100]	@ (80037f4 <HAL_I2C_MspInit+0xb4>)
 800378e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003790:	4a18      	ldr	r2, [pc, #96]	@ (80037f4 <HAL_I2C_MspInit+0xb4>)
 8003792:	f043 0302 	orr.w	r3, r3, #2
 8003796:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003798:	4b16      	ldr	r3, [pc, #88]	@ (80037f4 <HAL_I2C_MspInit+0xb4>)
 800379a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80037a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80037a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037ac:	2312      	movs	r3, #18
 80037ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037b8:	2303      	movs	r3, #3
 80037ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037be:	2304      	movs	r3, #4
 80037c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037c4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80037c8:	4619      	mov	r1, r3
 80037ca:	480b      	ldr	r0, [pc, #44]	@ (80037f8 <HAL_I2C_MspInit+0xb8>)
 80037cc:	f001 ffdc 	bl	8005788 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037d0:	4b08      	ldr	r3, [pc, #32]	@ (80037f4 <HAL_I2C_MspInit+0xb4>)
 80037d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d4:	4a07      	ldr	r2, [pc, #28]	@ (80037f4 <HAL_I2C_MspInit+0xb4>)
 80037d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80037da:	6593      	str	r3, [r2, #88]	@ 0x58
 80037dc:	4b05      	ldr	r3, [pc, #20]	@ (80037f4 <HAL_I2C_MspInit+0xb4>)
 80037de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037e4:	60bb      	str	r3, [r7, #8]
 80037e6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80037e8:	bf00      	nop
 80037ea:	37b8      	adds	r7, #184	@ 0xb8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	40005400 	.word	0x40005400
 80037f4:	40021000 	.word	0x40021000
 80037f8:	48000400 	.word	0x48000400

080037fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b0ae      	sub	sp, #184	@ 0xb8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003804:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	605a      	str	r2, [r3, #4]
 800380e:	609a      	str	r2, [r3, #8]
 8003810:	60da      	str	r2, [r3, #12]
 8003812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003814:	f107 0310 	add.w	r3, r7, #16
 8003818:	2294      	movs	r2, #148	@ 0x94
 800381a:	2100      	movs	r1, #0
 800381c:	4618      	mov	r0, r3
 800381e:	f007 fefb 	bl	800b618 <memset>
  if(huart->Instance==LPUART1)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a22      	ldr	r2, [pc, #136]	@ (80038b0 <HAL_UART_MspInit+0xb4>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d13d      	bne.n	80038a8 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800382c:	2320      	movs	r3, #32
 800382e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003830:	2300      	movs	r3, #0
 8003832:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003834:	f107 0310 	add.w	r3, r7, #16
 8003838:	4618      	mov	r0, r3
 800383a:	f003 ffe7 	bl	800780c <HAL_RCCEx_PeriphCLKConfig>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003844:	f7fe fb88 	bl	8001f58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003848:	4b1a      	ldr	r3, [pc, #104]	@ (80038b4 <HAL_UART_MspInit+0xb8>)
 800384a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800384c:	4a19      	ldr	r2, [pc, #100]	@ (80038b4 <HAL_UART_MspInit+0xb8>)
 800384e:	f043 0301 	orr.w	r3, r3, #1
 8003852:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003854:	4b17      	ldr	r3, [pc, #92]	@ (80038b4 <HAL_UART_MspInit+0xb8>)
 8003856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003860:	4b14      	ldr	r3, [pc, #80]	@ (80038b4 <HAL_UART_MspInit+0xb8>)
 8003862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003864:	4a13      	ldr	r2, [pc, #76]	@ (80038b4 <HAL_UART_MspInit+0xb8>)
 8003866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800386a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800386c:	4b11      	ldr	r3, [pc, #68]	@ (80038b4 <HAL_UART_MspInit+0xb8>)
 800386e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8003878:	f003 f8e0 	bl	8006a3c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800387c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003880:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003884:	2302      	movs	r3, #2
 8003886:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388a:	2300      	movs	r3, #0
 800388c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003890:	2303      	movs	r3, #3
 8003892:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003896:	2308      	movs	r3, #8
 8003898:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800389c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80038a0:	4619      	mov	r1, r3
 80038a2:	4805      	ldr	r0, [pc, #20]	@ (80038b8 <HAL_UART_MspInit+0xbc>)
 80038a4:	f001 ff70 	bl	8005788 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80038a8:	bf00      	nop
 80038aa:	37b8      	adds	r7, #184	@ 0xb8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40008000 	.word	0x40008000
 80038b4:	40021000 	.word	0x40021000
 80038b8:	48001800 	.word	0x48001800

080038bc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08a      	sub	sp, #40	@ 0x28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c4:	f107 0314 	add.w	r3, r7, #20
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	605a      	str	r2, [r3, #4]
 80038ce:	609a      	str	r2, [r3, #8]
 80038d0:	60da      	str	r2, [r3, #12]
 80038d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a17      	ldr	r2, [pc, #92]	@ (8003938 <HAL_SPI_MspInit+0x7c>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d128      	bne.n	8003930 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80038de:	4b17      	ldr	r3, [pc, #92]	@ (800393c <HAL_SPI_MspInit+0x80>)
 80038e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038e2:	4a16      	ldr	r2, [pc, #88]	@ (800393c <HAL_SPI_MspInit+0x80>)
 80038e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80038e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80038ea:	4b14      	ldr	r3, [pc, #80]	@ (800393c <HAL_SPI_MspInit+0x80>)
 80038ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038f2:	613b      	str	r3, [r7, #16]
 80038f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038f6:	4b11      	ldr	r3, [pc, #68]	@ (800393c <HAL_SPI_MspInit+0x80>)
 80038f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038fa:	4a10      	ldr	r2, [pc, #64]	@ (800393c <HAL_SPI_MspInit+0x80>)
 80038fc:	f043 0301 	orr.w	r3, r3, #1
 8003900:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003902:	4b0e      	ldr	r3, [pc, #56]	@ (800393c <HAL_SPI_MspInit+0x80>)
 8003904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	60fb      	str	r3, [r7, #12]
 800390c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800390e:	23f0      	movs	r3, #240	@ 0xf0
 8003910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003912:	2302      	movs	r3, #2
 8003914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800391a:	2303      	movs	r3, #3
 800391c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800391e:	2305      	movs	r3, #5
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003922:	f107 0314 	add.w	r3, r7, #20
 8003926:	4619      	mov	r1, r3
 8003928:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800392c:	f001 ff2c 	bl	8005788 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003930:	bf00      	nop
 8003932:	3728      	adds	r7, #40	@ 0x28
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40013000 	.word	0x40013000
 800393c:	40021000 	.word	0x40021000

08003940 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08a      	sub	sp, #40	@ 0x28
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	605a      	str	r2, [r3, #4]
 8003952:	609a      	str	r2, [r3, #8]
 8003954:	60da      	str	r2, [r3, #12]
 8003956:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003960:	d128      	bne.n	80039b4 <HAL_TIM_Base_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003962:	4b16      	ldr	r3, [pc, #88]	@ (80039bc <HAL_TIM_Base_MspInit+0x7c>)
 8003964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003966:	4a15      	ldr	r2, [pc, #84]	@ (80039bc <HAL_TIM_Base_MspInit+0x7c>)
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	6593      	str	r3, [r2, #88]	@ 0x58
 800396e:	4b13      	ldr	r3, [pc, #76]	@ (80039bc <HAL_TIM_Base_MspInit+0x7c>)
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	613b      	str	r3, [r7, #16]
 8003978:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800397a:	4b10      	ldr	r3, [pc, #64]	@ (80039bc <HAL_TIM_Base_MspInit+0x7c>)
 800397c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397e:	4a0f      	ldr	r2, [pc, #60]	@ (80039bc <HAL_TIM_Base_MspInit+0x7c>)
 8003980:	f043 0302 	orr.w	r3, r3, #2
 8003984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003986:	4b0d      	ldr	r3, [pc, #52]	@ (80039bc <HAL_TIM_Base_MspInit+0x7c>)
 8003988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003992:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003998:	2302      	movs	r3, #2
 800399a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800399c:	2300      	movs	r3, #0
 800399e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039a0:	2300      	movs	r3, #0
 80039a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80039a4:	2301      	movs	r3, #1
 80039a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	4619      	mov	r1, r3
 80039ae:	4804      	ldr	r0, [pc, #16]	@ (80039c0 <HAL_TIM_Base_MspInit+0x80>)
 80039b0:	f001 feea 	bl	8005788 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80039b4:	bf00      	nop
 80039b6:	3728      	adds	r7, #40	@ 0x28
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40021000 	.word	0x40021000
 80039c0:	48000400 	.word	0x48000400

080039c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b088      	sub	sp, #32
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039cc:	f107 030c 	add.w	r3, r7, #12
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	605a      	str	r2, [r3, #4]
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	60da      	str	r2, [r3, #12]
 80039da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039e4:	d11c      	bne.n	8003a20 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039e6:	4b10      	ldr	r3, [pc, #64]	@ (8003a28 <HAL_TIM_MspPostInit+0x64>)
 80039e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ea:	4a0f      	ldr	r2, [pc, #60]	@ (8003a28 <HAL_TIM_MspPostInit+0x64>)
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a28 <HAL_TIM_MspPostInit+0x64>)
 80039f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	60bb      	str	r3, [r7, #8]
 80039fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80039fe:	2301      	movs	r3, #1
 8003a00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a02:	2302      	movs	r3, #2
 8003a04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a06:	2300      	movs	r3, #0
 8003a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a12:	f107 030c 	add.w	r3, r7, #12
 8003a16:	4619      	mov	r1, r3
 8003a18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a1c:	f001 feb4 	bl	8005788 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003a20:	bf00      	nop
 8003a22:	3720      	adds	r7, #32
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40021000 	.word	0x40021000

08003a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a30:	bf00      	nop
 8003a32:	e7fd      	b.n	8003a30 <NMI_Handler+0x4>

08003a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a38:	bf00      	nop
 8003a3a:	e7fd      	b.n	8003a38 <HardFault_Handler+0x4>

08003a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a40:	bf00      	nop
 8003a42:	e7fd      	b.n	8003a40 <MemManage_Handler+0x4>

08003a44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a48:	bf00      	nop
 8003a4a:	e7fd      	b.n	8003a48 <BusFault_Handler+0x4>

08003a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a50:	bf00      	nop
 8003a52:	e7fd      	b.n	8003a50 <UsageFault_Handler+0x4>

08003a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a58:	bf00      	nop
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr

08003a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a62:	b480      	push	{r7}
 8003a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a66:	bf00      	nop
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a74:	bf00      	nop
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a82:	f001 fd2b 	bl	80054dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a86:	bf00      	nop
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003a8e:	2080      	movs	r0, #128	@ 0x80
 8003a90:	f002 f824 	bl	8005adc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a94:	bf00      	nop
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003a9c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003aa0:	f002 f81c 	bl	8005adc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003aa4:	bf00      	nop
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  return 1;
 8003aac:	2301      	movs	r3, #1
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <_kill>:

int _kill(int pid, int sig)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ac2:	f007 fde7 	bl	800b694 <__errno>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2216      	movs	r2, #22
 8003aca:	601a      	str	r2, [r3, #0]
  return -1;
 8003acc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <_exit>:

void _exit (int status)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ae0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7ff ffe7 	bl	8003ab8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003aea:	bf00      	nop
 8003aec:	e7fd      	b.n	8003aea <_exit+0x12>

08003aee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b086      	sub	sp, #24
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003afa:	2300      	movs	r3, #0
 8003afc:	617b      	str	r3, [r7, #20]
 8003afe:	e00a      	b.n	8003b16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b00:	f3af 8000 	nop.w
 8003b04:	4601      	mov	r1, r0
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	60ba      	str	r2, [r7, #8]
 8003b0c:	b2ca      	uxtb	r2, r1
 8003b0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	3301      	adds	r3, #1
 8003b14:	617b      	str	r3, [r7, #20]
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	dbf0      	blt.n	8003b00 <_read+0x12>
  }

  return len;
 8003b1e:	687b      	ldr	r3, [r7, #4]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b50:	605a      	str	r2, [r3, #4]
  return 0;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <_isatty>:

int _isatty(int file)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b68:	2301      	movs	r3, #1
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b085      	sub	sp, #20
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b98:	4a14      	ldr	r2, [pc, #80]	@ (8003bec <_sbrk+0x5c>)
 8003b9a:	4b15      	ldr	r3, [pc, #84]	@ (8003bf0 <_sbrk+0x60>)
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ba4:	4b13      	ldr	r3, [pc, #76]	@ (8003bf4 <_sbrk+0x64>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d102      	bne.n	8003bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bac:	4b11      	ldr	r3, [pc, #68]	@ (8003bf4 <_sbrk+0x64>)
 8003bae:	4a12      	ldr	r2, [pc, #72]	@ (8003bf8 <_sbrk+0x68>)
 8003bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bb2:	4b10      	ldr	r3, [pc, #64]	@ (8003bf4 <_sbrk+0x64>)
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4413      	add	r3, r2
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d207      	bcs.n	8003bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bc0:	f007 fd68 	bl	800b694 <__errno>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	220c      	movs	r2, #12
 8003bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003bce:	e009      	b.n	8003be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bd0:	4b08      	ldr	r3, [pc, #32]	@ (8003bf4 <_sbrk+0x64>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bd6:	4b07      	ldr	r3, [pc, #28]	@ (8003bf4 <_sbrk+0x64>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4413      	add	r3, r2
 8003bde:	4a05      	ldr	r2, [pc, #20]	@ (8003bf4 <_sbrk+0x64>)
 8003be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003be2:	68fb      	ldr	r3, [r7, #12]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	200a0000 	.word	0x200a0000
 8003bf0:	00000400 	.word	0x00000400
 8003bf4:	200408bc 	.word	0x200408bc
 8003bf8:	20040a18 	.word	0x20040a18

08003bfc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003c00:	4b06      	ldr	r3, [pc, #24]	@ (8003c1c <SystemInit+0x20>)
 8003c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c06:	4a05      	ldr	r2, [pc, #20]	@ (8003c1c <SystemInit+0x20>)
 8003c08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003c10:	bf00      	nop
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	e000ed00 	.word	0xe000ed00

08003c20 <tm1637_init>:
 * @brief Initializes the TM1637 display driver.
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_init(tm1637_t *handle)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_PIN(pin_dat));
  assert_param(handle->gpio_dat != NULL);
  assert_param(handle->gpio_clk != NULL);

  /* Set All pins to high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	891a      	ldrh	r2, [r3, #8]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	895a      	ldrh	r2, [r3, #10]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	619a      	str	r2, [r3, #24]

  /* Send TM1637_COMM1 */
  tm1637_start(handle);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fa84 	bl	800414a <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM1);
 8003c42:	2140      	movs	r1, #64	@ 0x40
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 fabc 	bl	80041c2 <tm1637_write>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	73fb      	strb	r3, [r7, #15]
  tm1637_stop(handle);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 fa98 	bl	8004184 <tm1637_stop>
  return err;
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <tm1637_brightness>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] brightness_0_8 Brightness level (0-8), where 0 turns off the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_brightness(tm1637_t *handle, uint8_t brightness_0_8)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b084      	sub	sp, #16
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
 8003c66:	460b      	mov	r3, r1
 8003c68:	70fb      	strb	r3, [r7, #3]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Map brightness */
  uint8_t tmp = brightness_0_8 > 8 ? 8 : brightness_0_8;
 8003c6a:	78fb      	ldrb	r3, [r7, #3]
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	bf28      	it	cs
 8003c70:	2308      	movcs	r3, #8
 8003c72:	73fb      	strb	r3, [r7, #15]
  tmp = (brightness_0_8 == 0) ? TM1637_COMM3_OFF : TM1637_COMM3_ON;
 8003c74:	78fb      	ldrb	r3, [r7, #3]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <tm1637_brightness+0x20>
 8003c7a:	2380      	movs	r3, #128	@ 0x80
 8003c7c:	e000      	b.n	8003c80 <tm1637_brightness+0x22>
 8003c7e:	2388      	movs	r3, #136	@ 0x88
 8003c80:	73fb      	strb	r3, [r7, #15]
  if (brightness_0_8 > 0)
 8003c82:	78fb      	ldrb	r3, [r7, #3]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d002      	beq.n	8003c8e <tm1637_brightness+0x30>
  {
    brightness_0_8--;
 8003c88:	78fb      	ldrb	r3, [r7, #3]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	70fb      	strb	r3, [r7, #3]
  }

  /* Send Brightness */
  tm1637_start(handle);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 fa5b 	bl	800414a <tm1637_start>
  err = tm1637_write(handle, tmp | brightness_0_8);
 8003c94:	7bfa      	ldrb	r2, [r7, #15]
 8003c96:	78fb      	ldrb	r3, [r7, #3]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fa8f 	bl	80041c2 <tm1637_write>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	73bb      	strb	r3, [r7, #14]
  tm1637_stop(handle);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fa6b 	bl	8004184 <tm1637_stop>
  return err;
 8003cae:	7bbb      	ldrb	r3, [r7, #14]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <tm1637_raw>:
 * @param[in] data Pointer to an array containing raw segment data.
 *
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_raw(tm1637_t *handle, const uint8_t *data)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Send TM1637_COMM2 */
  tm1637_start(handle);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 fa41 	bl	800414a <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM2);
 8003cc8:	21c0      	movs	r1, #192	@ 0xc0
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 fa79 	bl	80041c2 <tm1637_write>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	73fb      	strb	r3, [r7, #15]
  if (err != TM1637_ERR_NONE)
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <tm1637_raw+0x26>
  {
    return TM1637_ERR_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e01d      	b.n	8003d1a <tm1637_raw+0x62>
  }

  /* Send all data */
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73bb      	strb	r3, [r7, #14]
 8003ce2:	e00f      	b.n	8003d04 <tm1637_raw+0x4c>
  {
    err = tm1637_write(handle, data[i]);
 8003ce4:	7bbb      	ldrb	r3, [r7, #14]
 8003ce6:	683a      	ldr	r2, [r7, #0]
 8003ce8:	4413      	add	r3, r2
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	4619      	mov	r1, r3
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 fa67 	bl	80041c2 <tm1637_write>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	73fb      	strb	r3, [r7, #15]
    if (err != TM1637_ERR_NONE)
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d108      	bne.n	8003d10 <tm1637_raw+0x58>
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8003cfe:	7bbb      	ldrb	r3, [r7, #14]
 8003d00:	3301      	adds	r3, #1
 8003d02:	73bb      	strb	r3, [r7, #14]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	7b1b      	ldrb	r3, [r3, #12]
 8003d08:	7bba      	ldrb	r2, [r7, #14]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d3ea      	bcc.n	8003ce4 <tm1637_raw+0x2c>
 8003d0e:	e000      	b.n	8003d12 <tm1637_raw+0x5a>
    {
      break;
 8003d10:	bf00      	nop
    }
  }
  tm1637_stop(handle);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 fa36 	bl	8004184 <tm1637_stop>
  return err;
 8003d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <tm1637_str>:
 * @param[in] str Pointer to a null-terminated string to display.
 *               Supports numbers (0-9), letters (if enabled), '-' and '.' for decimal points.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_str(tm1637_t *handle, const char *str)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	6039      	str	r1, [r7, #0]
  uint8_t buff[TM1637_SEG_MAX + 1] = {0};
 8003d2e:	f107 0308 	add.w	r3, r7, #8
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	f8c3 2003 	str.w	r2, [r3, #3]
  char *str_tmp = (char*)str;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	617b      	str	r3, [r7, #20]
  assert_param(handle != NULL);

  for (int i = 0; i < handle->seg_cnt; i++)
 8003d3e:	2300      	movs	r3, #0
 8003d40:	613b      	str	r3, [r7, #16]
 8003d42:	e19f      	b.n	8004084 <tm1637_str+0x360>
  {
    switch (*str_tmp)
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	3b2d      	subs	r3, #45	@ 0x2d
 8003d4a:	2b4c      	cmp	r3, #76	@ 0x4c
 8003d4c:	f200 8177 	bhi.w	800403e <tm1637_str+0x31a>
 8003d50:	a201      	add	r2, pc, #4	@ (adr r2, 8003d58 <tm1637_str+0x34>)
 8003d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d56:	bf00      	nop
 8003d58:	08003f19 	.word	0x08003f19
 8003d5c:	0800403f 	.word	0x0800403f
 8003d60:	0800403f 	.word	0x0800403f
 8003d64:	08003e8d 	.word	0x08003e8d
 8003d68:	08003e9b 	.word	0x08003e9b
 8003d6c:	08003ea9 	.word	0x08003ea9
 8003d70:	08003eb7 	.word	0x08003eb7
 8003d74:	08003ec5 	.word	0x08003ec5
 8003d78:	08003ed3 	.word	0x08003ed3
 8003d7c:	08003ee1 	.word	0x08003ee1
 8003d80:	08003eef 	.word	0x08003eef
 8003d84:	08003efd 	.word	0x08003efd
 8003d88:	08003f0b 	.word	0x08003f0b
 8003d8c:	0800403f 	.word	0x0800403f
 8003d90:	0800403f 	.word	0x0800403f
 8003d94:	0800403f 	.word	0x0800403f
 8003d98:	0800403f 	.word	0x0800403f
 8003d9c:	0800403f 	.word	0x0800403f
 8003da0:	0800403f 	.word	0x0800403f
 8003da4:	0800403f 	.word	0x0800403f
 8003da8:	08003f27 	.word	0x08003f27
 8003dac:	08003f35 	.word	0x08003f35
 8003db0:	08003f43 	.word	0x08003f43
 8003db4:	08003f51 	.word	0x08003f51
 8003db8:	08003f5f 	.word	0x08003f5f
 8003dbc:	08003f6d 	.word	0x08003f6d
 8003dc0:	08003f7b 	.word	0x08003f7b
 8003dc4:	08003f89 	.word	0x08003f89
 8003dc8:	08003f97 	.word	0x08003f97
 8003dcc:	08003fa5 	.word	0x08003fa5
 8003dd0:	0800403f 	.word	0x0800403f
 8003dd4:	08003fb3 	.word	0x08003fb3
 8003dd8:	0800403f 	.word	0x0800403f
 8003ddc:	08003fc1 	.word	0x08003fc1
 8003de0:	08003fcf 	.word	0x08003fcf
 8003de4:	08003fdd 	.word	0x08003fdd
 8003de8:	08003feb 	.word	0x08003feb
 8003dec:	08003ff9 	.word	0x08003ff9
 8003df0:	08004007 	.word	0x08004007
 8003df4:	08004015 	.word	0x08004015
 8003df8:	08004023 	.word	0x08004023
 8003dfc:	0800403f 	.word	0x0800403f
 8003e00:	0800403f 	.word	0x0800403f
 8003e04:	0800403f 	.word	0x0800403f
 8003e08:	08004031 	.word	0x08004031
 8003e0c:	0800403f 	.word	0x0800403f
 8003e10:	0800403f 	.word	0x0800403f
 8003e14:	0800403f 	.word	0x0800403f
 8003e18:	0800403f 	.word	0x0800403f
 8003e1c:	0800403f 	.word	0x0800403f
 8003e20:	0800403f 	.word	0x0800403f
 8003e24:	0800403f 	.word	0x0800403f
 8003e28:	08003f27 	.word	0x08003f27
 8003e2c:	08003f35 	.word	0x08003f35
 8003e30:	08003f43 	.word	0x08003f43
 8003e34:	08003f51 	.word	0x08003f51
 8003e38:	08003f5f 	.word	0x08003f5f
 8003e3c:	08003f6d 	.word	0x08003f6d
 8003e40:	08003f7b 	.word	0x08003f7b
 8003e44:	08003f89 	.word	0x08003f89
 8003e48:	08003f97 	.word	0x08003f97
 8003e4c:	08003fa5 	.word	0x08003fa5
 8003e50:	0800403f 	.word	0x0800403f
 8003e54:	08003fb3 	.word	0x08003fb3
 8003e58:	0800403f 	.word	0x0800403f
 8003e5c:	08003fc1 	.word	0x08003fc1
 8003e60:	08003fcf 	.word	0x08003fcf
 8003e64:	08003fdd 	.word	0x08003fdd
 8003e68:	08003feb 	.word	0x08003feb
 8003e6c:	08003ff9 	.word	0x08003ff9
 8003e70:	08004007 	.word	0x08004007
 8003e74:	08004015 	.word	0x08004015
 8003e78:	08004023 	.word	0x08004023
 8003e7c:	0800403f 	.word	0x0800403f
 8003e80:	0800403f 	.word	0x0800403f
 8003e84:	0800403f 	.word	0x0800403f
 8003e88:	08004031 	.word	0x08004031
    {
    case '0':
      buff[i] = 0x3f;
 8003e8c:	f107 0208 	add.w	r2, r7, #8
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4413      	add	r3, r2
 8003e94:	223f      	movs	r2, #63	@ 0x3f
 8003e96:	701a      	strb	r2, [r3, #0]
      break;
 8003e98:	e0d8      	b.n	800404c <tm1637_str+0x328>
    case '1':
      buff[i] = 0x06;
 8003e9a:	f107 0208 	add.w	r2, r7, #8
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	2206      	movs	r2, #6
 8003ea4:	701a      	strb	r2, [r3, #0]
      break;
 8003ea6:	e0d1      	b.n	800404c <tm1637_str+0x328>
    case '2':
      buff[i] = 0x5b;
 8003ea8:	f107 0208 	add.w	r2, r7, #8
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	4413      	add	r3, r2
 8003eb0:	225b      	movs	r2, #91	@ 0x5b
 8003eb2:	701a      	strb	r2, [r3, #0]
      break;
 8003eb4:	e0ca      	b.n	800404c <tm1637_str+0x328>
    case '3':
      buff[i] = 0x4f;
 8003eb6:	f107 0208 	add.w	r2, r7, #8
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	224f      	movs	r2, #79	@ 0x4f
 8003ec0:	701a      	strb	r2, [r3, #0]
      break;
 8003ec2:	e0c3      	b.n	800404c <tm1637_str+0x328>
    case '4':
      buff[i] = 0x66;
 8003ec4:	f107 0208 	add.w	r2, r7, #8
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	4413      	add	r3, r2
 8003ecc:	2266      	movs	r2, #102	@ 0x66
 8003ece:	701a      	strb	r2, [r3, #0]
      break;
 8003ed0:	e0bc      	b.n	800404c <tm1637_str+0x328>
    case '5':
      buff[i] = 0x6d;
 8003ed2:	f107 0208 	add.w	r2, r7, #8
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	4413      	add	r3, r2
 8003eda:	226d      	movs	r2, #109	@ 0x6d
 8003edc:	701a      	strb	r2, [r3, #0]
      break;
 8003ede:	e0b5      	b.n	800404c <tm1637_str+0x328>
    case '6':
      buff[i] = 0x7d;
 8003ee0:	f107 0208 	add.w	r2, r7, #8
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	227d      	movs	r2, #125	@ 0x7d
 8003eea:	701a      	strb	r2, [r3, #0]
      break;
 8003eec:	e0ae      	b.n	800404c <tm1637_str+0x328>
    case '7':
      buff[i] = 0x07;
 8003eee:	f107 0208 	add.w	r2, r7, #8
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	2207      	movs	r2, #7
 8003ef8:	701a      	strb	r2, [r3, #0]
      break;
 8003efa:	e0a7      	b.n	800404c <tm1637_str+0x328>
    case '8':
      buff[i] = 0x7f;
 8003efc:	f107 0208 	add.w	r2, r7, #8
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4413      	add	r3, r2
 8003f04:	227f      	movs	r2, #127	@ 0x7f
 8003f06:	701a      	strb	r2, [r3, #0]
      break;
 8003f08:	e0a0      	b.n	800404c <tm1637_str+0x328>
    case '9':
      buff[i] = 0x6f;
 8003f0a:	f107 0208 	add.w	r2, r7, #8
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	4413      	add	r3, r2
 8003f12:	226f      	movs	r2, #111	@ 0x6f
 8003f14:	701a      	strb	r2, [r3, #0]
      break;
 8003f16:	e099      	b.n	800404c <tm1637_str+0x328>
    case '-':
      buff[i] = 0x40;
 8003f18:	f107 0208 	add.w	r2, r7, #8
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	4413      	add	r3, r2
 8003f20:	2240      	movs	r2, #64	@ 0x40
 8003f22:	701a      	strb	r2, [r3, #0]
      break;
 8003f24:	e092      	b.n	800404c <tm1637_str+0x328>
#if (TM1637_ENABLE_ALFABET == 1)
    case 'A':
    case 'a':
      buff[i] = 0x77;
 8003f26:	f107 0208 	add.w	r2, r7, #8
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	2277      	movs	r2, #119	@ 0x77
 8003f30:	701a      	strb	r2, [r3, #0]
      break;
 8003f32:	e08b      	b.n	800404c <tm1637_str+0x328>
    case 'B':
    case 'b':
      buff[i] = 0x7C;
 8003f34:	f107 0208 	add.w	r2, r7, #8
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	227c      	movs	r2, #124	@ 0x7c
 8003f3e:	701a      	strb	r2, [r3, #0]
      break;
 8003f40:	e084      	b.n	800404c <tm1637_str+0x328>
    case 'C':
    case 'c':
      buff[i] = 0x58;
 8003f42:	f107 0208 	add.w	r2, r7, #8
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	4413      	add	r3, r2
 8003f4a:	2258      	movs	r2, #88	@ 0x58
 8003f4c:	701a      	strb	r2, [r3, #0]
      break;
 8003f4e:	e07d      	b.n	800404c <tm1637_str+0x328>
    case 'D':
    case 'd':
      buff[i] = 0x5E;
 8003f50:	f107 0208 	add.w	r2, r7, #8
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	4413      	add	r3, r2
 8003f58:	225e      	movs	r2, #94	@ 0x5e
 8003f5a:	701a      	strb	r2, [r3, #0]
      break;
 8003f5c:	e076      	b.n	800404c <tm1637_str+0x328>
    case 'E':
    case 'e':
      buff[i] = 0x79;
 8003f5e:	f107 0208 	add.w	r2, r7, #8
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	4413      	add	r3, r2
 8003f66:	2279      	movs	r2, #121	@ 0x79
 8003f68:	701a      	strb	r2, [r3, #0]
      break;
 8003f6a:	e06f      	b.n	800404c <tm1637_str+0x328>
    case 'F':
    case 'f':
      buff[i] = 0x71;
 8003f6c:	f107 0208 	add.w	r2, r7, #8
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4413      	add	r3, r2
 8003f74:	2271      	movs	r2, #113	@ 0x71
 8003f76:	701a      	strb	r2, [r3, #0]
      break;
 8003f78:	e068      	b.n	800404c <tm1637_str+0x328>
    case 'G':
    case 'g':
      buff[i] = 0x6f;
 8003f7a:	f107 0208 	add.w	r2, r7, #8
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	4413      	add	r3, r2
 8003f82:	226f      	movs	r2, #111	@ 0x6f
 8003f84:	701a      	strb	r2, [r3, #0]
      break;
 8003f86:	e061      	b.n	800404c <tm1637_str+0x328>
    case 'H':
    case 'h':
      buff[i] = 0x76;
 8003f88:	f107 0208 	add.w	r2, r7, #8
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	4413      	add	r3, r2
 8003f90:	2276      	movs	r2, #118	@ 0x76
 8003f92:	701a      	strb	r2, [r3, #0]
      break;
 8003f94:	e05a      	b.n	800404c <tm1637_str+0x328>
    case 'I':
    case 'i':
      buff[i] = 0x04;
 8003f96:	f107 0208 	add.w	r2, r7, #8
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	2204      	movs	r2, #4
 8003fa0:	701a      	strb	r2, [r3, #0]
      break;
 8003fa2:	e053      	b.n	800404c <tm1637_str+0x328>
    case 'J':
    case 'j':
      buff[i] = 0x0E;
 8003fa4:	f107 0208 	add.w	r2, r7, #8
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	4413      	add	r3, r2
 8003fac:	220e      	movs	r2, #14
 8003fae:	701a      	strb	r2, [r3, #0]
      break;
 8003fb0:	e04c      	b.n	800404c <tm1637_str+0x328>
    case 'L':
    case 'l':
      buff[i] = 0x38;
 8003fb2:	f107 0208 	add.w	r2, r7, #8
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	4413      	add	r3, r2
 8003fba:	2238      	movs	r2, #56	@ 0x38
 8003fbc:	701a      	strb	r2, [r3, #0]
      break;
 8003fbe:	e045      	b.n	800404c <tm1637_str+0x328>
    case 'N':
    case 'n':
      buff[i] = 0x54;
 8003fc0:	f107 0208 	add.w	r2, r7, #8
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	2254      	movs	r2, #84	@ 0x54
 8003fca:	701a      	strb	r2, [r3, #0]
      break;
 8003fcc:	e03e      	b.n	800404c <tm1637_str+0x328>
    case 'O':
    case 'o':
      buff[i] = 0x5C;
 8003fce:	f107 0208 	add.w	r2, r7, #8
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	225c      	movs	r2, #92	@ 0x5c
 8003fd8:	701a      	strb	r2, [r3, #0]
      break;
 8003fda:	e037      	b.n	800404c <tm1637_str+0x328>
    case 'P':
    case 'p':
      buff[i] = 0x73;
 8003fdc:	f107 0208 	add.w	r2, r7, #8
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	2273      	movs	r2, #115	@ 0x73
 8003fe6:	701a      	strb	r2, [r3, #0]
      break;
 8003fe8:	e030      	b.n	800404c <tm1637_str+0x328>
    case 'Q':
    case 'q':
      buff[i] = 0x67;
 8003fea:	f107 0208 	add.w	r2, r7, #8
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	2267      	movs	r2, #103	@ 0x67
 8003ff4:	701a      	strb	r2, [r3, #0]
      break;
 8003ff6:	e029      	b.n	800404c <tm1637_str+0x328>
    case 'R':
    case 'r':
      buff[i] = 0x50;
 8003ff8:	f107 0208 	add.w	r2, r7, #8
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	4413      	add	r3, r2
 8004000:	2250      	movs	r2, #80	@ 0x50
 8004002:	701a      	strb	r2, [r3, #0]
      break;
 8004004:	e022      	b.n	800404c <tm1637_str+0x328>
    case 'S':
    case 's':
      buff[i] = 0x6D;
 8004006:	f107 0208 	add.w	r2, r7, #8
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	4413      	add	r3, r2
 800400e:	226d      	movs	r2, #109	@ 0x6d
 8004010:	701a      	strb	r2, [r3, #0]
      break;
 8004012:	e01b      	b.n	800404c <tm1637_str+0x328>
    case 'T':
    case 't':
      buff[i] = 0x78;
 8004014:	f107 0208 	add.w	r2, r7, #8
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	4413      	add	r3, r2
 800401c:	2278      	movs	r2, #120	@ 0x78
 800401e:	701a      	strb	r2, [r3, #0]
      break;
 8004020:	e014      	b.n	800404c <tm1637_str+0x328>
    case 'U':
    case 'u':
      buff[i] = 0x1C;
 8004022:	f107 0208 	add.w	r2, r7, #8
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	4413      	add	r3, r2
 800402a:	221c      	movs	r2, #28
 800402c:	701a      	strb	r2, [r3, #0]
      break;
 800402e:	e00d      	b.n	800404c <tm1637_str+0x328>
    case 'Y':
    case 'y':
      buff[i] = 0x6E;
 8004030:	f107 0208 	add.w	r2, r7, #8
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	4413      	add	r3, r2
 8004038:	226e      	movs	r2, #110	@ 0x6e
 800403a:	701a      	strb	r2, [r3, #0]
      break;
 800403c:	e006      	b.n	800404c <tm1637_str+0x328>
#endif
    default:
      buff[i] = 0;
 800403e:	f107 0208 	add.w	r2, r7, #8
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	4413      	add	r3, r2
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
      break;
 800404a:	bf00      	nop
    }
    if (*(str_tmp + 1) == '.')
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	3301      	adds	r3, #1
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b2e      	cmp	r3, #46	@ 0x2e
 8004054:	d110      	bne.n	8004078 <tm1637_str+0x354>
    {
      buff[i] |= 0x80;
 8004056:	f107 0208 	add.w	r2, r7, #8
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	4413      	add	r3, r2
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004064:	b2d9      	uxtb	r1, r3
 8004066:	f107 0208 	add.w	r2, r7, #8
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	4413      	add	r3, r2
 800406e:	460a      	mov	r2, r1
 8004070:	701a      	strb	r2, [r3, #0]
      str_tmp++;
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	3301      	adds	r3, #1
 8004076:	617b      	str	r3, [r7, #20]
    }
    str_tmp++;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	3301      	adds	r3, #1
 800407c:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < handle->seg_cnt; i++)
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	3301      	adds	r3, #1
 8004082:	613b      	str	r3, [r7, #16]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	7b1b      	ldrb	r3, [r3, #12]
 8004088:	461a      	mov	r2, r3
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	4293      	cmp	r3, r2
 800408e:	f6ff ae59 	blt.w	8003d44 <tm1637_str+0x20>
  }

  /* Write to tm1637 */
  return tm1637_raw(handle, buff);
 8004092:	f107 0308 	add.w	r3, r7, #8
 8004096:	4619      	mov	r1, r3
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f7ff fe0d 	bl	8003cb8 <tm1637_raw>
 800409e:	4603      	mov	r3, r0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3718      	adds	r7, #24
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <tm1637_printf>:
 * @param[in] format Format string (printf-style) to display.
 * @param[in] ... Additional arguments for the formatted string.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t  tm1637_printf(tm1637_t *handle, const char *format, ...)
{
 80040a8:	b40e      	push	{r1, r2, r3}
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b087      	sub	sp, #28
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  char buff[TM1637_SEG_MAX + 1] = {0};
 80040b2:	f107 030c 	add.w	r3, r7, #12
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	f8c3 2003 	str.w	r2, [r3, #3]
  assert_param(handle != NULL);

  va_list args;
  va_start(args, format);
 80040be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80040c2:	60bb      	str	r3, [r7, #8]
  int chars_written = vsnprintf(buff, sizeof(buff), format, args);
 80040c4:	f107 000c 	add.w	r0, r7, #12
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040cc:	2107      	movs	r1, #7
 80040ce:	f007 fa07 	bl	800b4e0 <vsniprintf>
 80040d2:	6178      	str	r0, [r7, #20]
  va_end(args);
  if (chars_written < 0)
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	da01      	bge.n	80040de <tm1637_printf+0x36>
  {
    return TM1637_ERR_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e006      	b.n	80040ec <tm1637_printf+0x44>
  }
  return tm1637_str(handle, buff);
 80040de:	f107 030c 	add.w	r3, r7, #12
 80040e2:	4619      	mov	r1, r3
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff fe1d 	bl	8003d24 <tm1637_str>
 80040ea:	4603      	mov	r3, r0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	371c      	adds	r7, #28
 80040f0:	46bd      	mov	sp, r7
 80040f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040f6:	b003      	add	sp, #12
 80040f8:	4770      	bx	lr

080040fa <tm1637_clear>:
 * @brief Clears the TM1637 display by setting all segments to off.
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_clear(tm1637_t *handle)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b084      	sub	sp, #16
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  const uint8_t buff[TM1637_SEG_MAX] = {0};
 8004102:	f107 0308 	add.w	r3, r7, #8
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	809a      	strh	r2, [r3, #4]
  assert_param(handle != NULL);

  /* Write all 0 */
  return tm1637_raw(handle, buff);
 800410c:	f107 0308 	add.w	r3, r7, #8
 8004110:	4619      	mov	r1, r3
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff fdd0 	bl	8003cb8 <tm1637_raw>
 8004118:	4603      	mov	r3, r0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <tm1637_delay>:
 * @brief Provides a delay for the TM1637 display operations.
 *        This function uses a simple loop to generate a delay for controlling the timing
 *        of the TM1637 display operations.
 */
static void tm1637_delay(void)
{
 8004122:	b480      	push	{r7}
 8004124:	b083      	sub	sp, #12
 8004126:	af00      	add	r7, sp, #0
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 8004128:	2300      	movs	r3, #0
 800412a:	607b      	str	r3, [r7, #4]
 800412c:	e003      	b.n	8004136 <tm1637_delay+0x14>
  {
    __NOP();
 800412e:	bf00      	nop
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3301      	adds	r3, #1
 8004134:	607b      	str	r3, [r7, #4]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b09      	cmp	r3, #9
 800413a:	d9f8      	bls.n	800412e <tm1637_delay+0xc>
  }
}
 800413c:	bf00      	nop
 800413e:	bf00      	nop
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr

0800414a <tm1637_start>:
 *        This function generates a start condition by toggling the clock and data lines.
 *        The start condition is necessary to begin communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_start(tm1637_t *handle)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b082      	sub	sp, #8
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Raise CLK/DAT high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	891a      	ldrh	r2, [r3, #8]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	895a      	ldrh	r2, [r3, #10]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8004166:	f7ff ffdc 	bl	8004122 <tm1637_delay>

  /* Pull DAT low to start */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	895b      	ldrh	r3, [r3, #10]
 800416e:	461a      	mov	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	0412      	lsls	r2, r2, #16
 8004176:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8004178:	f7ff ffd3 	bl	8004122 <tm1637_delay>
}
 800417c:	bf00      	nop
 800417e:	3708      	adds	r7, #8
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <tm1637_stop>:
 *        This function generates a stop condition by toggling the data and clock lines.
 *        The stop condition signals the end of communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_stop(tm1637_t *handle)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Pull DAT low */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	895b      	ldrh	r3, [r3, #10]
 8004190:	461a      	mov	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	0412      	lsls	r2, r2, #16
 8004198:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800419a:	f7ff ffc2 	bl	8004122 <tm1637_delay>

  /* Raise CLK high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	891a      	ldrh	r2, [r3, #8]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80041a8:	f7ff ffbb 	bl	8004122 <tm1637_delay>

  /* Release DAT high (STOP) */
  handle->gpio_dat->BSRR = handle->pin_dat;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	895a      	ldrh	r2, [r3, #10]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80041b6:	f7ff ffb4 	bl	8004122 <tm1637_delay>
}
 80041ba:	bf00      	nop
 80041bc:	3708      	adds	r7, #8
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <tm1637_write>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] data The byte of data to send to the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
static tm1637_err_t tm1637_write(tm1637_t *handle, uint8_t data)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b084      	sub	sp, #16
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	460b      	mov	r3, r1
 80041cc:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp = data;
 80041ce:	78fb      	ldrb	r3, [r7, #3]
 80041d0:	73fb      	strb	r3, [r7, #15]
  assert_param(handle != NULL);

  /* Send each bit (LSB first) */
  for (int i = 0; i < 8; i++)
 80041d2:	2300      	movs	r3, #0
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	e025      	b.n	8004224 <tm1637_write+0x62>
  {
    handle->gpio_clk->BSRR = handle->pin_clk << 16;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	891b      	ldrh	r3, [r3, #8]
 80041dc:	461a      	mov	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	0412      	lsls	r2, r2, #16
 80041e4:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 80041e6:	f7ff ff9c 	bl	8004122 <tm1637_delay>
    handle->gpio_dat->BSRR = (tmp & 0x01) ? handle->pin_dat : (handle->pin_dat << 16);
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <tm1637_write+0x38>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	895b      	ldrh	r3, [r3, #10]
 80041f8:	e002      	b.n	8004200 <tm1637_write+0x3e>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	895b      	ldrh	r3, [r3, #10]
 80041fe:	041b      	lsls	r3, r3, #16
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6852      	ldr	r2, [r2, #4]
 8004204:	6193      	str	r3, [r2, #24]
    tm1637_delay();
 8004206:	f7ff ff8c 	bl	8004122 <tm1637_delay>
    handle->gpio_clk->BSRR = handle->pin_clk;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	891a      	ldrh	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 8004214:	f7ff ff85 	bl	8004122 <tm1637_delay>
    tmp >>= 1;
 8004218:	7bfb      	ldrb	r3, [r7, #15]
 800421a:	085b      	lsrs	r3, r3, #1
 800421c:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < 8; i++)
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	3301      	adds	r3, #1
 8004222:	60bb      	str	r3, [r7, #8]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2b07      	cmp	r3, #7
 8004228:	ddd6      	ble.n	80041d8 <tm1637_write+0x16>
  }
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	891b      	ldrh	r3, [r3, #8]
 800422e:	461a      	mov	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	0412      	lsls	r2, r2, #16
 8004236:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	895a      	ldrh	r2, [r3, #10]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8004242:	f7ff ff6e 	bl	8004122 <tm1637_delay>

  /* Generate clock pulse for ACK phase */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	891a      	ldrh	r2, [r3, #8]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8004250:	f7ff ff67 	bl	8004122 <tm1637_delay>
  tm1637_delay();
 8004254:	f7ff ff65 	bl	8004122 <tm1637_delay>

  /* Read ACK bit from TM1637  data line is released and clock is toggled to sample response */
  tmp = (handle->gpio_dat->IDR & handle->pin_dat) ? 1 : 0;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	8952      	ldrh	r2, [r2, #10]
 8004262:	4013      	ands	r3, r2
 8004264:	2b00      	cmp	r3, #0
 8004266:	bf14      	ite	ne
 8004268:	2301      	movne	r3, #1
 800426a:	2300      	moveq	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	73fb      	strb	r3, [r7, #15]
  handle->gpio_dat->BSRR = (tmp == 0) ? (handle->pin_dat << 16) : handle->pin_dat;
 8004270:	7bfb      	ldrb	r3, [r7, #15]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d103      	bne.n	800427e <tm1637_write+0xbc>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	895b      	ldrh	r3, [r3, #10]
 800427a:	041b      	lsls	r3, r3, #16
 800427c:	e001      	b.n	8004282 <tm1637_write+0xc0>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	895b      	ldrh	r3, [r3, #10]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6852      	ldr	r2, [r2, #4]
 8004286:	6193      	str	r3, [r2, #24]
  tm1637_delay();
 8004288:	f7ff ff4b 	bl	8004122 <tm1637_delay>
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	891b      	ldrh	r3, [r3, #8]
 8004290:	461a      	mov	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	0412      	lsls	r2, r2, #16
 8004298:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800429a:	f7ff ff42 	bl	8004122 <tm1637_delay>
  return (tm1637_err_t)tmp;
 800429e:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel) {
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
    uint8_t ret;
    uint8_t spi_data[3];

    WIZCHIP_CRITICAL_ENTER();
 80042b0:	4b22      	ldr	r3, [pc, #136]	@ (800433c <WIZCHIP_READ+0x94>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	4798      	blx	r3
    WIZCHIP.CS._select();
 80042b6:	4b21      	ldr	r3, [pc, #132]	@ (800433c <WIZCHIP_READ+0x94>)
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80042bc:	4b1f      	ldr	r3, [pc, #124]	@ (800433c <WIZCHIP_READ+0x94>)
 80042be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d003      	beq.n	80042cc <WIZCHIP_READ+0x24>
 80042c4:	4b1d      	ldr	r3, [pc, #116]	@ (800433c <WIZCHIP_READ+0x94>)
 80042c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d114      	bne.n	80042f6 <WIZCHIP_READ+0x4e>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80042cc:	4b1b      	ldr	r3, [pc, #108]	@ (800433c <WIZCHIP_READ+0x94>)
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	0c12      	lsrs	r2, r2, #16
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	4610      	mov	r0, r2
 80042d8:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80042da:	4b18      	ldr	r3, [pc, #96]	@ (800433c <WIZCHIP_READ+0x94>)
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	0a12      	lsrs	r2, r2, #8
 80042e2:	b2d2      	uxtb	r2, r2
 80042e4:	4610      	mov	r0, r2
 80042e6:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80042e8:	4b14      	ldr	r3, [pc, #80]	@ (800433c <WIZCHIP_READ+0x94>)
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	b2d2      	uxtb	r2, r2
 80042f0:	4610      	mov	r0, r2
 80042f2:	4798      	blx	r3
 80042f4:	e011      	b.n	800431a <WIZCHIP_READ+0x72>
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	0c1b      	lsrs	r3, r3, #16
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	b2db      	uxtb	r3, r3
 8004304:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	b2db      	uxtb	r3, r3
 800430a:	73bb      	strb	r3, [r7, #14]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800430c:	4b0b      	ldr	r3, [pc, #44]	@ (800433c <WIZCHIP_READ+0x94>)
 800430e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004310:	f107 020c 	add.w	r2, r7, #12
 8004314:	2103      	movs	r1, #3
 8004316:	4610      	mov	r0, r2
 8004318:	4798      	blx	r3
    }
    ret = WIZCHIP.IF.SPI._read_byte();
 800431a:	4b08      	ldr	r3, [pc, #32]	@ (800433c <WIZCHIP_READ+0x94>)
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	4798      	blx	r3
 8004320:	4603      	mov	r3, r0
 8004322:	73fb      	strb	r3, [r7, #15]

    WIZCHIP.CS._deselect();
 8004324:	4b05      	ldr	r3, [pc, #20]	@ (800433c <WIZCHIP_READ+0x94>)
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800432a:	4b04      	ldr	r3, [pc, #16]	@ (800433c <WIZCHIP_READ+0x94>)
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	4798      	blx	r3
    return ret;
 8004330:	7bfb      	ldrb	r3, [r7, #15]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	20040040 	.word	0x20040040

08004340 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	70fb      	strb	r3, [r7, #3]
    uint8_t spi_data[4];

    WIZCHIP_CRITICAL_ENTER();
 800434c:	4b22      	ldr	r3, [pc, #136]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4798      	blx	r3
    WIZCHIP.CS._select();
 8004352:	4b21      	ldr	r3, [pc, #132]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f043 0304 	orr.w	r3, r3, #4
 800435e:	607b      	str	r3, [r7, #4]

    //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004360:	4b1d      	ldr	r3, [pc, #116]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 8004362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004364:	2b00      	cmp	r3, #0
 8004366:	d119      	bne.n	800439c <WIZCHIP_WRITE+0x5c>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004368:	4b1b      	ldr	r3, [pc, #108]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 800436a:	6a1b      	ldr	r3, [r3, #32]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	0c12      	lsrs	r2, r2, #16
 8004370:	b2d2      	uxtb	r2, r2
 8004372:	4610      	mov	r0, r2
 8004374:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004376:	4b18      	ldr	r3, [pc, #96]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	0a12      	lsrs	r2, r2, #8
 800437e:	b2d2      	uxtb	r2, r2
 8004380:	4610      	mov	r0, r2
 8004382:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004384:	4b14      	ldr	r3, [pc, #80]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 8004386:	6a1b      	ldr	r3, [r3, #32]
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	4610      	mov	r0, r2
 800438e:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte(wb);
 8004390:	4b11      	ldr	r3, [pc, #68]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	78fa      	ldrb	r2, [r7, #3]
 8004396:	4610      	mov	r0, r2
 8004398:	4798      	blx	r3
 800439a:	e013      	b.n	80043c4 <WIZCHIP_WRITE+0x84>
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	0c1b      	lsrs	r3, r3, #16
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	733b      	strb	r3, [r7, #12]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	0a1b      	lsrs	r3, r3, #8
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	737b      	strb	r3, [r7, #13]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	73bb      	strb	r3, [r7, #14]
        spi_data[3] = wb;
 80043b2:	78fb      	ldrb	r3, [r7, #3]
 80043b4:	73fb      	strb	r3, [r7, #15]
        WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80043b6:	4b08      	ldr	r3, [pc, #32]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 80043b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ba:	f107 020c 	add.w	r2, r7, #12
 80043be:	2104      	movs	r1, #4
 80043c0:	4610      	mov	r0, r2
 80043c2:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 80043c4:	4b04      	ldr	r3, [pc, #16]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 80043ca:	4b03      	ldr	r3, [pc, #12]	@ (80043d8 <WIZCHIP_WRITE+0x98>)
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	4798      	blx	r3
}
 80043d0:	bf00      	nop
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	20040040 	.word	0x20040040

080043dc <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 80043dc:	b590      	push	{r4, r7, lr}
 80043de:	b087      	sub	sp, #28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	4613      	mov	r3, r2
 80043e8:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 80043ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	4798      	blx	r3
    WIZCHIP.CS._select();
 80043f0:	4b29      	ldr	r3, [pc, #164]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80043f6:	4b28      	ldr	r3, [pc, #160]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <WIZCHIP_READ_BUF+0x2a>
 80043fe:	4b26      	ldr	r3, [pc, #152]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 8004400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004402:	2b00      	cmp	r3, #0
 8004404:	d126      	bne.n	8004454 <WIZCHIP_READ_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8004406:	4b24      	ldr	r3, [pc, #144]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	0c12      	lsrs	r2, r2, #16
 800440e:	b2d2      	uxtb	r2, r2
 8004410:	4610      	mov	r0, r2
 8004412:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004414:	4b20      	ldr	r3, [pc, #128]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	68fa      	ldr	r2, [r7, #12]
 800441a:	0a12      	lsrs	r2, r2, #8
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	4610      	mov	r0, r2
 8004420:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004422:	4b1d      	ldr	r3, [pc, #116]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	4610      	mov	r0, r2
 800442c:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 800442e:	2300      	movs	r3, #0
 8004430:	82fb      	strh	r3, [r7, #22]
 8004432:	e00a      	b.n	800444a <WIZCHIP_READ_BUF+0x6e>
            pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8004434:	4b18      	ldr	r3, [pc, #96]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	8afa      	ldrh	r2, [r7, #22]
 800443a:	68b9      	ldr	r1, [r7, #8]
 800443c:	188c      	adds	r4, r1, r2
 800443e:	4798      	blx	r3
 8004440:	4603      	mov	r3, r0
 8004442:	7023      	strb	r3, [r4, #0]
        for (i = 0; i < len; i++) {
 8004444:	8afb      	ldrh	r3, [r7, #22]
 8004446:	3301      	adds	r3, #1
 8004448:	82fb      	strh	r3, [r7, #22]
 800444a:	8afa      	ldrh	r2, [r7, #22]
 800444c:	88fb      	ldrh	r3, [r7, #6]
 800444e:	429a      	cmp	r2, r3
 8004450:	d3f0      	bcc.n	8004434 <WIZCHIP_READ_BUF+0x58>
    if (!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) {	// byte operation
 8004452:	e017      	b.n	8004484 <WIZCHIP_READ_BUF+0xa8>
        }
    } else {															// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	0c1b      	lsrs	r3, r3, #16
 8004458:	b2db      	uxtb	r3, r3
 800445a:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	0a1b      	lsrs	r3, r3, #8
 8004460:	b2db      	uxtb	r3, r3
 8004462:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	b2db      	uxtb	r3, r3
 8004468:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800446a:	4b0b      	ldr	r3, [pc, #44]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 800446c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446e:	f107 0210 	add.w	r2, r7, #16
 8004472:	2103      	movs	r1, #3
 8004474:	4610      	mov	r0, r2
 8004476:	4798      	blx	r3
        WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8004478:	4b07      	ldr	r3, [pc, #28]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 800447a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447c:	88fa      	ldrh	r2, [r7, #6]
 800447e:	4611      	mov	r1, r2
 8004480:	68b8      	ldr	r0, [r7, #8]
 8004482:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8004484:	4b04      	ldr	r3, [pc, #16]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800448a:	4b03      	ldr	r3, [pc, #12]	@ (8004498 <WIZCHIP_READ_BUF+0xbc>)
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	4798      	blx	r3
}
 8004490:	bf00      	nop
 8004492:	371c      	adds	r7, #28
 8004494:	46bd      	mov	sp, r7
 8004496:	bd90      	pop	{r4, r7, pc}
 8004498:	20040040 	.word	0x20040040

0800449c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len) {
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	4613      	mov	r3, r2
 80044a8:	80fb      	strh	r3, [r7, #6]
    uint8_t spi_data[3];
    uint16_t i;

    WIZCHIP_CRITICAL_ENTER();
 80044aa:	4b2b      	ldr	r3, [pc, #172]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	4798      	blx	r3
    WIZCHIP.CS._select();
 80044b0:	4b29      	ldr	r3, [pc, #164]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	4798      	blx	r3

    AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f043 0304 	orr.w	r3, r3, #4
 80044bc:	60fb      	str	r3, [r7, #12]

    if (!WIZCHIP.IF.SPI._write_burst) {	// byte operation
 80044be:	4b26      	ldr	r3, [pc, #152]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 80044c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d126      	bne.n	8004514 <WIZCHIP_WRITE_BUF+0x78>
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80044c6:	4b24      	ldr	r3, [pc, #144]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	0c12      	lsrs	r2, r2, #16
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	4610      	mov	r0, r2
 80044d2:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80044d4:	4b20      	ldr	r3, [pc, #128]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	0a12      	lsrs	r2, r2, #8
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	4610      	mov	r0, r2
 80044e0:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80044e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 80044e4:	6a1b      	ldr	r3, [r3, #32]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	4610      	mov	r0, r2
 80044ec:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 80044ee:	2300      	movs	r3, #0
 80044f0:	82fb      	strh	r3, [r7, #22]
 80044f2:	e00a      	b.n	800450a <WIZCHIP_WRITE_BUF+0x6e>
            WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80044f4:	4b18      	ldr	r3, [pc, #96]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	8afa      	ldrh	r2, [r7, #22]
 80044fa:	68b9      	ldr	r1, [r7, #8]
 80044fc:	440a      	add	r2, r1
 80044fe:	7812      	ldrb	r2, [r2, #0]
 8004500:	4610      	mov	r0, r2
 8004502:	4798      	blx	r3
        for (i = 0; i < len; i++) {
 8004504:	8afb      	ldrh	r3, [r7, #22]
 8004506:	3301      	adds	r3, #1
 8004508:	82fb      	strh	r3, [r7, #22]
 800450a:	8afa      	ldrh	r2, [r7, #22]
 800450c:	88fb      	ldrh	r3, [r7, #6]
 800450e:	429a      	cmp	r2, r3
 8004510:	d3f0      	bcc.n	80044f4 <WIZCHIP_WRITE_BUF+0x58>
 8004512:	e017      	b.n	8004544 <WIZCHIP_WRITE_BUF+0xa8>
        }
    } else {								// burst operation
        spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	0c1b      	lsrs	r3, r3, #16
 8004518:	b2db      	uxtb	r3, r3
 800451a:	743b      	strb	r3, [r7, #16]
        spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	0a1b      	lsrs	r3, r3, #8
 8004520:	b2db      	uxtb	r3, r3
 8004522:	747b      	strb	r3, [r7, #17]
        spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	74bb      	strb	r3, [r7, #18]
        WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800452a:	4b0b      	ldr	r3, [pc, #44]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 800452c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452e:	f107 0210 	add.w	r2, r7, #16
 8004532:	2103      	movs	r1, #3
 8004534:	4610      	mov	r0, r2
 8004536:	4798      	blx	r3
        WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8004538:	4b07      	ldr	r3, [pc, #28]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 800453a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453c:	88fa      	ldrh	r2, [r7, #6]
 800453e:	4611      	mov	r1, r2
 8004540:	68b8      	ldr	r0, [r7, #8]
 8004542:	4798      	blx	r3
    }

    WIZCHIP.CS._deselect();
 8004544:	4b04      	ldr	r3, [pc, #16]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800454a:	4b03      	ldr	r3, [pc, #12]	@ (8004558 <WIZCHIP_WRITE_BUF+0xbc>)
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	4798      	blx	r3
}
 8004550:	bf00      	nop
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	20040040 	.word	0x20040040

0800455c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn) {
 800455c:	b590      	push	{r4, r7, lr}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 8004566:	2300      	movs	r3, #0
 8004568:	81fb      	strh	r3, [r7, #14]
 800456a:	2300      	movs	r3, #0
 800456c:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	3301      	adds	r3, #1
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff fe94 	bl	80042a8 <WIZCHIP_READ>
 8004580:	4603      	mov	r3, r0
 8004582:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 8004584:	89bb      	ldrh	r3, [r7, #12]
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	b29c      	uxth	r4, r3
 800458a:	79fb      	ldrb	r3, [r7, #7]
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	3301      	adds	r3, #1
 8004590:	00db      	lsls	r3, r3, #3
 8004592:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff fe86 	bl	80042a8 <WIZCHIP_READ>
 800459c:	4603      	mov	r3, r0
 800459e:	4423      	add	r3, r4
 80045a0:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 80045a2:	89bb      	ldrh	r3, [r7, #12]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d019      	beq.n	80045dc <getSn_TX_FSR+0x80>
            val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80045a8:	79fb      	ldrb	r3, [r7, #7]
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	3301      	adds	r3, #1
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7ff fe77 	bl	80042a8 <WIZCHIP_READ>
 80045ba:	4603      	mov	r3, r0
 80045bc:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn), 1));
 80045be:	89fb      	ldrh	r3, [r7, #14]
 80045c0:	021b      	lsls	r3, r3, #8
 80045c2:	b29c      	uxth	r4, r3
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	3301      	adds	r3, #1
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7ff fe69 	bl	80042a8 <WIZCHIP_READ>
 80045d6:	4603      	mov	r3, r0
 80045d8:	4423      	add	r3, r4
 80045da:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 80045dc:	89fa      	ldrh	r2, [r7, #14]
 80045de:	89bb      	ldrh	r3, [r7, #12]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d1c4      	bne.n	800456e <getSn_TX_FSR+0x12>
    return val;
 80045e4:	89fb      	ldrh	r3, [r7, #14]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3714      	adds	r7, #20
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd90      	pop	{r4, r7, pc}

080045ee <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn) {
 80045ee:	b590      	push	{r4, r7, lr}
 80045f0:	b085      	sub	sp, #20
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	4603      	mov	r3, r0
 80045f6:	71fb      	strb	r3, [r7, #7]
    uint16_t val = 0, val1 = 0;
 80045f8:	2300      	movs	r3, #0
 80045fa:	81fb      	strh	r3, [r7, #14]
 80045fc:	2300      	movs	r3, #0
 80045fe:	81bb      	strh	r3, [r7, #12]

    do {
        val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004600:	79fb      	ldrb	r3, [r7, #7]
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	3301      	adds	r3, #1
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 800460c:	4618      	mov	r0, r3
 800460e:	f7ff fe4b 	bl	80042a8 <WIZCHIP_READ>
 8004612:	4603      	mov	r3, r0
 8004614:	81bb      	strh	r3, [r7, #12]
        val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 8004616:	89bb      	ldrh	r3, [r7, #12]
 8004618:	021b      	lsls	r3, r3, #8
 800461a:	b29c      	uxth	r4, r3
 800461c:	79fb      	ldrb	r3, [r7, #7]
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	3301      	adds	r3, #1
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8004628:	4618      	mov	r0, r3
 800462a:	f7ff fe3d 	bl	80042a8 <WIZCHIP_READ>
 800462e:	4603      	mov	r3, r0
 8004630:	4423      	add	r3, r4
 8004632:	81bb      	strh	r3, [r7, #12]
        if (val1 != 0) {
 8004634:	89bb      	ldrh	r3, [r7, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d019      	beq.n	800466e <getSn_RX_RSR+0x80>
            val = WIZCHIP_READ(Sn_RX_RSR(sn));
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	3301      	adds	r3, #1
 8004640:	00db      	lsls	r3, r3, #3
 8004642:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8004646:	4618      	mov	r0, r3
 8004648:	f7ff fe2e 	bl	80042a8 <WIZCHIP_READ>
 800464c:	4603      	mov	r3, r0
 800464e:	81fb      	strh	r3, [r7, #14]
            val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn), 1));
 8004650:	89fb      	ldrh	r3, [r7, #14]
 8004652:	021b      	lsls	r3, r3, #8
 8004654:	b29c      	uxth	r4, r3
 8004656:	79fb      	ldrb	r3, [r7, #7]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	3301      	adds	r3, #1
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff fe20 	bl	80042a8 <WIZCHIP_READ>
 8004668:	4603      	mov	r3, r0
 800466a:	4423      	add	r3, r4
 800466c:	81fb      	strh	r3, [r7, #14]
        }
    } while (val != val1);
 800466e:	89fa      	ldrh	r2, [r7, #14]
 8004670:	89bb      	ldrh	r3, [r7, #12]
 8004672:	429a      	cmp	r2, r3
 8004674:	d1c4      	bne.n	8004600 <getSn_RX_RSR+0x12>
    return val;
 8004676:	89fb      	ldrh	r3, [r7, #14]
}
 8004678:	4618      	mov	r0, r3
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	bd90      	pop	{r4, r7, pc}

08004680 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8004680:	b590      	push	{r4, r7, lr}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	4603      	mov	r3, r0
 8004688:	6039      	str	r1, [r7, #0]
 800468a:	71fb      	strb	r3, [r7, #7]
 800468c:	4613      	mov	r3, r2
 800468e:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 8004690:	2300      	movs	r3, #0
 8004692:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 8004694:	2300      	movs	r3, #0
 8004696:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 8004698:	88bb      	ldrh	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d046      	beq.n	800472c <wiz_send_data+0xac>
        return;
    }
    ptr = getSn_TX_WR(sn);
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	3301      	adds	r3, #1
 80046a4:	00db      	lsls	r3, r3, #3
 80046a6:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7ff fdfc 	bl	80042a8 <WIZCHIP_READ>
 80046b0:	4603      	mov	r3, r0
 80046b2:	021b      	lsls	r3, r3, #8
 80046b4:	b29c      	uxth	r4, r3
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	3301      	adds	r3, #1
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7ff fdf0 	bl	80042a8 <WIZCHIP_READ>
 80046c8:	4603      	mov	r3, r0
 80046ca:	4423      	add	r3, r4
 80046cc:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80046ce:	89fb      	ldrh	r3, [r7, #14]
 80046d0:	021a      	lsls	r2, r3, #8
 80046d2:	79fb      	ldrb	r3, [r7, #7]
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	3302      	adds	r3, #2
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	4413      	add	r3, r2
 80046dc:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_WRITE_BUF(addrsel, wizdata, len);
 80046de:	88bb      	ldrh	r3, [r7, #4]
 80046e0:	461a      	mov	r2, r3
 80046e2:	6839      	ldr	r1, [r7, #0]
 80046e4:	68b8      	ldr	r0, [r7, #8]
 80046e6:	f7ff fed9 	bl	800449c <WIZCHIP_WRITE_BUF>

    ptr += len;
 80046ea:	89fa      	ldrh	r2, [r7, #14]
 80046ec:	88bb      	ldrh	r3, [r7, #4]
 80046ee:	4413      	add	r3, r2
 80046f0:	81fb      	strh	r3, [r7, #14]
    setSn_TX_WR(sn, ptr);
 80046f2:	79fb      	ldrb	r3, [r7, #7]
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	3301      	adds	r3, #1
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80046fe:	461a      	mov	r2, r3
 8004700:	89fb      	ldrh	r3, [r7, #14]
 8004702:	0a1b      	lsrs	r3, r3, #8
 8004704:	b29b      	uxth	r3, r3
 8004706:	b2db      	uxtb	r3, r3
 8004708:	4619      	mov	r1, r3
 800470a:	4610      	mov	r0, r2
 800470c:	f7ff fe18 	bl	8004340 <WIZCHIP_WRITE>
 8004710:	79fb      	ldrb	r3, [r7, #7]
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	3301      	adds	r3, #1
 8004716:	00db      	lsls	r3, r3, #3
 8004718:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 800471c:	461a      	mov	r2, r3
 800471e:	89fb      	ldrh	r3, [r7, #14]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	4619      	mov	r1, r3
 8004724:	4610      	mov	r0, r2
 8004726:	f7ff fe0b 	bl	8004340 <WIZCHIP_WRITE>
 800472a:	e000      	b.n	800472e <wiz_send_data+0xae>
        return;
 800472c:	bf00      	nop
}
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	bd90      	pop	{r4, r7, pc}

08004734 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len) {
 8004734:	b590      	push	{r4, r7, lr}
 8004736:	b085      	sub	sp, #20
 8004738:	af00      	add	r7, sp, #0
 800473a:	4603      	mov	r3, r0
 800473c:	6039      	str	r1, [r7, #0]
 800473e:	71fb      	strb	r3, [r7, #7]
 8004740:	4613      	mov	r3, r2
 8004742:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr = 0;
 8004744:	2300      	movs	r3, #0
 8004746:	81fb      	strh	r3, [r7, #14]
    uint32_t addrsel = 0;
 8004748:	2300      	movs	r3, #0
 800474a:	60bb      	str	r3, [r7, #8]

    if (len == 0) {
 800474c:	88bb      	ldrh	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d046      	beq.n	80047e0 <wiz_recv_data+0xac>
        return;
    }
    ptr = getSn_RX_RD(sn);
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	3301      	adds	r3, #1
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800475e:	4618      	mov	r0, r3
 8004760:	f7ff fda2 	bl	80042a8 <WIZCHIP_READ>
 8004764:	4603      	mov	r3, r0
 8004766:	021b      	lsls	r3, r3, #8
 8004768:	b29c      	uxth	r4, r3
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	3301      	adds	r3, #1
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff fd96 	bl	80042a8 <WIZCHIP_READ>
 800477c:	4603      	mov	r3, r0
 800477e:	4423      	add	r3, r4
 8004780:	81fb      	strh	r3, [r7, #14]
    //M20140501 : implict type casting -> explict type casting
    //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
    addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8004782:	89fb      	ldrh	r3, [r7, #14]
 8004784:	021a      	lsls	r2, r3, #8
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	3303      	adds	r3, #3
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	4413      	add	r3, r2
 8004790:	60bb      	str	r3, [r7, #8]
    //
    WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8004792:	88bb      	ldrh	r3, [r7, #4]
 8004794:	461a      	mov	r2, r3
 8004796:	6839      	ldr	r1, [r7, #0]
 8004798:	68b8      	ldr	r0, [r7, #8]
 800479a:	f7ff fe1f 	bl	80043dc <WIZCHIP_READ_BUF>
    ptr += len;
 800479e:	89fa      	ldrh	r2, [r7, #14]
 80047a0:	88bb      	ldrh	r3, [r7, #4]
 80047a2:	4413      	add	r3, r2
 80047a4:	81fb      	strh	r3, [r7, #14]

    setSn_RX_RD(sn, ptr);
 80047a6:	79fb      	ldrb	r3, [r7, #7]
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	3301      	adds	r3, #1
 80047ac:	00db      	lsls	r3, r3, #3
 80047ae:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80047b2:	461a      	mov	r2, r3
 80047b4:	89fb      	ldrh	r3, [r7, #14]
 80047b6:	0a1b      	lsrs	r3, r3, #8
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	4619      	mov	r1, r3
 80047be:	4610      	mov	r0, r2
 80047c0:	f7ff fdbe 	bl	8004340 <WIZCHIP_WRITE>
 80047c4:	79fb      	ldrb	r3, [r7, #7]
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	3301      	adds	r3, #1
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80047d0:	461a      	mov	r2, r3
 80047d2:	89fb      	ldrh	r3, [r7, #14]
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	4619      	mov	r1, r3
 80047d8:	4610      	mov	r0, r2
 80047da:	f7ff fdb1 	bl	8004340 <WIZCHIP_WRITE>
 80047de:	e000      	b.n	80047e2 <wiz_recv_data+0xae>
        return;
 80047e0:	bf00      	nop
}
 80047e2:	3714      	adds	r7, #20
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd90      	pop	{r4, r7, pc}

080047e8 <wizchip_cris_enter>:
    @brief Default function to enable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80047e8:	b480      	push	{r7}
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	bf00      	nop
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <wizchip_cris_exit>:
    @brief Default function to disable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80047f6:	b480      	push	{r7}
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	bf00      	nop
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <wizchip_cs_select>:
    @brief Default function to select chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8004804:	b480      	push	{r7}
 8004806:	af00      	add	r7, sp, #0
 8004808:	bf00      	nop
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <wizchip_cs_deselect>:
    @brief Default function to deselect chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8004812:	b480      	push	{r7}
 8004814:	af00      	add	r7, sp, #0
 8004816:	bf00      	nop
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <wizchip_bus_readdata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) {
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
    return * ((volatile iodata_t *)((ptrdiff_t) AddrSel));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	b2db      	uxtb	r3, r3
}
 800482e:	4618      	mov	r0, r3
 8004830:	370c      	adds	r7, #12
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <wizchip_bus_writedata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  {
 800483a:	b480      	push	{r7}
 800483c:	b083      	sub	sp, #12
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
 8004842:	460b      	mov	r3, r1
 8004844:	70fb      	strb	r3, [r7, #3]
    *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	78fa      	ldrb	r2, [r7, #3]
 800484a:	701a      	strb	r2, [r3, #0]
}
 800484c:	bf00      	nop
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <wizchip_spi_readbyte>:
    @brief Default function to read in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
    return 0;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <wizchip_spi_writebyte>:
    @brief Default function to write in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	4603      	mov	r3, r0
 8004870:	71fb      	strb	r3, [r7, #7]
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
	...

08004880 <wizchip_spi_readburst>:
    null function is called.
*/
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{};
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) {
 8004880:	b590      	push	{r4, r7, lr}
 8004882:	b085      	sub	sp, #20
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 800488c:	2300      	movs	r3, #0
 800488e:	81fb      	strh	r3, [r7, #14]
 8004890:	e00a      	b.n	80048a8 <wizchip_spi_readburst+0x28>
        *pBuf++ = WIZCHIP.IF.SPI._read_byte();
 8004892:	4b0a      	ldr	r3, [pc, #40]	@ (80048bc <wizchip_spi_readburst+0x3c>)
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	687c      	ldr	r4, [r7, #4]
 8004898:	1c62      	adds	r2, r4, #1
 800489a:	607a      	str	r2, [r7, #4]
 800489c:	4798      	blx	r3
 800489e:	4603      	mov	r3, r0
 80048a0:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 80048a2:	89fb      	ldrh	r3, [r7, #14]
 80048a4:	3301      	adds	r3, #1
 80048a6:	81fb      	strh	r3, [r7, #14]
 80048a8:	89fa      	ldrh	r2, [r7, #14]
 80048aa:	887b      	ldrh	r3, [r7, #2]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d3f0      	bcc.n	8004892 <wizchip_spi_readburst+0x12>
    }
}
 80048b0:	bf00      	nop
 80048b2:	bf00      	nop
 80048b4:	3714      	adds	r7, #20
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd90      	pop	{r4, r7, pc}
 80048ba:	bf00      	nop
 80048bc:	20040040 	.word	0x20040040

080048c0 <wizchip_spi_writeburst>:
    null function is called.
*/
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 80048cc:	2300      	movs	r3, #0
 80048ce:	81fb      	strh	r3, [r7, #14]
 80048d0:	e00a      	b.n	80048e8 <wizchip_spi_writeburst+0x28>
        WIZCHIP.IF.SPI._write_byte(*pBuf++);
 80048d2:	4b0a      	ldr	r3, [pc, #40]	@ (80048fc <wizchip_spi_writeburst+0x3c>)
 80048d4:	6a1a      	ldr	r2, [r3, #32]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	1c59      	adds	r1, r3, #1
 80048da:	6079      	str	r1, [r7, #4]
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	4790      	blx	r2
    for (uint16_t i = 0; i < len; i++) {
 80048e2:	89fb      	ldrh	r3, [r7, #14]
 80048e4:	3301      	adds	r3, #1
 80048e6:	81fb      	strh	r3, [r7, #14]
 80048e8:	89fa      	ldrh	r2, [r7, #14]
 80048ea:	887b      	ldrh	r3, [r7, #2]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d3f0      	bcc.n	80048d2 <wizchip_spi_writeburst+0x12>
    }
}
 80048f0:	bf00      	nop
 80048f2:	bf00      	nop
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	20040040 	.word	0x20040040

08004900 <reg_wizchip_cs_cbfunc>:
        WIZCHIP.CRIS._enter = cris_en;
        WIZCHIP.CRIS._exit  = cris_ex;
    }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void)) {
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
    if (!cs_sel || !cs_desel) {
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d002      	beq.n	8004916 <reg_wizchip_cs_cbfunc+0x16>
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d106      	bne.n	8004924 <reg_wizchip_cs_cbfunc+0x24>
        WIZCHIP.CS._select   = wizchip_cs_select;
 8004916:	4b0a      	ldr	r3, [pc, #40]	@ (8004940 <reg_wizchip_cs_cbfunc+0x40>)
 8004918:	4a0a      	ldr	r2, [pc, #40]	@ (8004944 <reg_wizchip_cs_cbfunc+0x44>)
 800491a:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = wizchip_cs_deselect;
 800491c:	4b08      	ldr	r3, [pc, #32]	@ (8004940 <reg_wizchip_cs_cbfunc+0x40>)
 800491e:	4a0a      	ldr	r2, [pc, #40]	@ (8004948 <reg_wizchip_cs_cbfunc+0x48>)
 8004920:	619a      	str	r2, [r3, #24]
 8004922:	e006      	b.n	8004932 <reg_wizchip_cs_cbfunc+0x32>
    } else {
        WIZCHIP.CS._select   = cs_sel;
 8004924:	4a06      	ldr	r2, [pc, #24]	@ (8004940 <reg_wizchip_cs_cbfunc+0x40>)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6153      	str	r3, [r2, #20]
        WIZCHIP.CS._deselect = cs_desel;
 800492a:	4a05      	ldr	r2, [pc, #20]	@ (8004940 <reg_wizchip_cs_cbfunc+0x40>)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	6193      	str	r3, [r2, #24]
    }
}
 8004930:	bf00      	nop
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	20040040 	.word	0x20040040
 8004944:	08004805 	.word	0x08004805
 8004948:	08004813 	.word	0x08004813

0800494c <reg_wizchip_spi_cbfunc>:
        WIZCHIP.IF.SPI._write_burst = spi_wbuf;
    }
}
#else

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb)) {
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8004956:	bf00      	nop
 8004958:	4b0f      	ldr	r3, [pc, #60]	@ (8004998 <reg_wizchip_spi_cbfunc+0x4c>)
 800495a:	881b      	ldrh	r3, [r3, #0]
 800495c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004960:	2b00      	cmp	r3, #0
 8004962:	d0f9      	beq.n	8004958 <reg_wizchip_spi_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <reg_wizchip_spi_cbfunc+0x24>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d106      	bne.n	800497e <reg_wizchip_spi_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8004970:	4b09      	ldr	r3, [pc, #36]	@ (8004998 <reg_wizchip_spi_cbfunc+0x4c>)
 8004972:	4a0a      	ldr	r2, [pc, #40]	@ (800499c <reg_wizchip_spi_cbfunc+0x50>)
 8004974:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8004976:	4b08      	ldr	r3, [pc, #32]	@ (8004998 <reg_wizchip_spi_cbfunc+0x4c>)
 8004978:	4a09      	ldr	r2, [pc, #36]	@ (80049a0 <reg_wizchip_spi_cbfunc+0x54>)
 800497a:	621a      	str	r2, [r3, #32]
 800497c:	e006      	b.n	800498c <reg_wizchip_spi_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800497e:	4a06      	ldr	r2, [pc, #24]	@ (8004998 <reg_wizchip_spi_cbfunc+0x4c>)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	61d3      	str	r3, [r2, #28]
        WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8004984:	4a04      	ldr	r2, [pc, #16]	@ (8004998 <reg_wizchip_spi_cbfunc+0x4c>)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	6213      	str	r3, [r2, #32]
    }
}
 800498a:	bf00      	nop
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	20040040 	.word	0x20040040
 800499c:	08004859 	.word	0x08004859
 80049a0:	08004869 	.word	0x08004869

080049a4 <reg_wizchip_spiburst_cbfunc>:
#endif

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len)) {
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80049ae:	bf00      	nop
 80049b0:	4b0f      	ldr	r3, [pc, #60]	@ (80049f0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80049b2:	881b      	ldrh	r3, [r3, #0]
 80049b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d0f9      	beq.n	80049b0 <reg_wizchip_spiburst_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d002      	beq.n	80049c8 <reg_wizchip_spiburst_cbfunc+0x24>
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d106      	bne.n	80049d6 <reg_wizchip_spiburst_cbfunc+0x32>
        WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80049c8:	4b09      	ldr	r3, [pc, #36]	@ (80049f0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80049ca:	4a0a      	ldr	r2, [pc, #40]	@ (80049f4 <reg_wizchip_spiburst_cbfunc+0x50>)
 80049cc:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80049ce:	4b08      	ldr	r3, [pc, #32]	@ (80049f0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80049d0:	4a09      	ldr	r2, [pc, #36]	@ (80049f8 <reg_wizchip_spiburst_cbfunc+0x54>)
 80049d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80049d4:	e006      	b.n	80049e4 <reg_wizchip_spiburst_cbfunc+0x40>
    } else {
        WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80049d6:	4a06      	ldr	r2, [pc, #24]	@ (80049f0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6253      	str	r3, [r2, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80049dc:	4a04      	ldr	r2, [pc, #16]	@ (80049f0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 80049e2:	bf00      	nop
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	20040040 	.word	0x20040040
 80049f4:	08004881 	.word	0x08004881
 80049f8:	080048c1 	.word	0x080048c1

080049fc <ctlwizchip>:
        WIZCHIP.IF.QSPI._write_qspi  = qspi_wb;
    }
}
#endif

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg) {
 80049fc:	b590      	push	{r4, r7, lr}
 80049fe:	b087      	sub	sp, #28
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	4603      	mov	r3, r0
 8004a04:	6039      	str	r1, [r7, #0]
 8004a06:	71fb      	strb	r3, [r7, #7]
    //teddy 240122
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t tmp = *(uint8_t*) arg;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	75fb      	strb	r3, [r7, #23]
#endif
    uint8_t* ptmp[2] = {0, 0};
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	2300      	movs	r3, #0
 8004a14:	613b      	str	r3, [r7, #16]
    switch (cwtype) {
 8004a16:	79fb      	ldrb	r3, [r7, #7]
 8004a18:	3b03      	subs	r3, #3
 8004a1a:	2b14      	cmp	r3, #20
 8004a1c:	f200 80d3 	bhi.w	8004bc6 <ctlwizchip+0x1ca>
 8004a20:	a201      	add	r2, pc, #4	@ (adr r2, 8004a28 <ctlwizchip+0x2c>)
 8004a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a26:	bf00      	nop
 8004a28:	08004a7d 	.word	0x08004a7d
 8004a2c:	08004a83 	.word	0x08004a83
 8004a30:	08004aaf 	.word	0x08004aaf
 8004a34:	08004aa3 	.word	0x08004aa3
 8004a38:	08004abd 	.word	0x08004abd
 8004a3c:	08004ac9 	.word	0x08004ac9
 8004a40:	08004ad7 	.word	0x08004ad7
 8004a44:	08004afd 	.word	0x08004afd
 8004a48:	08004bc7 	.word	0x08004bc7
 8004a4c:	08004bc7 	.word	0x08004bc7
 8004a50:	08004b1f 	.word	0x08004b1f
 8004a54:	08004bc7 	.word	0x08004bc7
 8004a58:	08004bc7 	.word	0x08004bc7
 8004a5c:	08004bc7 	.word	0x08004bc7
 8004a60:	08004b63 	.word	0x08004b63
 8004a64:	08004b69 	.word	0x08004b69
 8004a68:	08004b71 	.word	0x08004b71
 8004a6c:	08004b79 	.word	0x08004b79
 8004a70:	08004b81 	.word	0x08004b81
 8004a74:	08004b8f 	.word	0x08004b8f
 8004a78:	08004bab 	.word	0x08004bab
    case CW_GET_SYSLOCK:
        *(uint8_t*)arg = getSYSR() >> 5;
        break;
#endif
    case CW_RESET_WIZCHIP:
        wizchip_sw_reset();
 8004a7c:	f000 f8ec 	bl	8004c58 <wizchip_sw_reset>
        break;
 8004a80:	e0a4      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_INIT_WIZCHIP:
        if (arg != 0) {
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d004      	beq.n	8004a92 <ctlwizchip+0x96>
            ptmp[0] = (uint8_t*)arg;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	3308      	adds	r3, #8
 8004a90:	613b      	str	r3, [r7, #16]
        }
        return wizchip_init(ptmp[0], ptmp[1]);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4611      	mov	r1, r2
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f000 f929 	bl	8004cf0 <wizchip_init>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	e095      	b.n	8004bce <ctlwizchip+0x1d2>
    case CW_CLR_INTERRUPT:
        wizchip_clrinterrupt(*((intr_kind*)arg));
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 f9ae 	bl	8004e08 <wizchip_clrinterrupt>
        break;
 8004aac:	e08e      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8004aae:	f000 f9df 	bl	8004e70 <wizchip_getinterrupt>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	801a      	strh	r2, [r3, #0]
        break;
 8004aba:	e087      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_SET_INTRMASK:
        wizchip_setinterruptmask(*((intr_kind*)arg));
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	881b      	ldrh	r3, [r3, #0]
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 f9f9 	bl	8004eb8 <wizchip_setinterruptmask>
        break;
 8004ac6:	e081      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_GET_INTRMASK:
        *((intr_kind*)arg) = wizchip_getinterruptmask();
 8004ac8:	f000 fa11 	bl	8004eee <wizchip_getinterruptmask>
 8004acc:	4603      	mov	r3, r0
 8004ace:	461a      	mov	r2, r3
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	801a      	strh	r2, [r3, #0]
        break;
 8004ad4:	e07a      	b.n	8004bcc <ctlwizchip+0x1d0>
        //M20150601 : This can be supported by W5200, W5500
        //#if _WIZCHIP_ > W5100
#if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
    case CW_SET_INTRTIME:
        setINTLEVEL(*(uint16_t*)arg);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	881b      	ldrh	r3, [r3, #0]
 8004ada:	0a1b      	lsrs	r3, r3, #8
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8004ae6:	f7ff fc2b 	bl	8004340 <WIZCHIP_WRITE>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	881b      	ldrh	r3, [r3, #0]
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	4619      	mov	r1, r3
 8004af2:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8004af6:	f7ff fc23 	bl	8004340 <WIZCHIP_WRITE>
        break;
 8004afa:	e067      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTLEVEL();
 8004afc:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8004b00:	f7ff fbd2 	bl	80042a8 <WIZCHIP_READ>
 8004b04:	4603      	mov	r3, r0
 8004b06:	021b      	lsls	r3, r3, #8
 8004b08:	b29c      	uxth	r4, r3
 8004b0a:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8004b0e:	f7ff fbcb 	bl	80042a8 <WIZCHIP_READ>
 8004b12:	4603      	mov	r3, r0
 8004b14:	4423      	add	r3, r4
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	801a      	strh	r2, [r3, #0]
        break;
 8004b1c:	e056      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_GET_INTRTIME:
        *(uint16_t*)arg = getINTPTMR();
        break;
#endif
    case CW_GET_ID:
        ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8004b1e:	4b2e      	ldr	r3, [pc, #184]	@ (8004bd8 <ctlwizchip+0x1dc>)
 8004b20:	789a      	ldrb	r2, [r3, #2]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8004bd8 <ctlwizchip+0x1dc>)
 8004b2c:	78d2      	ldrb	r2, [r2, #3]
 8004b2e:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	3302      	adds	r3, #2
 8004b34:	4a28      	ldr	r2, [pc, #160]	@ (8004bd8 <ctlwizchip+0x1dc>)
 8004b36:	7912      	ldrb	r2, [r2, #4]
 8004b38:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	3303      	adds	r3, #3
 8004b3e:	4a26      	ldr	r2, [pc, #152]	@ (8004bd8 <ctlwizchip+0x1dc>)
 8004b40:	7952      	ldrb	r2, [r2, #5]
 8004b42:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	3304      	adds	r3, #4
 8004b48:	4a23      	ldr	r2, [pc, #140]	@ (8004bd8 <ctlwizchip+0x1dc>)
 8004b4a:	7992      	ldrb	r2, [r2, #6]
 8004b4c:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	3305      	adds	r3, #5
 8004b52:	4a21      	ldr	r2, [pc, #132]	@ (8004bd8 <ctlwizchip+0x1dc>)
 8004b54:	79d2      	ldrb	r2, [r2, #7]
 8004b56:	701a      	strb	r2, [r3, #0]
        ((uint8_t*)arg)[6] = 0;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	3306      	adds	r3, #6
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	701a      	strb	r2, [r3, #0]
        break;
 8004b60:	e034      	b.n	8004bcc <ctlwizchip+0x1d0>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_RESET_PHY:
        wizphy_reset();
 8004b62:	f000 fa15 	bl	8004f90 <wizphy_reset>
        break;
 8004b66:	e031      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_SET_PHYCONF:
        wizphy_setphyconf((wiz_PhyConf*)arg);
 8004b68:	6838      	ldr	r0, [r7, #0]
 8004b6a:	f000 fa38 	bl	8004fde <wizphy_setphyconf>
        break;
 8004b6e:	e02d      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_GET_PHYCONF:
        wizphy_getphyconf((wiz_PhyConf*)arg);
 8004b70:	6838      	ldr	r0, [r7, #0]
 8004b72:	f000 fa77 	bl	8005064 <wizphy_getphyconf>
        break;
 8004b76:	e029      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_GET_PHYSTATUS:
#if 1
        // 20231012 taylor
#if _WIZCHIP_ == W5500
        wizphy_getphystat((wiz_PhyConf*)arg);
 8004b78:	6838      	ldr	r0, [r7, #0]
 8004b7a:	f000 fadd 	bl	8005138 <wizphy_getphystat>
#endif
#else
        wizphy_getphystat((wiz_PhyConf*)arg);
#endif
        break;
 8004b7e:	e025      	b.n	8004bcc <ctlwizchip+0x1d0>
        //teddy 240122
#if _WIZCHIP_ == W6100 ||_WIZCHIP_ == W6300
        wizphy_setphypmode(*(uint8_t*)arg);
        break;
#else
        return wizphy_setphypmode(*(uint8_t*)arg);
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 faf5 	bl	8005174 <wizphy_setphypmode>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	e01f      	b.n	8004bce <ctlwizchip+0x1d2>
#endif
#endif
        //teddy 240122
#if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    case CW_GET_PHYPOWMODE:
        tmp = wizphy_getphypmode();
 8004b8e:	f000 f9e6 	bl	8004f5e <wizphy_getphypmode>
 8004b92:	4603      	mov	r3, r0
 8004b94:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 8004b96:	7dfb      	ldrb	r3, [r7, #23]
 8004b98:	2bff      	cmp	r3, #255	@ 0xff
 8004b9a:	d102      	bne.n	8004ba2 <ctlwizchip+0x1a6>
            return -1;
 8004b9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ba0:	e015      	b.n	8004bce <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	7dfa      	ldrb	r2, [r7, #23]
 8004ba6:	701a      	strb	r2, [r3, #0]
        break;
 8004ba8:	e010      	b.n	8004bcc <ctlwizchip+0x1d0>
    case CW_GET_PHYLINK:
        tmp = wizphy_getphylink();
 8004baa:	f000 f9c2 	bl	8004f32 <wizphy_getphylink>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	75fb      	strb	r3, [r7, #23]
        if ((int8_t)tmp == -1) {
 8004bb2:	7dfb      	ldrb	r3, [r7, #23]
 8004bb4:	2bff      	cmp	r3, #255	@ 0xff
 8004bb6:	d102      	bne.n	8004bbe <ctlwizchip+0x1c2>
            return -1;
 8004bb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bbc:	e007      	b.n	8004bce <ctlwizchip+0x1d2>
        }
        *(uint8_t*)arg = tmp;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	7dfa      	ldrb	r2, [r7, #23]
 8004bc2:	701a      	strb	r2, [r3, #0]
        break;
 8004bc4:	e002      	b.n	8004bcc <ctlwizchip+0x1d0>
#endif
    default:
        return -1;
 8004bc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004bca:	e000      	b.n	8004bce <ctlwizchip+0x1d2>
    }
    return 0;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	371c      	adds	r7, #28
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd90      	pop	{r4, r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20040040 	.word	0x20040040

08004bdc <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg) {
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	6039      	str	r1, [r7, #0]
 8004be6:	71fb      	strb	r3, [r7, #7]

    switch (cntype) {
 8004be8:	79fb      	ldrb	r3, [r7, #7]
 8004bea:	2b05      	cmp	r3, #5
 8004bec:	d82c      	bhi.n	8004c48 <ctlnetwork+0x6c>
 8004bee:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf4 <ctlnetwork+0x18>)
 8004bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf4:	08004c0d 	.word	0x08004c0d
 8004bf8:	08004c15 	.word	0x08004c15
 8004bfc:	08004c1d 	.word	0x08004c1d
 8004c00:	08004c2b 	.word	0x08004c2b
 8004c04:	08004c39 	.word	0x08004c39
 8004c08:	08004c41 	.word	0x08004c41
    case CN_SET_NETINFO:
        wizchip_setnetinfo((wiz_NetInfo*)arg);
 8004c0c:	6838      	ldr	r0, [r7, #0]
 8004c0e:	f000 fafb 	bl	8005208 <wizchip_setnetinfo>
        break;
 8004c12:	e01c      	b.n	8004c4e <ctlnetwork+0x72>
    case CN_GET_NETINFO:
        wizchip_getnetinfo((wiz_NetInfo*)arg);
 8004c14:	6838      	ldr	r0, [r7, #0]
 8004c16:	f000 fb37 	bl	8005288 <wizchip_getnetinfo>
        break;
 8004c1a:	e018      	b.n	8004c4e <ctlnetwork+0x72>
    case CN_SET_NETMODE:
#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
        return wizchip_setnetmode(*(netmode_type*)arg);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	781b      	ldrb	r3, [r3, #0]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f000 fb71 	bl	8005308 <wizchip_setnetmode>
 8004c26:	4603      	mov	r3, r0
 8004c28:	e012      	b.n	8004c50 <ctlnetwork+0x74>
        //teddy 240122
#elif ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == W6300))
        wizchip_setnetmode(*(netmode_type*)arg);
#endif
    case CN_GET_NETMODE:
        *(netmode_type*)arg = wizchip_getnetmode();
 8004c2a:	f000 fb8f 	bl	800534c <wizchip_getnetmode>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	461a      	mov	r2, r3
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	701a      	strb	r2, [r3, #0]
        break;
 8004c36:	e00a      	b.n	8004c4e <ctlnetwork+0x72>
    case CN_SET_TIMEOUT:
        wizchip_settimeout((wiz_NetTimeout*)arg);
 8004c38:	6838      	ldr	r0, [r7, #0]
 8004c3a:	f000 fb8f 	bl	800535c <wizchip_settimeout>
        break;
 8004c3e:	e006      	b.n	8004c4e <ctlnetwork+0x72>
    case CN_GET_TIMEOUT:
        wizchip_gettimeout((wiz_NetTimeout*)arg);
 8004c40:	6838      	ldr	r0, [r7, #0]
 8004c42:	f000 fbac 	bl	800539e <wizchip_gettimeout>
        break;
 8004c46:	e002      	b.n	8004c4e <ctlnetwork+0x72>
    case CN_GET_PREFER:
        *(uint8_t*)arg = getSLPSR();
        break;
#endif
    default:
        return -1;
 8004c48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004c4c:	e000      	b.n	8004c50 <ctlnetwork+0x74>
    }
    return 0;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3708      	adds	r7, #8
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <wizchip_sw_reset>:

void wizchip_sw_reset(void) {
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    uint16_t mr = (uint16_t)getMR();
    setMR(mr | MR_IND);
#endif
    //
    getSHAR(mac);
 8004c5e:	1d3b      	adds	r3, r7, #4
 8004c60:	2206      	movs	r2, #6
 8004c62:	4619      	mov	r1, r3
 8004c64:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004c68:	f7ff fbb8 	bl	80043dc <WIZCHIP_READ_BUF>
    getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8004c6c:	f107 0314 	add.w	r3, r7, #20
 8004c70:	2204      	movs	r2, #4
 8004c72:	4619      	mov	r1, r3
 8004c74:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004c78:	f7ff fbb0 	bl	80043dc <WIZCHIP_READ_BUF>
 8004c7c:	f107 0310 	add.w	r3, r7, #16
 8004c80:	2204      	movs	r2, #4
 8004c82:	4619      	mov	r1, r3
 8004c84:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004c88:	f7ff fba8 	bl	80043dc <WIZCHIP_READ_BUF>
 8004c8c:	f107 030c 	add.w	r3, r7, #12
 8004c90:	2204      	movs	r2, #4
 8004c92:	4619      	mov	r1, r3
 8004c94:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004c98:	f7ff fba0 	bl	80043dc <WIZCHIP_READ_BUF>
    setMR(MR_RST);
 8004c9c:	2180      	movs	r1, #128	@ 0x80
 8004c9e:	2000      	movs	r0, #0
 8004ca0:	f7ff fb4e 	bl	8004340 <WIZCHIP_WRITE>
    getMR(); // for delay
 8004ca4:	2000      	movs	r0, #0
 8004ca6:	f7ff faff 	bl	80042a8 <WIZCHIP_READ>
    //A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
    setMR(mr | MR_IND);
#endif
    //
    setSHAR(mac);
 8004caa:	1d3b      	adds	r3, r7, #4
 8004cac:	2206      	movs	r2, #6
 8004cae:	4619      	mov	r1, r3
 8004cb0:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8004cb4:	f7ff fbf2 	bl	800449c <WIZCHIP_WRITE_BUF>
    setGAR(gw);
 8004cb8:	f107 0314 	add.w	r3, r7, #20
 8004cbc:	2204      	movs	r2, #4
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004cc4:	f7ff fbea 	bl	800449c <WIZCHIP_WRITE_BUF>
    setSUBR(sn);
 8004cc8:	f107 0310 	add.w	r3, r7, #16
 8004ccc:	2204      	movs	r2, #4
 8004cce:	4619      	mov	r1, r3
 8004cd0:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004cd4:	f7ff fbe2 	bl	800449c <WIZCHIP_WRITE_BUF>
    setSIPR(sip);
 8004cd8:	f107 030c 	add.w	r3, r7, #12
 8004cdc:	2204      	movs	r2, #4
 8004cde:	4619      	mov	r1, r3
 8004ce0:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8004ce4:	f7ff fbda 	bl	800449c <WIZCHIP_WRITE_BUF>
    }
    if (islock & SYSR_NETL) {
        NETLOCK();
    }
#endif
}
 8004ce8:	bf00      	nop
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
    int8_t i;
#if _WIZCHIP_ < W5200
    int8_t j;
#endif
    int8_t tmp = 0;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	73bb      	strb	r3, [r7, #14]
    wizchip_sw_reset();
 8004cfe:	f7ff ffab 	bl	8004c58 <wizchip_sw_reset>
    if (txsize) {
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d03b      	beq.n	8004d80 <wizchip_init+0x90>
        tmp = 0;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	73fb      	strb	r3, [r7, #15]
 8004d10:	e015      	b.n	8004d3e <wizchip_init+0x4e>
            tmp += txsize[i];
 8004d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	4413      	add	r3, r2
 8004d1a:	781a      	ldrb	r2, [r3, #0]
 8004d1c:	7bbb      	ldrb	r3, [r7, #14]
 8004d1e:	4413      	add	r3, r2
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8004d24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d28:	2b10      	cmp	r3, #16
 8004d2a:	dd02      	ble.n	8004d32 <wizchip_init+0x42>
                return -1;
 8004d2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d30:	e066      	b.n	8004e00 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	3301      	adds	r3, #1
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	73fb      	strb	r3, [r7, #15]
 8004d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d42:	2b07      	cmp	r3, #7
 8004d44:	dde5      	ble.n	8004d12 <wizchip_init+0x22>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d46:	2300      	movs	r3, #0
 8004d48:	73fb      	strb	r3, [r7, #15]
 8004d4a:	e015      	b.n	8004d78 <wizchip_init+0x88>
            while ((txsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_TXBUF_SIZE(i, j);
#else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8004d4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	3301      	adds	r3, #1
 8004d54:	00db      	lsls	r3, r3, #3
 8004d56:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	4413      	add	r3, r2
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	4619      	mov	r1, r3
 8004d68:	f7ff faea 	bl	8004340 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	3301      	adds	r3, #1
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	73fb      	strb	r3, [r7, #15]
 8004d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d7c:	2b07      	cmp	r3, #7
 8004d7e:	dde5      	ble.n	8004d4c <wizchip_init+0x5c>
#endif
        }
    }

    if (rxsize) {
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d03b      	beq.n	8004dfe <wizchip_init+0x10e>
        tmp = 0;
 8004d86:	2300      	movs	r3, #0
 8004d88:	73bb      	strb	r3, [r7, #14]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	73fb      	strb	r3, [r7, #15]
 8004d8e:	e015      	b.n	8004dbc <wizchip_init+0xcc>
            tmp += rxsize[i];
 8004d90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	4413      	add	r3, r2
 8004d98:	781a      	ldrb	r2, [r3, #0]
 8004d9a:	7bbb      	ldrb	r3, [r7, #14]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	73bb      	strb	r3, [r7, #14]
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
                return -1;
            }
#else
            if (tmp > 16) {
 8004da2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004da6:	2b10      	cmp	r3, #16
 8004da8:	dd02      	ble.n	8004db0 <wizchip_init+0xc0>
                return -1;
 8004daa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004dae:	e027      	b.n	8004e00 <wizchip_init+0x110>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004db0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	3301      	adds	r3, #1
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	73fb      	strb	r3, [r7, #15]
 8004dbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dc0:	2b07      	cmp	r3, #7
 8004dc2:	dde5      	ble.n	8004d90 <wizchip_init+0xa0>
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	73fb      	strb	r3, [r7, #15]
 8004dc8:	e015      	b.n	8004df6 <wizchip_init+0x106>
            while ((rxsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_RXBUF_SIZE(i, j);
#else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8004dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	00db      	lsls	r3, r3, #3
 8004dd4:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	4413      	add	r3, r2
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	4619      	mov	r1, r3
 8004de6:	f7ff faab 	bl	8004340 <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8004dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	3301      	adds	r3, #1
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	73fb      	strb	r3, [r7, #15]
 8004df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dfa:	2b07      	cmp	r3, #7
 8004dfc:	dde5      	ble.n	8004dca <wizchip_init+0xda>
#endif
        }
    }
    return 0;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr) {
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	80fb      	strh	r3, [r7, #6]
    uint8_t ir  = (uint8_t)intr;
 8004e12:	88fb      	ldrh	r3, [r7, #6]
 8004e14:	73fb      	strb	r3, [r7, #15]
    uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8004e16:	88fb      	ldrh	r3, [r7, #6]
 8004e18:	0a1b      	lsrs	r3, r3, #8
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	73bb      	strb	r3, [r7, #14]
    setIR(ir);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIR(((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)));
#else
    setIR(ir);
 8004e1e:	7bfb      	ldrb	r3, [r7, #15]
 8004e20:	f023 030f 	bic.w	r3, r3, #15
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	4619      	mov	r1, r3
 8004e28:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004e2c:	f7ff fa88 	bl	8004340 <WIZCHIP_WRITE>
    //M20200227 : For clear
    //setSIR(sir);
    for (ir = 0; ir < 8; ir++) {
 8004e30:	2300      	movs	r3, #0
 8004e32:	73fb      	strb	r3, [r7, #15]
 8004e34:	e014      	b.n	8004e60 <wizchip_clrinterrupt+0x58>
        if (sir & (0x01 << ir)) {
 8004e36:	7bba      	ldrb	r2, [r7, #14]
 8004e38:	7bfb      	ldrb	r3, [r7, #15]
 8004e3a:	fa42 f303 	asr.w	r3, r2, r3
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d009      	beq.n	8004e5a <wizchip_clrinterrupt+0x52>
            setSn_IR(ir, 0xff);
 8004e46:	7bfb      	ldrb	r3, [r7, #15]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8004e52:	211f      	movs	r1, #31
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7ff fa73 	bl	8004340 <WIZCHIP_WRITE>
    for (ir = 0; ir < 8; ir++) {
 8004e5a:	7bfb      	ldrb	r3, [r7, #15]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	73fb      	strb	r3, [r7, #15]
 8004e60:	7bfb      	ldrb	r3, [r7, #15]
 8004e62:	2b07      	cmp	r3, #7
 8004e64:	d9e7      	bls.n	8004e36 <wizchip_clrinterrupt+0x2e>
        }
    }

#endif
}
 8004e66:	bf00      	nop
 8004e68:	bf00      	nop
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void) {
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
    uint8_t ir  = 0;
 8004e76:	2300      	movs	r3, #0
 8004e78:	71fb      	strb	r3, [r7, #7]
    uint8_t sir = 0;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_  == W5300
    ret = getIR();
    ir = (uint8_t)(ret >> 8);
    sir = (uint8_t)ret;
#else
    ir  = getIR();
 8004e82:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004e86:	f7ff fa0f 	bl	80042a8 <WIZCHIP_READ>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	f023 030f 	bic.w	r3, r3, #15
 8004e90:	71fb      	strb	r3, [r7, #7]
    sir = getSIR();
 8004e92:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8004e96:	f7ff fa07 	bl	80042a8 <WIZCHIP_READ>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	71bb      	strb	r3, [r7, #6]
    ir &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    ir &= ~(1 << 6);
#endif
    ret = sir;
 8004e9e:	79bb      	ldrb	r3, [r7, #6]
 8004ea0:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + ir;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	021a      	lsls	r2, r3, #8
 8004ea6:	79fb      	ldrb	r3, [r7, #7]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	b29b      	uxth	r3, r3
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3708      	adds	r7, #8
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr) {
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	80fb      	strh	r3, [r7, #6]
    uint8_t imr  = (uint8_t)intr;
 8004ec2:	88fb      	ldrh	r3, [r7, #6]
 8004ec4:	73fb      	strb	r3, [r7, #15]
    uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8004ec6:	88fb      	ldrh	r3, [r7, #6]
 8004ec8:	0a1b      	lsrs	r3, r3, #8
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	73bb      	strb	r3, [r7, #14]
    setIMR(imr);
    //A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
    setIMR(((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)));
#else
    setIMR(imr);
 8004ece:	7bfb      	ldrb	r3, [r7, #15]
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004ed6:	f7ff fa33 	bl	8004340 <WIZCHIP_WRITE>
    setSIMR(simr);
 8004eda:	7bbb      	ldrb	r3, [r7, #14]
 8004edc:	4619      	mov	r1, r3
 8004ede:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004ee2:	f7ff fa2d 	bl	8004340 <WIZCHIP_WRITE>
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    uint8_t slimr = (uint8_t)((uint32_t)intr >> 16);
    setSLIMR(slimr);
#endif
#endif
}
 8004ee6:	bf00      	nop
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void) {
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b082      	sub	sp, #8
 8004ef2:	af00      	add	r7, sp, #0
    uint8_t imr  = 0;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	71fb      	strb	r3, [r7, #7]
    uint8_t simr = 0;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	71bb      	strb	r3, [r7, #6]
    uint32_t ret = 0;
 8004efc:	2300      	movs	r3, #0
 8004efe:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_ == W5300
    ret = getIMR();
    imr = (uint8_t)(ret >> 8);
    simr = (uint8_t)ret;
#else
    imr  = getIMR();
 8004f00:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004f04:	f7ff f9d0 	bl	80042a8 <WIZCHIP_READ>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	71fb      	strb	r3, [r7, #7]
    simr = getSIMR();
 8004f0c:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8004f10:	f7ff f9ca 	bl	80042a8 <WIZCHIP_READ>
 8004f14:	4603      	mov	r3, r0
 8004f16:	71bb      	strb	r3, [r7, #6]
    imr &= ~(1 << 4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
    imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
    ret = simr;
 8004f18:	79bb      	ldrb	r3, [r7, #6]
 8004f1a:	603b      	str	r3, [r7, #0]
    ret = (ret << 8) + imr;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	021a      	lsls	r2, r3, #8
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	4413      	add	r3, r2
 8004f24:	603b      	str	r3, [r7, #0]
    //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
    ret = (((uint32_t)getSLIMR()) << 16) | ret;
#endif

    return (intr_kind)ret;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	b29b      	uxth	r3, r3
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <wizphy_getphylink>:

int8_t wizphy_getphylink(void) {
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b082      	sub	sp, #8
 8004f36:	af00      	add	r7, sp, #0
    int8_t tmp = PHY_LINK_OFF;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	71fb      	strb	r3, [r7, #7]
#elif   _WIZCHIP_ == W5200
    if (getPHYSTATUS() & PHYSTATUS_LINK) {
        tmp = PHY_LINK_ON;
    }
#elif _WIZCHIP_ == W5500
    if (getPHYCFGR() & PHYCFGR_LNK_ON) {
 8004f3c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f40:	f7ff f9b2 	bl	80042a8 <WIZCHIP_READ>
 8004f44:	4603      	mov	r3, r0
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <wizphy_getphylink+0x20>
        tmp = PHY_LINK_ON;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	71fb      	strb	r3, [r7, #7]
#endif

#else
    tmp = -1;
#endif
    return tmp;
 8004f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void) {
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b082      	sub	sp, #8
 8004f62:	af00      	add	r7, sp, #0
    int8_t tmp = 0;
 8004f64:	2300      	movs	r3, #0
 8004f66:	71fb      	strb	r3, [r7, #7]
        tmp = PHY_POWER_DOWN;
    } else {
        tmp = PHY_POWER_NORM;
    }
#elif _WIZCHIP_ == 5500
    if ((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN) {
 8004f68:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f6c:	f7ff f99c 	bl	80042a8 <WIZCHIP_READ>
 8004f70:	4603      	mov	r3, r0
 8004f72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f76:	2b30      	cmp	r3, #48	@ 0x30
 8004f78:	d102      	bne.n	8004f80 <wizphy_getphypmode+0x22>
        tmp = PHY_POWER_DOWN;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	71fb      	strb	r3, [r7, #7]
 8004f7e:	e001      	b.n	8004f84 <wizphy_getphypmode+0x26>
    } else {
        tmp = PHY_POWER_NORM;
 8004f80:	2300      	movs	r3, #0
 8004f82:	71fb      	strb	r3, [r7, #7]
#endif
    return PHY_POWER_NORM;
#else
    tmp = -1;
#endif
    return tmp;
 8004f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3708      	adds	r7, #8
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <wizphy_reset>:
    }
    return -1;
}

#elif _WIZCHIP_ == W5500
void wizphy_reset(void) {
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
    uint8_t tmp = getPHYCFGR();
 8004f96:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004f9a:	f7ff f985 	bl	80042a8 <WIZCHIP_READ>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	71fb      	strb	r3, [r7, #7]
    tmp &= PHYCFGR_RST;
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fa8:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8004faa:	79fb      	ldrb	r3, [r7, #7]
 8004fac:	4619      	mov	r1, r3
 8004fae:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004fb2:	f7ff f9c5 	bl	8004340 <WIZCHIP_WRITE>
    tmp = getPHYCFGR();
 8004fb6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004fba:	f7ff f975 	bl	80042a8 <WIZCHIP_READ>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	71fb      	strb	r3, [r7, #7]
    tmp |= ~PHYCFGR_RST;
 8004fc2:	79fb      	ldrb	r3, [r7, #7]
 8004fc4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004fc8:	71fb      	strb	r3, [r7, #7]
    setPHYCFGR(tmp);
 8004fca:	79fb      	ldrb	r3, [r7, #7]
 8004fcc:	4619      	mov	r1, r3
 8004fce:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004fd2:	f7ff f9b5 	bl	8004340 <WIZCHIP_WRITE>
}
 8004fd6:	bf00      	nop
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf) {
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b084      	sub	sp, #16
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	73fb      	strb	r3, [r7, #15]
    if (phyconf->by == PHY_CONFBY_SW) {
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d104      	bne.n	8004ffc <wizphy_setphyconf+0x1e>
        tmp |= PHYCFGR_OPMD;
 8004ff2:	7bfb      	ldrb	r3, [r7, #15]
 8004ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ff8:	73fb      	strb	r3, [r7, #15]
 8004ffa:	e003      	b.n	8005004 <wizphy_setphyconf+0x26>
    } else {
        tmp &= ~PHYCFGR_OPMD;
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
 8004ffe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005002:	73fb      	strb	r3, [r7, #15]
    }
    if (phyconf->mode == PHY_MODE_AUTONEGO) {
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	785b      	ldrb	r3, [r3, #1]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d104      	bne.n	8005016 <wizphy_setphyconf+0x38>
        tmp |= PHYCFGR_OPMDC_ALLA;
 800500c:	7bfb      	ldrb	r3, [r7, #15]
 800500e:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8005012:	73fb      	strb	r3, [r7, #15]
 8005014:	e019      	b.n	800504a <wizphy_setphyconf+0x6c>
    } else {
        if (phyconf->duplex == PHY_DUPLEX_FULL) {
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	78db      	ldrb	r3, [r3, #3]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d10d      	bne.n	800503a <wizphy_setphyconf+0x5c>
            if (phyconf->speed == PHY_SPEED_100) {
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	789b      	ldrb	r3, [r3, #2]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d104      	bne.n	8005030 <wizphy_setphyconf+0x52>
                tmp |= PHYCFGR_OPMDC_100F;
 8005026:	7bfb      	ldrb	r3, [r7, #15]
 8005028:	f043 0318 	orr.w	r3, r3, #24
 800502c:	73fb      	strb	r3, [r7, #15]
 800502e:	e00c      	b.n	800504a <wizphy_setphyconf+0x6c>
            } else {
                tmp |= PHYCFGR_OPMDC_10F;
 8005030:	7bfb      	ldrb	r3, [r7, #15]
 8005032:	f043 0308 	orr.w	r3, r3, #8
 8005036:	73fb      	strb	r3, [r7, #15]
 8005038:	e007      	b.n	800504a <wizphy_setphyconf+0x6c>
            }
        } else {
            if (phyconf->speed == PHY_SPEED_100) {
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	789b      	ldrb	r3, [r3, #2]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d103      	bne.n	800504a <wizphy_setphyconf+0x6c>
                tmp |= PHYCFGR_OPMDC_100H;
 8005042:	7bfb      	ldrb	r3, [r7, #15]
 8005044:	f043 0310 	orr.w	r3, r3, #16
 8005048:	73fb      	strb	r3, [r7, #15]
            } else {
                tmp |= PHYCFGR_OPMDC_10H;
            }
        }
    }
    setPHYCFGR(tmp);
 800504a:	7bfb      	ldrb	r3, [r7, #15]
 800504c:	4619      	mov	r1, r3
 800504e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005052:	f7ff f975 	bl	8004340 <WIZCHIP_WRITE>
    wizphy_reset();
 8005056:	f7ff ff9b 	bl	8004f90 <wizphy_reset>
}
 800505a:	bf00      	nop
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf) {
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
    uint8_t tmp = 0;
 800506c:	2300      	movs	r3, #0
 800506e:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8005070:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005074:	f7ff f918 	bl	80042a8 <WIZCHIP_READ>
 8005078:	4603      	mov	r3, r0
 800507a:	73fb      	strb	r3, [r7, #15]
    phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	119b      	asrs	r3, r3, #6
 8005080:	b2db      	uxtb	r3, r3
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	b2da      	uxtb	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	701a      	strb	r2, [r3, #0]
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 800508c:	7bfb      	ldrb	r3, [r7, #15]
 800508e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005092:	2b20      	cmp	r3, #32
 8005094:	d001      	beq.n	800509a <wizphy_getphyconf+0x36>
 8005096:	2b38      	cmp	r3, #56	@ 0x38
 8005098:	d103      	bne.n	80050a2 <wizphy_getphyconf+0x3e>
    case PHYCFGR_OPMDC_ALLA:
    case PHYCFGR_OPMDC_100FA:
        phyconf->mode = PHY_MODE_AUTONEGO;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	705a      	strb	r2, [r3, #1]
        break;
 80050a0:	e003      	b.n	80050aa <wizphy_getphyconf+0x46>
    default:
        phyconf->mode = PHY_MODE_MANUAL;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	705a      	strb	r2, [r3, #1]
        break;
 80050a8:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 80050aa:	7bfb      	ldrb	r3, [r7, #15]
 80050ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050b0:	3b10      	subs	r3, #16
 80050b2:	2b10      	cmp	r3, #16
 80050b4:	bf8c      	ite	hi
 80050b6:	2201      	movhi	r2, #1
 80050b8:	2200      	movls	r2, #0
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	2a00      	cmp	r2, #0
 80050be:	d10f      	bne.n	80050e0 <wizphy_getphyconf+0x7c>
 80050c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005130 <wizphy_getphyconf+0xcc>)
 80050c2:	fa22 f303 	lsr.w	r3, r2, r3
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	bf14      	ite	ne
 80050ce:	2301      	movne	r3, #1
 80050d0:	2300      	moveq	r3, #0
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d003      	beq.n	80050e0 <wizphy_getphyconf+0x7c>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_100H:
        phyconf->speed = PHY_SPEED_100;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	709a      	strb	r2, [r3, #2]
        break;
 80050de:	e003      	b.n	80050e8 <wizphy_getphyconf+0x84>
    default:
        phyconf->speed = PHY_SPEED_10;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	709a      	strb	r2, [r3, #2]
        break;
 80050e6:	bf00      	nop
    }
    switch (tmp & PHYCFGR_OPMDC_ALLA) {
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050ee:	3b08      	subs	r3, #8
 80050f0:	2b18      	cmp	r3, #24
 80050f2:	bf8c      	ite	hi
 80050f4:	2201      	movhi	r2, #1
 80050f6:	2200      	movls	r2, #0
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	2a00      	cmp	r2, #0
 80050fc:	d10f      	bne.n	800511e <wizphy_getphyconf+0xba>
 80050fe:	4a0d      	ldr	r2, [pc, #52]	@ (8005134 <wizphy_getphyconf+0xd0>)
 8005100:	fa22 f303 	lsr.w	r3, r2, r3
 8005104:	f003 0301 	and.w	r3, r3, #1
 8005108:	2b00      	cmp	r3, #0
 800510a:	bf14      	ite	ne
 800510c:	2301      	movne	r3, #1
 800510e:	2300      	moveq	r3, #0
 8005110:	b2db      	uxtb	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <wizphy_getphyconf+0xba>
    case PHYCFGR_OPMDC_100FA:
    case PHYCFGR_OPMDC_100F:
    case PHYCFGR_OPMDC_10F:
        phyconf->duplex = PHY_DUPLEX_FULL;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	70da      	strb	r2, [r3, #3]
        break;
 800511c:	e003      	b.n	8005126 <wizphy_getphyconf+0xc2>
    default:
        phyconf->duplex = PHY_DUPLEX_HALF;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	70da      	strb	r2, [r3, #3]
        break;
 8005124:	bf00      	nop
    }
}
 8005126:	bf00      	nop
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	00010101 	.word	0x00010101
 8005134:	01010001 	.word	0x01010001

08005138 <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf) {
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
    uint8_t tmp = getPHYCFGR();
 8005140:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005144:	f7ff f8b0 	bl	80042a8 <WIZCHIP_READ>
 8005148:	4603      	mov	r3, r0
 800514a:	73fb      	strb	r3, [r7, #15]
    phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 800514c:	7bfb      	ldrb	r3, [r7, #15]
 800514e:	109b      	asrs	r3, r3, #2
 8005150:	b2db      	uxtb	r3, r3
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	b2da      	uxtb	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	70da      	strb	r2, [r3, #3]
    phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 800515c:	7bfb      	ldrb	r3, [r7, #15]
 800515e:	105b      	asrs	r3, r3, #1
 8005160:	b2db      	uxtb	r3, r3
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	b2da      	uxtb	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	709a      	strb	r2, [r3, #2]
}
 800516c:	bf00      	nop
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode) {
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	4603      	mov	r3, r0
 800517c:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 800517e:	2300      	movs	r3, #0
 8005180:	73fb      	strb	r3, [r7, #15]
    tmp = getPHYCFGR();
 8005182:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8005186:	f7ff f88f 	bl	80042a8 <WIZCHIP_READ>
 800518a:	4603      	mov	r3, r0
 800518c:	73fb      	strb	r3, [r7, #15]
    if ((tmp & PHYCFGR_OPMD) == 0) {
 800518e:	7bfb      	ldrb	r3, [r7, #15]
 8005190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005194:	2b00      	cmp	r3, #0
 8005196:	d102      	bne.n	800519e <wizphy_setphypmode+0x2a>
        return -1;
 8005198:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800519c:	e030      	b.n	8005200 <wizphy_setphypmode+0x8c>
    }
    tmp &= ~PHYCFGR_OPMDC_ALLA;
 800519e:	7bfb      	ldrb	r3, [r7, #15]
 80051a0:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80051a4:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 80051a6:	79fb      	ldrb	r3, [r7, #7]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d104      	bne.n	80051b6 <wizphy_setphypmode+0x42>
        tmp |= PHYCFGR_OPMDC_PDOWN;
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
 80051ae:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80051b2:	73fb      	strb	r3, [r7, #15]
 80051b4:	e003      	b.n	80051be <wizphy_setphypmode+0x4a>
    } else {
        tmp |= PHYCFGR_OPMDC_ALLA;
 80051b6:	7bfb      	ldrb	r3, [r7, #15]
 80051b8:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80051bc:	73fb      	strb	r3, [r7, #15]
    }
    setPHYCFGR(tmp);
 80051be:	7bfb      	ldrb	r3, [r7, #15]
 80051c0:	4619      	mov	r1, r3
 80051c2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80051c6:	f7ff f8bb 	bl	8004340 <WIZCHIP_WRITE>
    wizphy_reset();
 80051ca:	f7ff fee1 	bl	8004f90 <wizphy_reset>
    tmp = getPHYCFGR();
 80051ce:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80051d2:	f7ff f869 	bl	80042a8 <WIZCHIP_READ>
 80051d6:	4603      	mov	r3, r0
 80051d8:	73fb      	strb	r3, [r7, #15]
    if (pmode == PHY_POWER_DOWN) {
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d106      	bne.n	80051ee <wizphy_setphypmode+0x7a>
        if (tmp & PHYCFGR_OPMDC_PDOWN) {
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
 80051e2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d008      	beq.n	80051fc <wizphy_setphypmode+0x88>
            return 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	e008      	b.n	8005200 <wizphy_setphypmode+0x8c>
        }
    } else {
        if (tmp & PHYCFGR_OPMDC_ALLA) {
 80051ee:	7bfb      	ldrb	r3, [r7, #15]
 80051f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <wizphy_setphypmode+0x88>
            return 0;
 80051f8:	2300      	movs	r3, #0
 80051fa:	e001      	b.n	8005200 <wizphy_setphypmode+0x8c>
        }
    }
    return -1;
 80051fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <wizchip_setnetinfo>:


#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo) {
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
    setSHAR(pnetinfo->mac);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2206      	movs	r2, #6
 8005214:	4619      	mov	r1, r3
 8005216:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800521a:	f7ff f93f 	bl	800449c <WIZCHIP_WRITE_BUF>
    setGAR(pnetinfo->gw);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	330e      	adds	r3, #14
 8005222:	2204      	movs	r2, #4
 8005224:	4619      	mov	r1, r3
 8005226:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800522a:	f7ff f937 	bl	800449c <WIZCHIP_WRITE_BUF>
    setSUBR(pnetinfo->sn);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	330a      	adds	r3, #10
 8005232:	2204      	movs	r2, #4
 8005234:	4619      	mov	r1, r3
 8005236:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800523a:	f7ff f92f 	bl	800449c <WIZCHIP_WRITE_BUF>
    setSIPR(pnetinfo->ip);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	3306      	adds	r3, #6
 8005242:	2204      	movs	r2, #4
 8005244:	4619      	mov	r1, r3
 8005246:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800524a:	f7ff f927 	bl	800449c <WIZCHIP_WRITE_BUF>
    _DNS_[0] = pnetinfo->dns[0];
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	7c9a      	ldrb	r2, [r3, #18]
 8005252:	4b0b      	ldr	r3, [pc, #44]	@ (8005280 <wizchip_setnetinfo+0x78>)
 8005254:	701a      	strb	r2, [r3, #0]
    _DNS_[1] = pnetinfo->dns[1];
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	7cda      	ldrb	r2, [r3, #19]
 800525a:	4b09      	ldr	r3, [pc, #36]	@ (8005280 <wizchip_setnetinfo+0x78>)
 800525c:	705a      	strb	r2, [r3, #1]
    _DNS_[2] = pnetinfo->dns[2];
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	7d1a      	ldrb	r2, [r3, #20]
 8005262:	4b07      	ldr	r3, [pc, #28]	@ (8005280 <wizchip_setnetinfo+0x78>)
 8005264:	709a      	strb	r2, [r3, #2]
    _DNS_[3] = pnetinfo->dns[3];
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	7d5a      	ldrb	r2, [r3, #21]
 800526a:	4b05      	ldr	r3, [pc, #20]	@ (8005280 <wizchip_setnetinfo+0x78>)
 800526c:	70da      	strb	r2, [r3, #3]
    _DHCP_   = pnetinfo->dhcp;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	7d9a      	ldrb	r2, [r3, #22]
 8005272:	4b04      	ldr	r3, [pc, #16]	@ (8005284 <wizchip_setnetinfo+0x7c>)
 8005274:	701a      	strb	r2, [r3, #0]
}
 8005276:	bf00      	nop
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	200408c0 	.word	0x200408c0
 8005284:	200408c4 	.word	0x200408c4

08005288 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo) {
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
    getSHAR(pnetinfo->mac);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2206      	movs	r2, #6
 8005294:	4619      	mov	r1, r3
 8005296:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800529a:	f7ff f89f 	bl	80043dc <WIZCHIP_READ_BUF>
    getGAR(pnetinfo->gw);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	330e      	adds	r3, #14
 80052a2:	2204      	movs	r2, #4
 80052a4:	4619      	mov	r1, r3
 80052a6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80052aa:	f7ff f897 	bl	80043dc <WIZCHIP_READ_BUF>
    getSUBR(pnetinfo->sn);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	330a      	adds	r3, #10
 80052b2:	2204      	movs	r2, #4
 80052b4:	4619      	mov	r1, r3
 80052b6:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80052ba:	f7ff f88f 	bl	80043dc <WIZCHIP_READ_BUF>
    getSIPR(pnetinfo->ip);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	3306      	adds	r3, #6
 80052c2:	2204      	movs	r2, #4
 80052c4:	4619      	mov	r1, r3
 80052c6:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80052ca:	f7ff f887 	bl	80043dc <WIZCHIP_READ_BUF>
    pnetinfo->dns[0] = _DNS_[0];
 80052ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005300 <wizchip_getnetinfo+0x78>)
 80052d0:	781a      	ldrb	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	749a      	strb	r2, [r3, #18]
    pnetinfo->dns[1] = _DNS_[1];
 80052d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005300 <wizchip_getnetinfo+0x78>)
 80052d8:	785a      	ldrb	r2, [r3, #1]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	74da      	strb	r2, [r3, #19]
    pnetinfo->dns[2] = _DNS_[2];
 80052de:	4b08      	ldr	r3, [pc, #32]	@ (8005300 <wizchip_getnetinfo+0x78>)
 80052e0:	789a      	ldrb	r2, [r3, #2]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	751a      	strb	r2, [r3, #20]
    pnetinfo->dns[3] = _DNS_[3];
 80052e6:	4b06      	ldr	r3, [pc, #24]	@ (8005300 <wizchip_getnetinfo+0x78>)
 80052e8:	78da      	ldrb	r2, [r3, #3]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	755a      	strb	r2, [r3, #21]
    pnetinfo->dhcp  = _DHCP_;
 80052ee:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <wizchip_getnetinfo+0x7c>)
 80052f0:	781a      	ldrb	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	759a      	strb	r2, [r3, #22]
}
 80052f6:	bf00      	nop
 80052f8:	3708      	adds	r7, #8
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	200408c0 	.word	0x200408c0
 8005304:	200408c4 	.word	0x200408c4

08005308 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode) {
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	4603      	mov	r3, r0
 8005310:	71fb      	strb	r3, [r7, #7]
    uint8_t tmp = 0;
 8005312:	2300      	movs	r3, #0
 8005314:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) {
        return -1;
    }
#else
    if (netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) {
 8005316:	79fb      	ldrb	r3, [r7, #7]
 8005318:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 800531c:	2b00      	cmp	r3, #0
 800531e:	d002      	beq.n	8005326 <wizchip_setnetmode+0x1e>
        return -1;
 8005320:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005324:	e00e      	b.n	8005344 <wizchip_setnetmode+0x3c>
    }
#endif
    tmp = getMR();
 8005326:	2000      	movs	r0, #0
 8005328:	f7fe ffbe 	bl	80042a8 <WIZCHIP_READ>
 800532c:	4603      	mov	r3, r0
 800532e:	73fb      	strb	r3, [r7, #15]
    tmp |= (uint8_t)netmode;
 8005330:	7bfa      	ldrb	r2, [r7, #15]
 8005332:	79fb      	ldrb	r3, [r7, #7]
 8005334:	4313      	orrs	r3, r2
 8005336:	73fb      	strb	r3, [r7, #15]
    setMR(tmp);
 8005338:	7bfb      	ldrb	r3, [r7, #15]
 800533a:	4619      	mov	r1, r3
 800533c:	2000      	movs	r0, #0
 800533e:	f7fe ffff 	bl	8004340 <WIZCHIP_WRITE>
    return 0;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3710      	adds	r7, #16
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void) {
 800534c:	b580      	push	{r7, lr}
 800534e:	af00      	add	r7, sp, #0
    return (netmode_type) getMR();
 8005350:	2000      	movs	r0, #0
 8005352:	f7fe ffa9 	bl	80042a8 <WIZCHIP_READ>
 8005356:	4603      	mov	r3, r0
}
 8005358:	4618      	mov	r0, r3
 800535a:	bd80      	pop	{r7, pc}

0800535c <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime) {
 800535c:	b580      	push	{r7, lr}
 800535e:	b082      	sub	sp, #8
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
    setRCR(nettime->retry_cnt);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	4619      	mov	r1, r3
 800536a:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 800536e:	f7fe ffe7 	bl	8004340 <WIZCHIP_WRITE>
    setRTR(nettime->time_100us);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	885b      	ldrh	r3, [r3, #2]
 8005376:	0a1b      	lsrs	r3, r3, #8
 8005378:	b29b      	uxth	r3, r3
 800537a:	b2db      	uxtb	r3, r3
 800537c:	4619      	mov	r1, r3
 800537e:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8005382:	f7fe ffdd 	bl	8004340 <WIZCHIP_WRITE>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	885b      	ldrh	r3, [r3, #2]
 800538a:	b2db      	uxtb	r3, r3
 800538c:	4619      	mov	r1, r3
 800538e:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8005392:	f7fe ffd5 	bl	8004340 <WIZCHIP_WRITE>
}
 8005396:	bf00      	nop
 8005398:	3708      	adds	r7, #8
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}

0800539e <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime) {
 800539e:	b590      	push	{r4, r7, lr}
 80053a0:	b083      	sub	sp, #12
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]
    nettime->retry_cnt = getRCR();
 80053a6:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 80053aa:	f7fe ff7d 	bl	80042a8 <WIZCHIP_READ>
 80053ae:	4603      	mov	r3, r0
 80053b0:	461a      	mov	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	701a      	strb	r2, [r3, #0]
    nettime->time_100us = getRTR();
 80053b6:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 80053ba:	f7fe ff75 	bl	80042a8 <WIZCHIP_READ>
 80053be:	4603      	mov	r3, r0
 80053c0:	021b      	lsls	r3, r3, #8
 80053c2:	b29c      	uxth	r4, r3
 80053c4:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 80053c8:	f7fe ff6e 	bl	80042a8 <WIZCHIP_READ>
 80053cc:	4603      	mov	r3, r0
 80053ce:	4423      	add	r3, r4
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	805a      	strh	r2, [r3, #2]
}
 80053d6:	bf00      	nop
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd90      	pop	{r4, r7, pc}
	...

080053e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80053e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005418 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80053e4:	f7fe fc0a 	bl	8003bfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80053e8:	480c      	ldr	r0, [pc, #48]	@ (800541c <LoopForever+0x6>)
  ldr r1, =_edata
 80053ea:	490d      	ldr	r1, [pc, #52]	@ (8005420 <LoopForever+0xa>)
  ldr r2, =_sidata
 80053ec:	4a0d      	ldr	r2, [pc, #52]	@ (8005424 <LoopForever+0xe>)
  movs r3, #0
 80053ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80053f0:	e002      	b.n	80053f8 <LoopCopyDataInit>

080053f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80053f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80053f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80053f6:	3304      	adds	r3, #4

080053f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80053f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80053fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80053fc:	d3f9      	bcc.n	80053f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80053fe:	4a0a      	ldr	r2, [pc, #40]	@ (8005428 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005400:	4c0a      	ldr	r4, [pc, #40]	@ (800542c <LoopForever+0x16>)
  movs r3, #0
 8005402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005404:	e001      	b.n	800540a <LoopFillZerobss>

08005406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005408:	3204      	adds	r2, #4

0800540a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800540a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800540c:	d3fb      	bcc.n	8005406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800540e:	f006 f947 	bl	800b6a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005412:	f7fc f935 	bl	8001680 <main>

08005416 <LoopForever>:

LoopForever:
    b LoopForever
 8005416:	e7fe      	b.n	8005416 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005418:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800541c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8005420:	2004023c 	.word	0x2004023c
  ldr r2, =_sidata
 8005424:	0800e85c 	.word	0x0800e85c
  ldr r2, =_sbss
 8005428:	20040240 	.word	0x20040240
  ldr r4, =_ebss
 800542c:	20040a18 	.word	0x20040a18

08005430 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005430:	e7fe      	b.n	8005430 <ADC1_IRQHandler>

08005432 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b082      	sub	sp, #8
 8005436:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005438:	2300      	movs	r3, #0
 800543a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800543c:	2003      	movs	r0, #3
 800543e:	f000 f961 	bl	8005704 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005442:	2000      	movs	r0, #0
 8005444:	f000 f80e 	bl	8005464 <HAL_InitTick>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d002      	beq.n	8005454 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	71fb      	strb	r3, [r7, #7]
 8005452:	e001      	b.n	8005458 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005454:	f7fe f950 	bl	80036f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005458:	79fb      	ldrb	r3, [r7, #7]
}
 800545a:	4618      	mov	r0, r3
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
	...

08005464 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800546c:	2300      	movs	r3, #0
 800546e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005470:	4b17      	ldr	r3, [pc, #92]	@ (80054d0 <HAL_InitTick+0x6c>)
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d023      	beq.n	80054c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005478:	4b16      	ldr	r3, [pc, #88]	@ (80054d4 <HAL_InitTick+0x70>)
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	4b14      	ldr	r3, [pc, #80]	@ (80054d0 <HAL_InitTick+0x6c>)
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	4619      	mov	r1, r3
 8005482:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005486:	fbb3 f3f1 	udiv	r3, r3, r1
 800548a:	fbb2 f3f3 	udiv	r3, r2, r3
 800548e:	4618      	mov	r0, r3
 8005490:	f000 f96d 	bl	800576e <HAL_SYSTICK_Config>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10f      	bne.n	80054ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2b0f      	cmp	r3, #15
 800549e:	d809      	bhi.n	80054b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054a0:	2200      	movs	r2, #0
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80054a8:	f000 f937 	bl	800571a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80054ac:	4a0a      	ldr	r2, [pc, #40]	@ (80054d8 <HAL_InitTick+0x74>)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6013      	str	r3, [r2, #0]
 80054b2:	e007      	b.n	80054c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	73fb      	strb	r3, [r7, #15]
 80054b8:	e004      	b.n	80054c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	73fb      	strb	r3, [r7, #15]
 80054be:	e001      	b.n	80054c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80054c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20040070 	.word	0x20040070
 80054d4:	2004003c 	.word	0x2004003c
 80054d8:	2004006c 	.word	0x2004006c

080054dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80054e0:	4b06      	ldr	r3, [pc, #24]	@ (80054fc <HAL_IncTick+0x20>)
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	461a      	mov	r2, r3
 80054e6:	4b06      	ldr	r3, [pc, #24]	@ (8005500 <HAL_IncTick+0x24>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4413      	add	r3, r2
 80054ec:	4a04      	ldr	r2, [pc, #16]	@ (8005500 <HAL_IncTick+0x24>)
 80054ee:	6013      	str	r3, [r2, #0]
}
 80054f0:	bf00      	nop
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	20040070 	.word	0x20040070
 8005500:	200408c8 	.word	0x200408c8

08005504 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
  return uwTick;
 8005508:	4b03      	ldr	r3, [pc, #12]	@ (8005518 <HAL_GetTick+0x14>)
 800550a:	681b      	ldr	r3, [r3, #0]
}
 800550c:	4618      	mov	r0, r3
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	200408c8 	.word	0x200408c8

0800551c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005524:	f7ff ffee 	bl	8005504 <HAL_GetTick>
 8005528:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005534:	d005      	beq.n	8005542 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005536:	4b0a      	ldr	r3, [pc, #40]	@ (8005560 <HAL_Delay+0x44>)
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	461a      	mov	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4413      	add	r3, r2
 8005540:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005542:	bf00      	nop
 8005544:	f7ff ffde 	bl	8005504 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	429a      	cmp	r2, r3
 8005552:	d8f7      	bhi.n	8005544 <HAL_Delay+0x28>
  {
  }
}
 8005554:	bf00      	nop
 8005556:	bf00      	nop
 8005558:	3710      	adds	r7, #16
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	20040070 	.word	0x20040070

08005564 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f003 0307 	and.w	r3, r3, #7
 8005572:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005574:	4b0c      	ldr	r3, [pc, #48]	@ (80055a8 <__NVIC_SetPriorityGrouping+0x44>)
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005580:	4013      	ands	r3, r2
 8005582:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800558c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005590:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005596:	4a04      	ldr	r2, [pc, #16]	@ (80055a8 <__NVIC_SetPriorityGrouping+0x44>)
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	60d3      	str	r3, [r2, #12]
}
 800559c:	bf00      	nop
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	e000ed00 	.word	0xe000ed00

080055ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055b0:	4b04      	ldr	r3, [pc, #16]	@ (80055c4 <__NVIC_GetPriorityGrouping+0x18>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	0a1b      	lsrs	r3, r3, #8
 80055b6:	f003 0307 	and.w	r3, r3, #7
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	e000ed00 	.word	0xe000ed00

080055c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	4603      	mov	r3, r0
 80055d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	db0b      	blt.n	80055f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055da:	79fb      	ldrb	r3, [r7, #7]
 80055dc:	f003 021f 	and.w	r2, r3, #31
 80055e0:	4907      	ldr	r1, [pc, #28]	@ (8005600 <__NVIC_EnableIRQ+0x38>)
 80055e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e6:	095b      	lsrs	r3, r3, #5
 80055e8:	2001      	movs	r0, #1
 80055ea:	fa00 f202 	lsl.w	r2, r0, r2
 80055ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80055f2:	bf00      	nop
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	e000e100 	.word	0xe000e100

08005604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	4603      	mov	r3, r0
 800560c:	6039      	str	r1, [r7, #0]
 800560e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005614:	2b00      	cmp	r3, #0
 8005616:	db0a      	blt.n	800562e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	b2da      	uxtb	r2, r3
 800561c:	490c      	ldr	r1, [pc, #48]	@ (8005650 <__NVIC_SetPriority+0x4c>)
 800561e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005622:	0112      	lsls	r2, r2, #4
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	440b      	add	r3, r1
 8005628:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800562c:	e00a      	b.n	8005644 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	b2da      	uxtb	r2, r3
 8005632:	4908      	ldr	r1, [pc, #32]	@ (8005654 <__NVIC_SetPriority+0x50>)
 8005634:	79fb      	ldrb	r3, [r7, #7]
 8005636:	f003 030f 	and.w	r3, r3, #15
 800563a:	3b04      	subs	r3, #4
 800563c:	0112      	lsls	r2, r2, #4
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	440b      	add	r3, r1
 8005642:	761a      	strb	r2, [r3, #24]
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	e000e100 	.word	0xe000e100
 8005654:	e000ed00 	.word	0xe000ed00

08005658 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005658:	b480      	push	{r7}
 800565a:	b089      	sub	sp, #36	@ 0x24
 800565c:	af00      	add	r7, sp, #0
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	f1c3 0307 	rsb	r3, r3, #7
 8005672:	2b04      	cmp	r3, #4
 8005674:	bf28      	it	cs
 8005676:	2304      	movcs	r3, #4
 8005678:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	3304      	adds	r3, #4
 800567e:	2b06      	cmp	r3, #6
 8005680:	d902      	bls.n	8005688 <NVIC_EncodePriority+0x30>
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	3b03      	subs	r3, #3
 8005686:	e000      	b.n	800568a <NVIC_EncodePriority+0x32>
 8005688:	2300      	movs	r3, #0
 800568a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800568c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	fa02 f303 	lsl.w	r3, r2, r3
 8005696:	43da      	mvns	r2, r3
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	401a      	ands	r2, r3
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	fa01 f303 	lsl.w	r3, r1, r3
 80056aa:	43d9      	mvns	r1, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056b0:	4313      	orrs	r3, r2
         );
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3724      	adds	r7, #36	@ 0x24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr
	...

080056c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056d0:	d301      	bcc.n	80056d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056d2:	2301      	movs	r3, #1
 80056d4:	e00f      	b.n	80056f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005700 <SysTick_Config+0x40>)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3b01      	subs	r3, #1
 80056dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056de:	210f      	movs	r1, #15
 80056e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80056e4:	f7ff ff8e 	bl	8005604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056e8:	4b05      	ldr	r3, [pc, #20]	@ (8005700 <SysTick_Config+0x40>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056ee:	4b04      	ldr	r3, [pc, #16]	@ (8005700 <SysTick_Config+0x40>)
 80056f0:	2207      	movs	r2, #7
 80056f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	e000e010 	.word	0xe000e010

08005704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7ff ff29 	bl	8005564 <__NVIC_SetPriorityGrouping>
}
 8005712:	bf00      	nop
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b086      	sub	sp, #24
 800571e:	af00      	add	r7, sp, #0
 8005720:	4603      	mov	r3, r0
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	607a      	str	r2, [r7, #4]
 8005726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005728:	2300      	movs	r3, #0
 800572a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800572c:	f7ff ff3e 	bl	80055ac <__NVIC_GetPriorityGrouping>
 8005730:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	6978      	ldr	r0, [r7, #20]
 8005738:	f7ff ff8e 	bl	8005658 <NVIC_EncodePriority>
 800573c:	4602      	mov	r2, r0
 800573e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005742:	4611      	mov	r1, r2
 8005744:	4618      	mov	r0, r3
 8005746:	f7ff ff5d 	bl	8005604 <__NVIC_SetPriority>
}
 800574a:	bf00      	nop
 800574c:	3718      	adds	r7, #24
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b082      	sub	sp, #8
 8005756:	af00      	add	r7, sp, #0
 8005758:	4603      	mov	r3, r0
 800575a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800575c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005760:	4618      	mov	r0, r3
 8005762:	f7ff ff31 	bl	80055c8 <__NVIC_EnableIRQ>
}
 8005766:	bf00      	nop
 8005768:	3708      	adds	r7, #8
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b082      	sub	sp, #8
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f7ff ffa2 	bl	80056c0 <SysTick_Config>
 800577c:	4603      	mov	r3, r0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
	...

08005788 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005792:	2300      	movs	r3, #0
 8005794:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005796:	e166      	b.n	8005a66 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	2101      	movs	r1, #1
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	fa01 f303 	lsl.w	r3, r1, r3
 80057a4:	4013      	ands	r3, r2
 80057a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 8158 	beq.w	8005a60 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f003 0303 	and.w	r3, r3, #3
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d005      	beq.n	80057c8 <HAL_GPIO_Init+0x40>
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f003 0303 	and.w	r3, r3, #3
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d130      	bne.n	800582a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	005b      	lsls	r3, r3, #1
 80057d2:	2203      	movs	r2, #3
 80057d4:	fa02 f303 	lsl.w	r3, r2, r3
 80057d8:	43db      	mvns	r3, r3
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	4013      	ands	r3, r2
 80057de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	68da      	ldr	r2, [r3, #12]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	005b      	lsls	r3, r3, #1
 80057e8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057fe:	2201      	movs	r2, #1
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	fa02 f303 	lsl.w	r3, r2, r3
 8005806:	43db      	mvns	r3, r3
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4013      	ands	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	091b      	lsrs	r3, r3, #4
 8005814:	f003 0201 	and.w	r2, r3, #1
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	4313      	orrs	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f003 0303 	and.w	r3, r3, #3
 8005832:	2b03      	cmp	r3, #3
 8005834:	d017      	beq.n	8005866 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	005b      	lsls	r3, r3, #1
 8005840:	2203      	movs	r2, #3
 8005842:	fa02 f303 	lsl.w	r3, r2, r3
 8005846:	43db      	mvns	r3, r3
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4013      	ands	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	689a      	ldr	r2, [r3, #8]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	005b      	lsls	r3, r3, #1
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	4313      	orrs	r3, r2
 800585e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d123      	bne.n	80058ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	08da      	lsrs	r2, r3, #3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	3208      	adds	r2, #8
 800587a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800587e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	220f      	movs	r2, #15
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	43db      	mvns	r3, r3
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4013      	ands	r3, r2
 8005894:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	691a      	ldr	r2, [r3, #16]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	f003 0307 	and.w	r3, r3, #7
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	08da      	lsrs	r2, r3, #3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3208      	adds	r2, #8
 80058b4:	6939      	ldr	r1, [r7, #16]
 80058b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	005b      	lsls	r3, r3, #1
 80058c4:	2203      	movs	r2, #3
 80058c6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ca:	43db      	mvns	r3, r3
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	4013      	ands	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f003 0203 	and.w	r2, r3, #3
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f000 80b2 	beq.w	8005a60 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058fc:	4b61      	ldr	r3, [pc, #388]	@ (8005a84 <HAL_GPIO_Init+0x2fc>)
 80058fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005900:	4a60      	ldr	r2, [pc, #384]	@ (8005a84 <HAL_GPIO_Init+0x2fc>)
 8005902:	f043 0301 	orr.w	r3, r3, #1
 8005906:	6613      	str	r3, [r2, #96]	@ 0x60
 8005908:	4b5e      	ldr	r3, [pc, #376]	@ (8005a84 <HAL_GPIO_Init+0x2fc>)
 800590a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	60bb      	str	r3, [r7, #8]
 8005912:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005914:	4a5c      	ldr	r2, [pc, #368]	@ (8005a88 <HAL_GPIO_Init+0x300>)
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	089b      	lsrs	r3, r3, #2
 800591a:	3302      	adds	r3, #2
 800591c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005920:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	f003 0303 	and.w	r3, r3, #3
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	220f      	movs	r2, #15
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	43db      	mvns	r3, r3
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	4013      	ands	r3, r2
 8005936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800593e:	d02b      	beq.n	8005998 <HAL_GPIO_Init+0x210>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a52      	ldr	r2, [pc, #328]	@ (8005a8c <HAL_GPIO_Init+0x304>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d025      	beq.n	8005994 <HAL_GPIO_Init+0x20c>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a51      	ldr	r2, [pc, #324]	@ (8005a90 <HAL_GPIO_Init+0x308>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d01f      	beq.n	8005990 <HAL_GPIO_Init+0x208>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a50      	ldr	r2, [pc, #320]	@ (8005a94 <HAL_GPIO_Init+0x30c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d019      	beq.n	800598c <HAL_GPIO_Init+0x204>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a4f      	ldr	r2, [pc, #316]	@ (8005a98 <HAL_GPIO_Init+0x310>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d013      	beq.n	8005988 <HAL_GPIO_Init+0x200>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a4e      	ldr	r2, [pc, #312]	@ (8005a9c <HAL_GPIO_Init+0x314>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d00d      	beq.n	8005984 <HAL_GPIO_Init+0x1fc>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a4d      	ldr	r2, [pc, #308]	@ (8005aa0 <HAL_GPIO_Init+0x318>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d007      	beq.n	8005980 <HAL_GPIO_Init+0x1f8>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a4c      	ldr	r2, [pc, #304]	@ (8005aa4 <HAL_GPIO_Init+0x31c>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d101      	bne.n	800597c <HAL_GPIO_Init+0x1f4>
 8005978:	2307      	movs	r3, #7
 800597a:	e00e      	b.n	800599a <HAL_GPIO_Init+0x212>
 800597c:	2308      	movs	r3, #8
 800597e:	e00c      	b.n	800599a <HAL_GPIO_Init+0x212>
 8005980:	2306      	movs	r3, #6
 8005982:	e00a      	b.n	800599a <HAL_GPIO_Init+0x212>
 8005984:	2305      	movs	r3, #5
 8005986:	e008      	b.n	800599a <HAL_GPIO_Init+0x212>
 8005988:	2304      	movs	r3, #4
 800598a:	e006      	b.n	800599a <HAL_GPIO_Init+0x212>
 800598c:	2303      	movs	r3, #3
 800598e:	e004      	b.n	800599a <HAL_GPIO_Init+0x212>
 8005990:	2302      	movs	r3, #2
 8005992:	e002      	b.n	800599a <HAL_GPIO_Init+0x212>
 8005994:	2301      	movs	r3, #1
 8005996:	e000      	b.n	800599a <HAL_GPIO_Init+0x212>
 8005998:	2300      	movs	r3, #0
 800599a:	697a      	ldr	r2, [r7, #20]
 800599c:	f002 0203 	and.w	r2, r2, #3
 80059a0:	0092      	lsls	r2, r2, #2
 80059a2:	4093      	lsls	r3, r2
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80059aa:	4937      	ldr	r1, [pc, #220]	@ (8005a88 <HAL_GPIO_Init+0x300>)
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	089b      	lsrs	r3, r3, #2
 80059b0:	3302      	adds	r3, #2
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80059b8:	4b3b      	ldr	r3, [pc, #236]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	43db      	mvns	r3, r3
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	4013      	ands	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d003      	beq.n	80059dc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4313      	orrs	r3, r2
 80059da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80059dc:	4a32      	ldr	r2, [pc, #200]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80059e2:	4b31      	ldr	r3, [pc, #196]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	43db      	mvns	r3, r3
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	4013      	ands	r3, r2
 80059f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d003      	beq.n	8005a06 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80059fe:	693a      	ldr	r2, [r7, #16]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a06:	4a28      	ldr	r2, [pc, #160]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005a0c:	4b26      	ldr	r3, [pc, #152]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	43db      	mvns	r3, r3
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	4013      	ands	r3, r2
 8005a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d003      	beq.n	8005a30 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005a28:	693a      	ldr	r2, [r7, #16]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a30:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005a36:	4b1c      	ldr	r3, [pc, #112]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	43db      	mvns	r3, r3
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	4013      	ands	r3, r2
 8005a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d003      	beq.n	8005a5a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005a52:	693a      	ldr	r2, [r7, #16]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a5a:	4a13      	ldr	r2, [pc, #76]	@ (8005aa8 <HAL_GPIO_Init+0x320>)
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	3301      	adds	r3, #1
 8005a64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f47f ae91 	bne.w	8005798 <HAL_GPIO_Init+0x10>
  }
}
 8005a76:	bf00      	nop
 8005a78:	bf00      	nop
 8005a7a:	371c      	adds	r7, #28
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr
 8005a84:	40021000 	.word	0x40021000
 8005a88:	40010000 	.word	0x40010000
 8005a8c:	48000400 	.word	0x48000400
 8005a90:	48000800 	.word	0x48000800
 8005a94:	48000c00 	.word	0x48000c00
 8005a98:	48001000 	.word	0x48001000
 8005a9c:	48001400 	.word	0x48001400
 8005aa0:	48001800 	.word	0x48001800
 8005aa4:	48001c00 	.word	0x48001c00
 8005aa8:	40010400 	.word	0x40010400

08005aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	807b      	strh	r3, [r7, #2]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005abc:	787b      	ldrb	r3, [r7, #1]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005ac2:	887a      	ldrh	r2, [r7, #2]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ac8:	e002      	b.n	8005ad0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005aca:	887a      	ldrh	r2, [r7, #2]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ae6:	4b08      	ldr	r3, [pc, #32]	@ (8005b08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ae8:	695a      	ldr	r2, [r3, #20]
 8005aea:	88fb      	ldrh	r3, [r7, #6]
 8005aec:	4013      	ands	r3, r2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d006      	beq.n	8005b00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005af2:	4a05      	ldr	r2, [pc, #20]	@ (8005b08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005af4:	88fb      	ldrh	r3, [r7, #6]
 8005af6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005af8:	88fb      	ldrh	r3, [r7, #6]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7fb fcfa 	bl	80014f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b00:	bf00      	nop
 8005b02:	3708      	adds	r7, #8
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	40010400 	.word	0x40010400

08005b0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d101      	bne.n	8005b1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e08d      	b.n	8005c3a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d106      	bne.n	8005b38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fd fe04 	bl	8003740 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2224      	movs	r2, #36	@ 0x24
 8005b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0201 	bic.w	r2, r2, #1
 8005b4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d107      	bne.n	8005b86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689a      	ldr	r2, [r3, #8]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b82:	609a      	str	r2, [r3, #8]
 8005b84:	e006      	b.n	8005b94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	689a      	ldr	r2, [r3, #8]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005b92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d108      	bne.n	8005bae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005baa:	605a      	str	r2, [r3, #4]
 8005bac:	e007      	b.n	8005bbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	6812      	ldr	r2, [r2, #0]
 8005bc8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005bcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bd0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005be0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	691a      	ldr	r2, [r3, #16]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	430a      	orrs	r2, r1
 8005bfa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	69d9      	ldr	r1, [r3, #28]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a1a      	ldr	r2, [r3, #32]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f042 0201 	orr.w	r2, r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2220      	movs	r2, #32
 8005c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
	...

08005c44 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b088      	sub	sp, #32
 8005c48:	af02      	add	r7, sp, #8
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	607a      	str	r2, [r7, #4]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	460b      	mov	r3, r1
 8005c52:	817b      	strh	r3, [r7, #10]
 8005c54:	4613      	mov	r3, r2
 8005c56:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b20      	cmp	r3, #32
 8005c62:	f040 80fd 	bne.w	8005e60 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d101      	bne.n	8005c74 <HAL_I2C_Master_Transmit+0x30>
 8005c70:	2302      	movs	r3, #2
 8005c72:	e0f6      	b.n	8005e62 <HAL_I2C_Master_Transmit+0x21e>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c7c:	f7ff fc42 	bl	8005504 <HAL_GetTick>
 8005c80:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	9300      	str	r3, [sp, #0]
 8005c86:	2319      	movs	r3, #25
 8005c88:	2201      	movs	r2, #1
 8005c8a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f000 faf6 	bl	8006280 <I2C_WaitOnFlagUntilTimeout>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d001      	beq.n	8005c9e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e0e1      	b.n	8005e62 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2221      	movs	r2, #33	@ 0x21
 8005ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2210      	movs	r2, #16
 8005caa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	893a      	ldrh	r2, [r7, #8]
 8005cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2bff      	cmp	r3, #255	@ 0xff
 8005cce:	d906      	bls.n	8005cde <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	22ff      	movs	r2, #255	@ 0xff
 8005cd4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005cd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cda:	617b      	str	r3, [r7, #20]
 8005cdc:	e007      	b.n	8005cee <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005ce8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cec:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d024      	beq.n	8005d40 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfa:	781a      	ldrb	r2, [r3, #0]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d06:	1c5a      	adds	r2, r3, #1
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	8979      	ldrh	r1, [r7, #10]
 8005d32:	4b4e      	ldr	r3, [pc, #312]	@ (8005e6c <HAL_I2C_Master_Transmit+0x228>)
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f000 fcf1 	bl	8006720 <I2C_TransferConfig>
 8005d3e:	e066      	b.n	8005e0e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d44:	b2da      	uxtb	r2, r3
 8005d46:	8979      	ldrh	r1, [r7, #10]
 8005d48:	4b48      	ldr	r3, [pc, #288]	@ (8005e6c <HAL_I2C_Master_Transmit+0x228>)
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f000 fce6 	bl	8006720 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005d54:	e05b      	b.n	8005e0e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	6a39      	ldr	r1, [r7, #32]
 8005d5a:	68f8      	ldr	r0, [r7, #12]
 8005d5c:	f000 fae9 	bl	8006332 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e07b      	b.n	8005e62 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d6e:	781a      	ldrb	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7a:	1c5a      	adds	r2, r3, #1
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	3b01      	subs	r3, #1
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29a      	uxth	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d034      	beq.n	8005e0e <HAL_I2C_Master_Transmit+0x1ca>
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d130      	bne.n	8005e0e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	2200      	movs	r2, #0
 8005db4:	2180      	movs	r1, #128	@ 0x80
 8005db6:	68f8      	ldr	r0, [r7, #12]
 8005db8:	f000 fa62 	bl	8006280 <I2C_WaitOnFlagUntilTimeout>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e04d      	b.n	8005e62 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	2bff      	cmp	r3, #255	@ 0xff
 8005dce:	d90e      	bls.n	8005dee <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	22ff      	movs	r2, #255	@ 0xff
 8005dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dda:	b2da      	uxtb	r2, r3
 8005ddc:	8979      	ldrh	r1, [r7, #10]
 8005dde:	2300      	movs	r3, #0
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f000 fc9a 	bl	8006720 <I2C_TransferConfig>
 8005dec:	e00f      	b.n	8005e0e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	8979      	ldrh	r1, [r7, #10]
 8005e00:	2300      	movs	r3, #0
 8005e02:	9300      	str	r3, [sp, #0]
 8005e04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f000 fc89 	bl	8006720 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d19e      	bne.n	8005d56 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	6a39      	ldr	r1, [r7, #32]
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f000 facf 	bl	80063c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d001      	beq.n	8005e2c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e01a      	b.n	8005e62 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2220      	movs	r2, #32
 8005e32:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	6859      	ldr	r1, [r3, #4]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8005e70 <HAL_I2C_Master_Transmit+0x22c>)
 8005e40:	400b      	ands	r3, r1
 8005e42:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2220      	movs	r2, #32
 8005e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	e000      	b.n	8005e62 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005e60:	2302      	movs	r3, #2
  }
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3718      	adds	r7, #24
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	80002000 	.word	0x80002000
 8005e70:	fe00e800 	.word	0xfe00e800

08005e74 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b088      	sub	sp, #32
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	607a      	str	r2, [r7, #4]
 8005e7e:	461a      	mov	r2, r3
 8005e80:	460b      	mov	r3, r1
 8005e82:	817b      	strh	r3, [r7, #10]
 8005e84:	4613      	mov	r3, r2
 8005e86:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b20      	cmp	r3, #32
 8005e92:	f040 80db 	bne.w	800604c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d101      	bne.n	8005ea4 <HAL_I2C_Master_Receive+0x30>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	e0d4      	b.n	800604e <HAL_I2C_Master_Receive+0x1da>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005eac:	f7ff fb2a 	bl	8005504 <HAL_GetTick>
 8005eb0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	2319      	movs	r3, #25
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ebe:	68f8      	ldr	r0, [r7, #12]
 8005ec0:	f000 f9de 	bl	8006280 <I2C_WaitOnFlagUntilTimeout>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e0bf      	b.n	800604e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2222      	movs	r2, #34	@ 0x22
 8005ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2210      	movs	r2, #16
 8005eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	893a      	ldrh	r2, [r7, #8]
 8005eee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	2bff      	cmp	r3, #255	@ 0xff
 8005efe:	d90e      	bls.n	8005f1e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2201      	movs	r2, #1
 8005f04:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	8979      	ldrh	r1, [r7, #10]
 8005f0e:	4b52      	ldr	r3, [pc, #328]	@ (8006058 <HAL_I2C_Master_Receive+0x1e4>)
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f000 fc02 	bl	8006720 <I2C_TransferConfig>
 8005f1c:	e06d      	b.n	8005ffa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	8979      	ldrh	r1, [r7, #10]
 8005f30:	4b49      	ldr	r3, [pc, #292]	@ (8006058 <HAL_I2C_Master_Receive+0x1e4>)
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f000 fbf1 	bl	8006720 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005f3e:	e05c      	b.n	8005ffa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	6a39      	ldr	r1, [r7, #32]
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 fa7f 	bl	8006448 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d001      	beq.n	8005f54 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e07c      	b.n	800604e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5e:	b2d2      	uxtb	r2, r2
 8005f60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f66:	1c5a      	adds	r2, r3, #1
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f70:	3b01      	subs	r3, #1
 8005f72:	b29a      	uxth	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d034      	beq.n	8005ffa <HAL_I2C_Master_Receive+0x186>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d130      	bne.n	8005ffa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	2180      	movs	r1, #128	@ 0x80
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 f96c 	bl	8006280 <I2C_WaitOnFlagUntilTimeout>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e04d      	b.n	800604e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	2bff      	cmp	r3, #255	@ 0xff
 8005fba:	d90e      	bls.n	8005fda <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	22ff      	movs	r2, #255	@ 0xff
 8005fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	8979      	ldrh	r1, [r7, #10]
 8005fca:	2300      	movs	r3, #0
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 fba4 	bl	8006720 <I2C_TransferConfig>
 8005fd8:	e00f      	b.n	8005ffa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fde:	b29a      	uxth	r2, r3
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	8979      	ldrh	r1, [r7, #10]
 8005fec:	2300      	movs	r3, #0
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ff4:	68f8      	ldr	r0, [r7, #12]
 8005ff6:	f000 fb93 	bl	8006720 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	2b00      	cmp	r3, #0
 8006002:	d19d      	bne.n	8005f40 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	6a39      	ldr	r1, [r7, #32]
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f000 f9d9 	bl	80063c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d001      	beq.n	8006018 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e01a      	b.n	800604e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2220      	movs	r2, #32
 800601e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	6859      	ldr	r1, [r3, #4]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	4b0c      	ldr	r3, [pc, #48]	@ (800605c <HAL_I2C_Master_Receive+0x1e8>)
 800602c:	400b      	ands	r3, r1
 800602e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2220      	movs	r2, #32
 8006034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006048:	2300      	movs	r3, #0
 800604a:	e000      	b.n	800604e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800604c:	2302      	movs	r3, #2
  }
}
 800604e:	4618      	mov	r0, r3
 8006050:	3718      	adds	r7, #24
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	80002400 	.word	0x80002400
 800605c:	fe00e800 	.word	0xfe00e800

08006060 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b08a      	sub	sp, #40	@ 0x28
 8006064:	af02      	add	r7, sp, #8
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	607a      	str	r2, [r7, #4]
 800606a:	603b      	str	r3, [r7, #0]
 800606c:	460b      	mov	r3, r1
 800606e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8006070:	2300      	movs	r3, #0
 8006072:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b20      	cmp	r3, #32
 800607e:	f040 80d6 	bne.w	800622e <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800608c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006090:	d101      	bne.n	8006096 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8006092:	2302      	movs	r3, #2
 8006094:	e0cc      	b.n	8006230 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800609c:	2b01      	cmp	r3, #1
 800609e:	d101      	bne.n	80060a4 <HAL_I2C_IsDeviceReady+0x44>
 80060a0:	2302      	movs	r3, #2
 80060a2:	e0c5      	b.n	8006230 <HAL_I2C_IsDeviceReady+0x1d0>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2224      	movs	r2, #36	@ 0x24
 80060b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d107      	bne.n	80060d2 <HAL_I2C_IsDeviceReady+0x72>
 80060c2:	897b      	ldrh	r3, [r7, #10]
 80060c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80060cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80060d0:	e006      	b.n	80060e0 <HAL_I2C_IsDeviceReady+0x80>
 80060d2:	897b      	ldrh	r3, [r7, #10]
 80060d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80060dc:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	6812      	ldr	r2, [r2, #0]
 80060e4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80060e6:	f7ff fa0d 	bl	8005504 <HAL_GetTick>
 80060ea:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	f003 0320 	and.w	r3, r3, #32
 80060f6:	2b20      	cmp	r3, #32
 80060f8:	bf0c      	ite	eq
 80060fa:	2301      	moveq	r3, #1
 80060fc:	2300      	movne	r3, #0
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	f003 0310 	and.w	r3, r3, #16
 800610c:	2b10      	cmp	r3, #16
 800610e:	bf0c      	ite	eq
 8006110:	2301      	moveq	r3, #1
 8006112:	2300      	movne	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006118:	e034      	b.n	8006184 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006120:	d01a      	beq.n	8006158 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006122:	f7ff f9ef 	bl	8005504 <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d302      	bcc.n	8006138 <HAL_I2C_IsDeviceReady+0xd8>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d10f      	bne.n	8006158 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006144:	f043 0220 	orr.w	r2, r3, #32
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e06b      	b.n	8006230 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	f003 0320 	and.w	r3, r3, #32
 8006162:	2b20      	cmp	r3, #32
 8006164:	bf0c      	ite	eq
 8006166:	2301      	moveq	r3, #1
 8006168:	2300      	movne	r3, #0
 800616a:	b2db      	uxtb	r3, r3
 800616c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	f003 0310 	and.w	r3, r3, #16
 8006178:	2b10      	cmp	r3, #16
 800617a:	bf0c      	ite	eq
 800617c:	2301      	moveq	r3, #1
 800617e:	2300      	movne	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8006184:	7ffb      	ldrb	r3, [r7, #31]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d102      	bne.n	8006190 <HAL_I2C_IsDeviceReady+0x130>
 800618a:	7fbb      	ldrb	r3, [r7, #30]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d0c4      	beq.n	800611a <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	f003 0310 	and.w	r3, r3, #16
 800619a:	2b10      	cmp	r3, #16
 800619c:	d01a      	beq.n	80061d4 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	9300      	str	r3, [sp, #0]
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2200      	movs	r2, #0
 80061a6:	2120      	movs	r1, #32
 80061a8:	68f8      	ldr	r0, [r7, #12]
 80061aa:	f000 f869 	bl	8006280 <I2C_WaitOnFlagUntilTimeout>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d001      	beq.n	80061b8 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e03b      	b.n	8006230 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2220      	movs	r2, #32
 80061be:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2220      	movs	r2, #32
 80061c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	e02d      	b.n	8006230 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	9300      	str	r3, [sp, #0]
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	2200      	movs	r2, #0
 80061dc:	2120      	movs	r1, #32
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	f000 f84e 	bl	8006280 <I2C_WaitOnFlagUntilTimeout>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d001      	beq.n	80061ee <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e020      	b.n	8006230 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2210      	movs	r2, #16
 80061f4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2220      	movs	r2, #32
 80061fc:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	3301      	adds	r3, #1
 8006202:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	429a      	cmp	r2, r3
 800620a:	f63f af56 	bhi.w	80060ba <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2220      	movs	r2, #32
 8006212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800621a:	f043 0220 	orr.w	r2, r3, #32
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e000      	b.n	8006230 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800622e:	2302      	movs	r3, #2
  }
}
 8006230:	4618      	mov	r0, r3
 8006232:	3720      	adds	r7, #32
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b02      	cmp	r3, #2
 800624c:	d103      	bne.n	8006256 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2200      	movs	r2, #0
 8006254:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	699b      	ldr	r3, [r3, #24]
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b01      	cmp	r3, #1
 8006262:	d007      	beq.n	8006274 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	699a      	ldr	r2, [r3, #24]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f042 0201 	orr.w	r2, r2, #1
 8006272:	619a      	str	r2, [r3, #24]
  }
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	603b      	str	r3, [r7, #0]
 800628c:	4613      	mov	r3, r2
 800628e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006290:	e03b      	b.n	800630a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006292:	69ba      	ldr	r2, [r7, #24]
 8006294:	6839      	ldr	r1, [r7, #0]
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f000 f962 	bl	8006560 <I2C_IsErrorOccurred>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e041      	b.n	800632a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062ac:	d02d      	beq.n	800630a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ae:	f7ff f929 	bl	8005504 <HAL_GetTick>
 80062b2:	4602      	mov	r2, r0
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	683a      	ldr	r2, [r7, #0]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d302      	bcc.n	80062c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d122      	bne.n	800630a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	699a      	ldr	r2, [r3, #24]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	4013      	ands	r3, r2
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	bf0c      	ite	eq
 80062d4:	2301      	moveq	r3, #1
 80062d6:	2300      	movne	r3, #0
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	461a      	mov	r2, r3
 80062dc:	79fb      	ldrb	r3, [r7, #7]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d113      	bne.n	800630a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e6:	f043 0220 	orr.w	r2, r3, #32
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2220      	movs	r2, #32
 80062f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e00f      	b.n	800632a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	699a      	ldr	r2, [r3, #24]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	4013      	ands	r3, r2
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	429a      	cmp	r2, r3
 8006318:	bf0c      	ite	eq
 800631a:	2301      	moveq	r3, #1
 800631c:	2300      	movne	r3, #0
 800631e:	b2db      	uxtb	r3, r3
 8006320:	461a      	mov	r2, r3
 8006322:	79fb      	ldrb	r3, [r7, #7]
 8006324:	429a      	cmp	r2, r3
 8006326:	d0b4      	beq.n	8006292 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}

08006332 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b084      	sub	sp, #16
 8006336:	af00      	add	r7, sp, #0
 8006338:	60f8      	str	r0, [r7, #12]
 800633a:	60b9      	str	r1, [r7, #8]
 800633c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800633e:	e033      	b.n	80063a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	68b9      	ldr	r1, [r7, #8]
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 f90b 	bl	8006560 <I2C_IsErrorOccurred>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d001      	beq.n	8006354 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e031      	b.n	80063b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800635a:	d025      	beq.n	80063a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800635c:	f7ff f8d2 	bl	8005504 <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	429a      	cmp	r2, r3
 800636a:	d302      	bcc.n	8006372 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d11a      	bne.n	80063a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	f003 0302 	and.w	r3, r3, #2
 800637c:	2b02      	cmp	r3, #2
 800637e:	d013      	beq.n	80063a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006384:	f043 0220 	orr.w	r2, r3, #32
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2220      	movs	r2, #32
 8006390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2200      	movs	r2, #0
 8006398:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e007      	b.n	80063b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d1c4      	bne.n	8006340 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063cc:	e02f      	b.n	800642e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	68b9      	ldr	r1, [r7, #8]
 80063d2:	68f8      	ldr	r0, [r7, #12]
 80063d4:	f000 f8c4 	bl	8006560 <I2C_IsErrorOccurred>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d001      	beq.n	80063e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e02d      	b.n	800643e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063e2:	f7ff f88f 	bl	8005504 <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	68ba      	ldr	r2, [r7, #8]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d302      	bcc.n	80063f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d11a      	bne.n	800642e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	f003 0320 	and.w	r3, r3, #32
 8006402:	2b20      	cmp	r3, #32
 8006404:	d013      	beq.n	800642e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640a:	f043 0220 	orr.w	r2, r3, #32
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2220      	movs	r2, #32
 8006416:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e007      	b.n	800643e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	f003 0320 	and.w	r3, r3, #32
 8006438:	2b20      	cmp	r3, #32
 800643a:	d1c8      	bne.n	80063ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
	...

08006448 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006454:	2300      	movs	r3, #0
 8006456:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006458:	e071      	b.n	800653e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	68b9      	ldr	r1, [r7, #8]
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 f87e 	bl	8006560 <I2C_IsErrorOccurred>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	699b      	ldr	r3, [r3, #24]
 8006474:	f003 0320 	and.w	r3, r3, #32
 8006478:	2b20      	cmp	r3, #32
 800647a:	d13b      	bne.n	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800647c:	7dfb      	ldrb	r3, [r7, #23]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d138      	bne.n	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	f003 0304 	and.w	r3, r3, #4
 800648c:	2b04      	cmp	r3, #4
 800648e:	d105      	bne.n	800649c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006494:	2b00      	cmp	r3, #0
 8006496:	d001      	beq.n	800649c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	f003 0310 	and.w	r3, r3, #16
 80064a6:	2b10      	cmp	r3, #16
 80064a8:	d121      	bne.n	80064ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	2210      	movs	r2, #16
 80064b0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2204      	movs	r2, #4
 80064b6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2220      	movs	r2, #32
 80064be:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6859      	ldr	r1, [r3, #4]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	4b24      	ldr	r3, [pc, #144]	@ (800655c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80064cc:	400b      	ands	r3, r1
 80064ce:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2220      	movs	r2, #32
 80064d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	75fb      	strb	r3, [r7, #23]
 80064ec:	e002      	b.n	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80064f4:	f7ff f806 	bl	8005504 <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	429a      	cmp	r2, r3
 8006502:	d302      	bcc.n	800650a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d119      	bne.n	800653e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800650a:	7dfb      	ldrb	r3, [r7, #23]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d116      	bne.n	800653e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	f003 0304 	and.w	r3, r3, #4
 800651a:	2b04      	cmp	r3, #4
 800651c:	d00f      	beq.n	800653e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006522:	f043 0220 	orr.w	r2, r3, #32
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2220      	movs	r2, #32
 800652e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	699b      	ldr	r3, [r3, #24]
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b04      	cmp	r3, #4
 800654a:	d002      	beq.n	8006552 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800654c:	7dfb      	ldrb	r3, [r7, #23]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d083      	beq.n	800645a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8006552:	7dfb      	ldrb	r3, [r7, #23]
}
 8006554:	4618      	mov	r0, r3
 8006556:	3718      	adds	r7, #24
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	fe00e800 	.word	0xfe00e800

08006560 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b08a      	sub	sp, #40	@ 0x28
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800656c:	2300      	movs	r3, #0
 800656e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	699b      	ldr	r3, [r3, #24]
 8006578:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800657a:	2300      	movs	r3, #0
 800657c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	f003 0310 	and.w	r3, r3, #16
 8006588:	2b00      	cmp	r3, #0
 800658a:	d068      	beq.n	800665e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2210      	movs	r2, #16
 8006592:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006594:	e049      	b.n	800662a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800659c:	d045      	beq.n	800662a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800659e:	f7fe ffb1 	bl	8005504 <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d302      	bcc.n	80065b4 <I2C_IsErrorOccurred+0x54>
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d13a      	bne.n	800662a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065d6:	d121      	bne.n	800661c <I2C_IsErrorOccurred+0xbc>
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065de:	d01d      	beq.n	800661c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80065e0:	7cfb      	ldrb	r3, [r7, #19]
 80065e2:	2b20      	cmp	r3, #32
 80065e4:	d01a      	beq.n	800661c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685a      	ldr	r2, [r3, #4]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80065f6:	f7fe ff85 	bl	8005504 <HAL_GetTick>
 80065fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065fc:	e00e      	b.n	800661c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80065fe:	f7fe ff81 	bl	8005504 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	2b19      	cmp	r3, #25
 800660a:	d907      	bls.n	800661c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800660c:	6a3b      	ldr	r3, [r7, #32]
 800660e:	f043 0320 	orr.w	r3, r3, #32
 8006612:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800661a:	e006      	b.n	800662a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	f003 0320 	and.w	r3, r3, #32
 8006626:	2b20      	cmp	r3, #32
 8006628:	d1e9      	bne.n	80065fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	f003 0320 	and.w	r3, r3, #32
 8006634:	2b20      	cmp	r3, #32
 8006636:	d003      	beq.n	8006640 <I2C_IsErrorOccurred+0xe0>
 8006638:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800663c:	2b00      	cmp	r3, #0
 800663e:	d0aa      	beq.n	8006596 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006644:	2b00      	cmp	r3, #0
 8006646:	d103      	bne.n	8006650 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2220      	movs	r2, #32
 800664e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	f043 0304 	orr.w	r3, r3, #4
 8006656:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800666c:	2b00      	cmp	r3, #0
 800666e:	d00b      	beq.n	8006688 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	f043 0301 	orr.w	r3, r3, #1
 8006676:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006680:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00b      	beq.n	80066aa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	f043 0308 	orr.w	r3, r3, #8
 8006698:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80066a2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d00b      	beq.n	80066cc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80066b4:	6a3b      	ldr	r3, [r7, #32]
 80066b6:	f043 0302 	orr.w	r3, r3, #2
 80066ba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80066cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d01c      	beq.n	800670e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f7ff fdaf 	bl	8006238 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	6859      	ldr	r1, [r3, #4]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	4b0d      	ldr	r3, [pc, #52]	@ (800671c <I2C_IsErrorOccurred+0x1bc>)
 80066e6:	400b      	ands	r3, r1
 80066e8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066ee:	6a3b      	ldr	r3, [r7, #32]
 80066f0:	431a      	orrs	r2, r3
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2220      	movs	r2, #32
 80066fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800670e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006712:	4618      	mov	r0, r3
 8006714:	3728      	adds	r7, #40	@ 0x28
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	fe00e800 	.word	0xfe00e800

08006720 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	607b      	str	r3, [r7, #4]
 800672a:	460b      	mov	r3, r1
 800672c:	817b      	strh	r3, [r7, #10]
 800672e:	4613      	mov	r3, r2
 8006730:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006732:	897b      	ldrh	r3, [r7, #10]
 8006734:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006738:	7a7b      	ldrb	r3, [r7, #9]
 800673a:	041b      	lsls	r3, r3, #16
 800673c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006740:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006746:	6a3b      	ldr	r3, [r7, #32]
 8006748:	4313      	orrs	r3, r2
 800674a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800674e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	6a3b      	ldr	r3, [r7, #32]
 8006758:	0d5b      	lsrs	r3, r3, #21
 800675a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800675e:	4b08      	ldr	r3, [pc, #32]	@ (8006780 <I2C_TransferConfig+0x60>)
 8006760:	430b      	orrs	r3, r1
 8006762:	43db      	mvns	r3, r3
 8006764:	ea02 0103 	and.w	r1, r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	697a      	ldr	r2, [r7, #20]
 800676e:	430a      	orrs	r2, r1
 8006770:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006772:	bf00      	nop
 8006774:	371c      	adds	r7, #28
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	03ff63ff 	.word	0x03ff63ff

08006784 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b20      	cmp	r3, #32
 8006798:	d138      	bne.n	800680c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d101      	bne.n	80067a8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80067a4:	2302      	movs	r3, #2
 80067a6:	e032      	b.n	800680e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2224      	movs	r2, #36	@ 0x24
 80067b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 0201 	bic.w	r2, r2, #1
 80067c6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067d6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	6819      	ldr	r1, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	683a      	ldr	r2, [r7, #0]
 80067e4:	430a      	orrs	r2, r1
 80067e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f042 0201 	orr.w	r2, r2, #1
 80067f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2220      	movs	r2, #32
 80067fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006808:	2300      	movs	r3, #0
 800680a:	e000      	b.n	800680e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800680c:	2302      	movs	r3, #2
  }
}
 800680e:	4618      	mov	r0, r3
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr

0800681a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800681a:	b480      	push	{r7}
 800681c:	b085      	sub	sp, #20
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
 8006822:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b20      	cmp	r3, #32
 800682e:	d139      	bne.n	80068a4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006836:	2b01      	cmp	r3, #1
 8006838:	d101      	bne.n	800683e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800683a:	2302      	movs	r3, #2
 800683c:	e033      	b.n	80068a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2224      	movs	r2, #36	@ 0x24
 800684a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f022 0201 	bic.w	r2, r2, #1
 800685c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800686c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	021b      	lsls	r3, r3, #8
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	4313      	orrs	r3, r2
 8006876:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0201 	orr.w	r2, r2, #1
 800688e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2220      	movs	r2, #32
 8006894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80068a0:	2300      	movs	r3, #0
 80068a2:	e000      	b.n	80068a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80068a4:	2302      	movs	r3, #2
  }
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3714      	adds	r7, #20
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
	...

080068b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80068b4:	b480      	push	{r7}
 80068b6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80068b8:	4b0d      	ldr	r3, [pc, #52]	@ (80068f0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80068c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068c4:	d102      	bne.n	80068cc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80068c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068ca:	e00b      	b.n	80068e4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80068cc:	4b08      	ldr	r3, [pc, #32]	@ (80068f0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80068ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068da:	d102      	bne.n	80068e2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80068dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80068e0:	e000      	b.n	80068e4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80068e2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	40007000 	.word	0x40007000

080068f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b085      	sub	sp, #20
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d141      	bne.n	8006986 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006902:	4b4b      	ldr	r3, [pc, #300]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800690a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800690e:	d131      	bne.n	8006974 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006910:	4b47      	ldr	r3, [pc, #284]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006916:	4a46      	ldr	r2, [pc, #280]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006918:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800691c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006920:	4b43      	ldr	r3, [pc, #268]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006928:	4a41      	ldr	r2, [pc, #260]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800692a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800692e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006930:	4b40      	ldr	r3, [pc, #256]	@ (8006a34 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2232      	movs	r2, #50	@ 0x32
 8006936:	fb02 f303 	mul.w	r3, r2, r3
 800693a:	4a3f      	ldr	r2, [pc, #252]	@ (8006a38 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800693c:	fba2 2303 	umull	r2, r3, r2, r3
 8006940:	0c9b      	lsrs	r3, r3, #18
 8006942:	3301      	adds	r3, #1
 8006944:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006946:	e002      	b.n	800694e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	3b01      	subs	r3, #1
 800694c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800694e:	4b38      	ldr	r3, [pc, #224]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006956:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800695a:	d102      	bne.n	8006962 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1f2      	bne.n	8006948 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006962:	4b33      	ldr	r3, [pc, #204]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800696a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800696e:	d158      	bne.n	8006a22 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e057      	b.n	8006a24 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006974:	4b2e      	ldr	r3, [pc, #184]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800697a:	4a2d      	ldr	r2, [pc, #180]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800697c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006980:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006984:	e04d      	b.n	8006a22 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800698c:	d141      	bne.n	8006a12 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800698e:	4b28      	ldr	r3, [pc, #160]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006996:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800699a:	d131      	bne.n	8006a00 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800699c:	4b24      	ldr	r3, [pc, #144]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800699e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069a2:	4a23      	ldr	r2, [pc, #140]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80069ac:	4b20      	ldr	r3, [pc, #128]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80069b4:	4a1e      	ldr	r2, [pc, #120]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80069ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80069bc:	4b1d      	ldr	r3, [pc, #116]	@ (8006a34 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2232      	movs	r2, #50	@ 0x32
 80069c2:	fb02 f303 	mul.w	r3, r2, r3
 80069c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006a38 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80069c8:	fba2 2303 	umull	r2, r3, r2, r3
 80069cc:	0c9b      	lsrs	r3, r3, #18
 80069ce:	3301      	adds	r3, #1
 80069d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069d2:	e002      	b.n	80069da <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	3b01      	subs	r3, #1
 80069d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80069da:	4b15      	ldr	r3, [pc, #84]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069e6:	d102      	bne.n	80069ee <HAL_PWREx_ControlVoltageScaling+0xfa>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1f2      	bne.n	80069d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80069ee:	4b10      	ldr	r3, [pc, #64]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069fa:	d112      	bne.n	8006a22 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80069fc:	2303      	movs	r3, #3
 80069fe:	e011      	b.n	8006a24 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a00:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a06:	4a0a      	ldr	r2, [pc, #40]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006a10:	e007      	b.n	8006a22 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a12:	4b07      	ldr	r3, [pc, #28]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a1a:	4a05      	ldr	r2, [pc, #20]	@ (8006a30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a1c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a20:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3714      	adds	r7, #20
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr
 8006a30:	40007000 	.word	0x40007000
 8006a34:	2004003c 	.word	0x2004003c
 8006a38:	431bde83 	.word	0x431bde83

08006a3c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8006a40:	4b05      	ldr	r3, [pc, #20]	@ (8006a58 <HAL_PWREx_EnableVddIO2+0x1c>)
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	4a04      	ldr	r2, [pc, #16]	@ (8006a58 <HAL_PWREx_EnableVddIO2+0x1c>)
 8006a46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a4a:	6053      	str	r3, [r2, #4]
}
 8006a4c:	bf00      	nop
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	40007000 	.word	0x40007000

08006a5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b088      	sub	sp, #32
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d102      	bne.n	8006a70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	f000 bc08 	b.w	8007280 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a70:	4b96      	ldr	r3, [pc, #600]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f003 030c 	and.w	r3, r3, #12
 8006a78:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006a7a:	4b94      	ldr	r3, [pc, #592]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	f003 0303 	and.w	r3, r3, #3
 8006a82:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f000 80e4 	beq.w	8006c5a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d007      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x4c>
 8006a98:	69bb      	ldr	r3, [r7, #24]
 8006a9a:	2b0c      	cmp	r3, #12
 8006a9c:	f040 808b 	bne.w	8006bb6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	f040 8087 	bne.w	8006bb6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006aa8:	4b88      	ldr	r3, [pc, #544]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 0302 	and.w	r3, r3, #2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d005      	beq.n	8006ac0 <HAL_RCC_OscConfig+0x64>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e3df      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1a      	ldr	r2, [r3, #32]
 8006ac4:	4b81      	ldr	r3, [pc, #516]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0308 	and.w	r3, r3, #8
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d004      	beq.n	8006ada <HAL_RCC_OscConfig+0x7e>
 8006ad0:	4b7e      	ldr	r3, [pc, #504]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ad8:	e005      	b.n	8006ae6 <HAL_RCC_OscConfig+0x8a>
 8006ada:	4b7c      	ldr	r3, [pc, #496]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ae0:	091b      	lsrs	r3, r3, #4
 8006ae2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d223      	bcs.n	8006b32 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	4618      	mov	r0, r3
 8006af0:	f000 fdcc 	bl	800768c <RCC_SetFlashLatencyFromMSIRange>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e3c0      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006afe:	4b73      	ldr	r3, [pc, #460]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a72      	ldr	r2, [pc, #456]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b04:	f043 0308 	orr.w	r3, r3, #8
 8006b08:	6013      	str	r3, [r2, #0]
 8006b0a:	4b70      	ldr	r3, [pc, #448]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	496d      	ldr	r1, [pc, #436]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006b1c:	4b6b      	ldr	r3, [pc, #428]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	69db      	ldr	r3, [r3, #28]
 8006b28:	021b      	lsls	r3, r3, #8
 8006b2a:	4968      	ldr	r1, [pc, #416]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	604b      	str	r3, [r1, #4]
 8006b30:	e025      	b.n	8006b7e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006b32:	4b66      	ldr	r3, [pc, #408]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a65      	ldr	r2, [pc, #404]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b38:	f043 0308 	orr.w	r3, r3, #8
 8006b3c:	6013      	str	r3, [r2, #0]
 8006b3e:	4b63      	ldr	r3, [pc, #396]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	4960      	ldr	r1, [pc, #384]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006b50:	4b5e      	ldr	r3, [pc, #376]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	69db      	ldr	r3, [r3, #28]
 8006b5c:	021b      	lsls	r3, r3, #8
 8006b5e:	495b      	ldr	r1, [pc, #364]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d109      	bne.n	8006b7e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f000 fd8c 	bl	800768c <RCC_SetFlashLatencyFromMSIRange>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d001      	beq.n	8006b7e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e380      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006b7e:	f000 fcc1 	bl	8007504 <HAL_RCC_GetSysClockFreq>
 8006b82:	4602      	mov	r2, r0
 8006b84:	4b51      	ldr	r3, [pc, #324]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	091b      	lsrs	r3, r3, #4
 8006b8a:	f003 030f 	and.w	r3, r3, #15
 8006b8e:	4950      	ldr	r1, [pc, #320]	@ (8006cd0 <HAL_RCC_OscConfig+0x274>)
 8006b90:	5ccb      	ldrb	r3, [r1, r3]
 8006b92:	f003 031f 	and.w	r3, r3, #31
 8006b96:	fa22 f303 	lsr.w	r3, r2, r3
 8006b9a:	4a4e      	ldr	r2, [pc, #312]	@ (8006cd4 <HAL_RCC_OscConfig+0x278>)
 8006b9c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8006cd8 <HAL_RCC_OscConfig+0x27c>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7fe fc5e 	bl	8005464 <HAL_InitTick>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006bac:	7bfb      	ldrb	r3, [r7, #15]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d052      	beq.n	8006c58 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006bb2:	7bfb      	ldrb	r3, [r7, #15]
 8006bb4:	e364      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d032      	beq.n	8006c24 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006bbe:	4b43      	ldr	r3, [pc, #268]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a42      	ldr	r2, [pc, #264]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006bc4:	f043 0301 	orr.w	r3, r3, #1
 8006bc8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006bca:	f7fe fc9b 	bl	8005504 <HAL_GetTick>
 8006bce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006bd0:	e008      	b.n	8006be4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006bd2:	f7fe fc97 	bl	8005504 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d901      	bls.n	8006be4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e34d      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006be4:	4b39      	ldr	r3, [pc, #228]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f003 0302 	and.w	r3, r3, #2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d0f0      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006bf0:	4b36      	ldr	r3, [pc, #216]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a35      	ldr	r2, [pc, #212]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006bf6:	f043 0308 	orr.w	r3, r3, #8
 8006bfa:	6013      	str	r3, [r2, #0]
 8006bfc:	4b33      	ldr	r3, [pc, #204]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	4930      	ldr	r1, [pc, #192]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	021b      	lsls	r3, r3, #8
 8006c1c:	492b      	ldr	r1, [pc, #172]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	604b      	str	r3, [r1, #4]
 8006c22:	e01a      	b.n	8006c5a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006c24:	4b29      	ldr	r3, [pc, #164]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a28      	ldr	r2, [pc, #160]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c2a:	f023 0301 	bic.w	r3, r3, #1
 8006c2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006c30:	f7fe fc68 	bl	8005504 <HAL_GetTick>
 8006c34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006c36:	e008      	b.n	8006c4a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006c38:	f7fe fc64 	bl	8005504 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e31a      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006c4a:	4b20      	ldr	r3, [pc, #128]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0302 	and.w	r3, r3, #2
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1f0      	bne.n	8006c38 <HAL_RCC_OscConfig+0x1dc>
 8006c56:	e000      	b.n	8006c5a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006c58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0301 	and.w	r3, r3, #1
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d073      	beq.n	8006d4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	d005      	beq.n	8006c78 <HAL_RCC_OscConfig+0x21c>
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	2b0c      	cmp	r3, #12
 8006c70:	d10e      	bne.n	8006c90 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	2b03      	cmp	r3, #3
 8006c76:	d10b      	bne.n	8006c90 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c78:	4b14      	ldr	r3, [pc, #80]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d063      	beq.n	8006d4c <HAL_RCC_OscConfig+0x2f0>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d15f      	bne.n	8006d4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e2f7      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c98:	d106      	bne.n	8006ca8 <HAL_RCC_OscConfig+0x24c>
 8006c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ca4:	6013      	str	r3, [r2, #0]
 8006ca6:	e025      	b.n	8006cf4 <HAL_RCC_OscConfig+0x298>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006cb0:	d114      	bne.n	8006cdc <HAL_RCC_OscConfig+0x280>
 8006cb2:	4b06      	ldr	r3, [pc, #24]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a05      	ldr	r2, [pc, #20]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	4b03      	ldr	r3, [pc, #12]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a02      	ldr	r2, [pc, #8]	@ (8006ccc <HAL_RCC_OscConfig+0x270>)
 8006cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cc8:	6013      	str	r3, [r2, #0]
 8006cca:	e013      	b.n	8006cf4 <HAL_RCC_OscConfig+0x298>
 8006ccc:	40021000 	.word	0x40021000
 8006cd0:	0800e450 	.word	0x0800e450
 8006cd4:	2004003c 	.word	0x2004003c
 8006cd8:	2004006c 	.word	0x2004006c
 8006cdc:	4ba0      	ldr	r3, [pc, #640]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a9f      	ldr	r2, [pc, #636]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006ce2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ce6:	6013      	str	r3, [r2, #0]
 8006ce8:	4b9d      	ldr	r3, [pc, #628]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a9c      	ldr	r2, [pc, #624]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006cee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d013      	beq.n	8006d24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cfc:	f7fe fc02 	bl	8005504 <HAL_GetTick>
 8006d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d02:	e008      	b.n	8006d16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d04:	f7fe fbfe 	bl	8005504 <HAL_GetTick>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	2b64      	cmp	r3, #100	@ 0x64
 8006d10:	d901      	bls.n	8006d16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e2b4      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006d16:	4b92      	ldr	r3, [pc, #584]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d0f0      	beq.n	8006d04 <HAL_RCC_OscConfig+0x2a8>
 8006d22:	e014      	b.n	8006d4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d24:	f7fe fbee 	bl	8005504 <HAL_GetTick>
 8006d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006d2a:	e008      	b.n	8006d3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d2c:	f7fe fbea 	bl	8005504 <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	2b64      	cmp	r3, #100	@ 0x64
 8006d38:	d901      	bls.n	8006d3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e2a0      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006d3e:	4b88      	ldr	r3, [pc, #544]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1f0      	bne.n	8006d2c <HAL_RCC_OscConfig+0x2d0>
 8006d4a:	e000      	b.n	8006d4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0302 	and.w	r3, r3, #2
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d060      	beq.n	8006e1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006d5a:	69bb      	ldr	r3, [r7, #24]
 8006d5c:	2b04      	cmp	r3, #4
 8006d5e:	d005      	beq.n	8006d6c <HAL_RCC_OscConfig+0x310>
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	2b0c      	cmp	r3, #12
 8006d64:	d119      	bne.n	8006d9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d116      	bne.n	8006d9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d6c:	4b7c      	ldr	r3, [pc, #496]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d005      	beq.n	8006d84 <HAL_RCC_OscConfig+0x328>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e27d      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d84:	4b76      	ldr	r3, [pc, #472]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	691b      	ldr	r3, [r3, #16]
 8006d90:	061b      	lsls	r3, r3, #24
 8006d92:	4973      	ldr	r1, [pc, #460]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d98:	e040      	b.n	8006e1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d023      	beq.n	8006dea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006da2:	4b6f      	ldr	r3, [pc, #444]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a6e      	ldr	r2, [pc, #440]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dae:	f7fe fba9 	bl	8005504 <HAL_GetTick>
 8006db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006db4:	e008      	b.n	8006dc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006db6:	f7fe fba5 	bl	8005504 <HAL_GetTick>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	1ad3      	subs	r3, r2, r3
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d901      	bls.n	8006dc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e25b      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006dc8:	4b65      	ldr	r3, [pc, #404]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d0f0      	beq.n	8006db6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dd4:	4b62      	ldr	r3, [pc, #392]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	061b      	lsls	r3, r3, #24
 8006de2:	495f      	ldr	r1, [pc, #380]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	604b      	str	r3, [r1, #4]
 8006de8:	e018      	b.n	8006e1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006dea:	4b5d      	ldr	r3, [pc, #372]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a5c      	ldr	r2, [pc, #368]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006df6:	f7fe fb85 	bl	8005504 <HAL_GetTick>
 8006dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006dfc:	e008      	b.n	8006e10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dfe:	f7fe fb81 	bl	8005504 <HAL_GetTick>
 8006e02:	4602      	mov	r2, r0
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	1ad3      	subs	r3, r2, r3
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d901      	bls.n	8006e10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006e0c:	2303      	movs	r3, #3
 8006e0e:	e237      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006e10:	4b53      	ldr	r3, [pc, #332]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d1f0      	bne.n	8006dfe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0308 	and.w	r3, r3, #8
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d03c      	beq.n	8006ea2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d01c      	beq.n	8006e6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e30:	4b4b      	ldr	r3, [pc, #300]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e36:	4a4a      	ldr	r2, [pc, #296]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006e38:	f043 0301 	orr.w	r3, r3, #1
 8006e3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e40:	f7fe fb60 	bl	8005504 <HAL_GetTick>
 8006e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e46:	e008      	b.n	8006e5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e48:	f7fe fb5c 	bl	8005504 <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e212      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006e5a:	4b41      	ldr	r3, [pc, #260]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e60:	f003 0302 	and.w	r3, r3, #2
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d0ef      	beq.n	8006e48 <HAL_RCC_OscConfig+0x3ec>
 8006e68:	e01b      	b.n	8006ea2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e70:	4a3b      	ldr	r2, [pc, #236]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006e72:	f023 0301 	bic.w	r3, r3, #1
 8006e76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e7a:	f7fe fb43 	bl	8005504 <HAL_GetTick>
 8006e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e80:	e008      	b.n	8006e94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e82:	f7fe fb3f 	bl	8005504 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d901      	bls.n	8006e94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e1f5      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e94:	4b32      	ldr	r3, [pc, #200]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1ef      	bne.n	8006e82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0304 	and.w	r3, r3, #4
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f000 80a6 	beq.w	8006ffc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d10d      	bne.n	8006edc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ec0:	4b27      	ldr	r3, [pc, #156]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec4:	4a26      	ldr	r2, [pc, #152]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006eca:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ecc:	4b24      	ldr	r3, [pc, #144]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ed4:	60bb      	str	r3, [r7, #8]
 8006ed6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006edc:	4b21      	ldr	r3, [pc, #132]	@ (8006f64 <HAL_RCC_OscConfig+0x508>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d118      	bne.n	8006f1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8006f64 <HAL_RCC_OscConfig+0x508>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a1d      	ldr	r2, [pc, #116]	@ (8006f64 <HAL_RCC_OscConfig+0x508>)
 8006eee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ef2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ef4:	f7fe fb06 	bl	8005504 <HAL_GetTick>
 8006ef8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006efa:	e008      	b.n	8006f0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006efc:	f7fe fb02 	bl	8005504 <HAL_GetTick>
 8006f00:	4602      	mov	r2, r0
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d901      	bls.n	8006f0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	e1b8      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f0e:	4b15      	ldr	r3, [pc, #84]	@ (8006f64 <HAL_RCC_OscConfig+0x508>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0f0      	beq.n	8006efc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d108      	bne.n	8006f34 <HAL_RCC_OscConfig+0x4d8>
 8006f22:	4b0f      	ldr	r3, [pc, #60]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f28:	4a0d      	ldr	r2, [pc, #52]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006f2a:	f043 0301 	orr.w	r3, r3, #1
 8006f2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f32:	e029      	b.n	8006f88 <HAL_RCC_OscConfig+0x52c>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	2b05      	cmp	r3, #5
 8006f3a:	d115      	bne.n	8006f68 <HAL_RCC_OscConfig+0x50c>
 8006f3c:	4b08      	ldr	r3, [pc, #32]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f42:	4a07      	ldr	r2, [pc, #28]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006f44:	f043 0304 	orr.w	r3, r3, #4
 8006f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f4c:	4b04      	ldr	r3, [pc, #16]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f52:	4a03      	ldr	r2, [pc, #12]	@ (8006f60 <HAL_RCC_OscConfig+0x504>)
 8006f54:	f043 0301 	orr.w	r3, r3, #1
 8006f58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f5c:	e014      	b.n	8006f88 <HAL_RCC_OscConfig+0x52c>
 8006f5e:	bf00      	nop
 8006f60:	40021000 	.word	0x40021000
 8006f64:	40007000 	.word	0x40007000
 8006f68:	4b9d      	ldr	r3, [pc, #628]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f6e:	4a9c      	ldr	r2, [pc, #624]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006f70:	f023 0301 	bic.w	r3, r3, #1
 8006f74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006f78:	4b99      	ldr	r3, [pc, #612]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f7e:	4a98      	ldr	r2, [pc, #608]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006f80:	f023 0304 	bic.w	r3, r3, #4
 8006f84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d016      	beq.n	8006fbe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f90:	f7fe fab8 	bl	8005504 <HAL_GetTick>
 8006f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f96:	e00a      	b.n	8006fae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f98:	f7fe fab4 	bl	8005504 <HAL_GetTick>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d901      	bls.n	8006fae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	e168      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006fae:	4b8c      	ldr	r3, [pc, #560]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fb4:	f003 0302 	and.w	r3, r3, #2
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d0ed      	beq.n	8006f98 <HAL_RCC_OscConfig+0x53c>
 8006fbc:	e015      	b.n	8006fea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fbe:	f7fe faa1 	bl	8005504 <HAL_GetTick>
 8006fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006fc4:	e00a      	b.n	8006fdc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fc6:	f7fe fa9d 	bl	8005504 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d901      	bls.n	8006fdc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e151      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006fdc:	4b80      	ldr	r3, [pc, #512]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fe2:	f003 0302 	and.w	r3, r3, #2
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d1ed      	bne.n	8006fc6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fea:	7ffb      	ldrb	r3, [r7, #31]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d105      	bne.n	8006ffc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ff0:	4b7b      	ldr	r3, [pc, #492]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ff4:	4a7a      	ldr	r2, [pc, #488]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8006ff6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ffa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0320 	and.w	r3, r3, #32
 8007004:	2b00      	cmp	r3, #0
 8007006:	d03c      	beq.n	8007082 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700c:	2b00      	cmp	r3, #0
 800700e:	d01c      	beq.n	800704a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007010:	4b73      	ldr	r3, [pc, #460]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007012:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007016:	4a72      	ldr	r2, [pc, #456]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007018:	f043 0301 	orr.w	r3, r3, #1
 800701c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007020:	f7fe fa70 	bl	8005504 <HAL_GetTick>
 8007024:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007026:	e008      	b.n	800703a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007028:	f7fe fa6c 	bl	8005504 <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	2b02      	cmp	r3, #2
 8007034:	d901      	bls.n	800703a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	e122      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800703a:	4b69      	ldr	r3, [pc, #420]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 800703c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d0ef      	beq.n	8007028 <HAL_RCC_OscConfig+0x5cc>
 8007048:	e01b      	b.n	8007082 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800704a:	4b65      	ldr	r3, [pc, #404]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 800704c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007050:	4a63      	ldr	r2, [pc, #396]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007052:	f023 0301 	bic.w	r3, r3, #1
 8007056:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800705a:	f7fe fa53 	bl	8005504 <HAL_GetTick>
 800705e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007060:	e008      	b.n	8007074 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007062:	f7fe fa4f 	bl	8005504 <HAL_GetTick>
 8007066:	4602      	mov	r2, r0
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	2b02      	cmp	r3, #2
 800706e:	d901      	bls.n	8007074 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007070:	2303      	movs	r3, #3
 8007072:	e105      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007074:	4b5a      	ldr	r3, [pc, #360]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007076:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1ef      	bne.n	8007062 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007086:	2b00      	cmp	r3, #0
 8007088:	f000 80f9 	beq.w	800727e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007090:	2b02      	cmp	r3, #2
 8007092:	f040 80cf 	bne.w	8007234 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007096:	4b52      	ldr	r3, [pc, #328]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	f003 0203 	and.w	r2, r3, #3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a6:	429a      	cmp	r2, r3
 80070a8:	d12c      	bne.n	8007104 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b4:	3b01      	subs	r3, #1
 80070b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d123      	bne.n	8007104 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d11b      	bne.n	8007104 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80070d8:	429a      	cmp	r2, r3
 80070da:	d113      	bne.n	8007104 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e6:	085b      	lsrs	r3, r3, #1
 80070e8:	3b01      	subs	r3, #1
 80070ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d109      	bne.n	8007104 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070fa:	085b      	lsrs	r3, r3, #1
 80070fc:	3b01      	subs	r3, #1
 80070fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007100:	429a      	cmp	r2, r3
 8007102:	d071      	beq.n	80071e8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	2b0c      	cmp	r3, #12
 8007108:	d068      	beq.n	80071dc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800710a:	4b35      	ldr	r3, [pc, #212]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d105      	bne.n	8007122 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007116:	4b32      	ldr	r3, [pc, #200]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800711e:	2b00      	cmp	r3, #0
 8007120:	d001      	beq.n	8007126 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e0ac      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007126:	4b2e      	ldr	r3, [pc, #184]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a2d      	ldr	r2, [pc, #180]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 800712c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007130:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007132:	f7fe f9e7 	bl	8005504 <HAL_GetTick>
 8007136:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007138:	e008      	b.n	800714c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800713a:	f7fe f9e3 	bl	8005504 <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	2b02      	cmp	r3, #2
 8007146:	d901      	bls.n	800714c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8007148:	2303      	movs	r3, #3
 800714a:	e099      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800714c:	4b24      	ldr	r3, [pc, #144]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1f0      	bne.n	800713a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007158:	4b21      	ldr	r3, [pc, #132]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 800715a:	68da      	ldr	r2, [r3, #12]
 800715c:	4b21      	ldr	r3, [pc, #132]	@ (80071e4 <HAL_RCC_OscConfig+0x788>)
 800715e:	4013      	ands	r3, r2
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007168:	3a01      	subs	r2, #1
 800716a:	0112      	lsls	r2, r2, #4
 800716c:	4311      	orrs	r1, r2
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007172:	0212      	lsls	r2, r2, #8
 8007174:	4311      	orrs	r1, r2
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800717a:	0852      	lsrs	r2, r2, #1
 800717c:	3a01      	subs	r2, #1
 800717e:	0552      	lsls	r2, r2, #21
 8007180:	4311      	orrs	r1, r2
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007186:	0852      	lsrs	r2, r2, #1
 8007188:	3a01      	subs	r2, #1
 800718a:	0652      	lsls	r2, r2, #25
 800718c:	4311      	orrs	r1, r2
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007192:	06d2      	lsls	r2, r2, #27
 8007194:	430a      	orrs	r2, r1
 8007196:	4912      	ldr	r1, [pc, #72]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 8007198:	4313      	orrs	r3, r2
 800719a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800719c:	4b10      	ldr	r3, [pc, #64]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a0f      	ldr	r2, [pc, #60]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 80071a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80071a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80071a8:	4b0d      	ldr	r3, [pc, #52]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	4a0c      	ldr	r2, [pc, #48]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 80071ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80071b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80071b4:	f7fe f9a6 	bl	8005504 <HAL_GetTick>
 80071b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071ba:	e008      	b.n	80071ce <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071bc:	f7fe f9a2 	bl	8005504 <HAL_GetTick>
 80071c0:	4602      	mov	r2, r0
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	1ad3      	subs	r3, r2, r3
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d901      	bls.n	80071ce <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e058      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071ce:	4b04      	ldr	r3, [pc, #16]	@ (80071e0 <HAL_RCC_OscConfig+0x784>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d0f0      	beq.n	80071bc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80071da:	e050      	b.n	800727e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	e04f      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
 80071e0:	40021000 	.word	0x40021000
 80071e4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071e8:	4b27      	ldr	r3, [pc, #156]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d144      	bne.n	800727e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80071f4:	4b24      	ldr	r3, [pc, #144]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a23      	ldr	r2, [pc, #140]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 80071fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80071fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007200:	4b21      	ldr	r3, [pc, #132]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	4a20      	ldr	r2, [pc, #128]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 8007206:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800720a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800720c:	f7fe f97a 	bl	8005504 <HAL_GetTick>
 8007210:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007212:	e008      	b.n	8007226 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007214:	f7fe f976 	bl	8005504 <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	2b02      	cmp	r3, #2
 8007220:	d901      	bls.n	8007226 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e02c      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007226:	4b18      	ldr	r3, [pc, #96]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d0f0      	beq.n	8007214 <HAL_RCC_OscConfig+0x7b8>
 8007232:	e024      	b.n	800727e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	2b0c      	cmp	r3, #12
 8007238:	d01f      	beq.n	800727a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800723a:	4b13      	ldr	r3, [pc, #76]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a12      	ldr	r2, [pc, #72]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 8007240:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007244:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007246:	f7fe f95d 	bl	8005504 <HAL_GetTick>
 800724a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800724e:	f7fe f959 	bl	8005504 <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e00f      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007260:	4b09      	ldr	r3, [pc, #36]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1f0      	bne.n	800724e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800726c:	4b06      	ldr	r3, [pc, #24]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 800726e:	68da      	ldr	r2, [r3, #12]
 8007270:	4905      	ldr	r1, [pc, #20]	@ (8007288 <HAL_RCC_OscConfig+0x82c>)
 8007272:	4b06      	ldr	r3, [pc, #24]	@ (800728c <HAL_RCC_OscConfig+0x830>)
 8007274:	4013      	ands	r3, r2
 8007276:	60cb      	str	r3, [r1, #12]
 8007278:	e001      	b.n	800727e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e000      	b.n	8007280 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800727e:	2300      	movs	r3, #0
}
 8007280:	4618      	mov	r0, r3
 8007282:	3720      	adds	r7, #32
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	40021000 	.word	0x40021000
 800728c:	feeefffc 	.word	0xfeeefffc

08007290 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800729a:	2300      	movs	r3, #0
 800729c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d101      	bne.n	80072a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e11d      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80072a8:	4b90      	ldr	r3, [pc, #576]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 030f 	and.w	r3, r3, #15
 80072b0:	683a      	ldr	r2, [r7, #0]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d910      	bls.n	80072d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072b6:	4b8d      	ldr	r3, [pc, #564]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f023 020f 	bic.w	r2, r3, #15
 80072be:	498b      	ldr	r1, [pc, #556]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80072c6:	4b89      	ldr	r3, [pc, #548]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 030f 	and.w	r3, r3, #15
 80072ce:	683a      	ldr	r2, [r7, #0]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d001      	beq.n	80072d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e105      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0302 	and.w	r3, r3, #2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d010      	beq.n	8007306 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	689a      	ldr	r2, [r3, #8]
 80072e8:	4b81      	ldr	r3, [pc, #516]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d908      	bls.n	8007306 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072f4:	4b7e      	ldr	r3, [pc, #504]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	497b      	ldr	r1, [pc, #492]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007302:	4313      	orrs	r3, r2
 8007304:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d079      	beq.n	8007406 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	2b03      	cmp	r3, #3
 8007318:	d11e      	bne.n	8007358 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800731a:	4b75      	ldr	r3, [pc, #468]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e0dc      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800732a:	f000 fa09 	bl	8007740 <RCC_GetSysClockFreqFromPLLSource>
 800732e:	4603      	mov	r3, r0
 8007330:	4a70      	ldr	r2, [pc, #448]	@ (80074f4 <HAL_RCC_ClockConfig+0x264>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d946      	bls.n	80073c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007336:	4b6e      	ldr	r3, [pc, #440]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d140      	bne.n	80073c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007342:	4b6b      	ldr	r3, [pc, #428]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800734a:	4a69      	ldr	r2, [pc, #420]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 800734c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007350:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007352:	2380      	movs	r3, #128	@ 0x80
 8007354:	617b      	str	r3, [r7, #20]
 8007356:	e035      	b.n	80073c4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	2b02      	cmp	r3, #2
 800735e:	d107      	bne.n	8007370 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007360:	4b63      	ldr	r3, [pc, #396]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d115      	bne.n	8007398 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e0b9      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d107      	bne.n	8007388 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007378:	4b5d      	ldr	r3, [pc, #372]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f003 0302 	and.w	r3, r3, #2
 8007380:	2b00      	cmp	r3, #0
 8007382:	d109      	bne.n	8007398 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e0ad      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007388:	4b59      	ldr	r3, [pc, #356]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	e0a5      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8007398:	f000 f8b4 	bl	8007504 <HAL_RCC_GetSysClockFreq>
 800739c:	4603      	mov	r3, r0
 800739e:	4a55      	ldr	r2, [pc, #340]	@ (80074f4 <HAL_RCC_ClockConfig+0x264>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d90f      	bls.n	80073c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80073a4:	4b52      	ldr	r3, [pc, #328]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d109      	bne.n	80073c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80073b0:	4b4f      	ldr	r3, [pc, #316]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80073b8:	4a4d      	ldr	r2, [pc, #308]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80073ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073be:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80073c0:	2380      	movs	r3, #128	@ 0x80
 80073c2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80073c4:	4b4a      	ldr	r3, [pc, #296]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f023 0203 	bic.w	r2, r3, #3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	4947      	ldr	r1, [pc, #284]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80073d2:	4313      	orrs	r3, r2
 80073d4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073d6:	f7fe f895 	bl	8005504 <HAL_GetTick>
 80073da:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073dc:	e00a      	b.n	80073f4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073de:	f7fe f891 	bl	8005504 <HAL_GetTick>
 80073e2:	4602      	mov	r2, r0
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d901      	bls.n	80073f4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e077      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073f4:	4b3e      	ldr	r3, [pc, #248]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f003 020c 	and.w	r2, r3, #12
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	429a      	cmp	r2, r3
 8007404:	d1eb      	bne.n	80073de <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	2b80      	cmp	r3, #128	@ 0x80
 800740a:	d105      	bne.n	8007418 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800740c:	4b38      	ldr	r3, [pc, #224]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	4a37      	ldr	r2, [pc, #220]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007412:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007416:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 0302 	and.w	r3, r3, #2
 8007420:	2b00      	cmp	r3, #0
 8007422:	d010      	beq.n	8007446 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	689a      	ldr	r2, [r3, #8]
 8007428:	4b31      	ldr	r3, [pc, #196]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007430:	429a      	cmp	r2, r3
 8007432:	d208      	bcs.n	8007446 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007434:	4b2e      	ldr	r3, [pc, #184]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	492b      	ldr	r1, [pc, #172]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007442:	4313      	orrs	r3, r2
 8007444:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007446:	4b29      	ldr	r3, [pc, #164]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 030f 	and.w	r3, r3, #15
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	429a      	cmp	r2, r3
 8007452:	d210      	bcs.n	8007476 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007454:	4b25      	ldr	r3, [pc, #148]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f023 020f 	bic.w	r2, r3, #15
 800745c:	4923      	ldr	r1, [pc, #140]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	4313      	orrs	r3, r2
 8007462:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007464:	4b21      	ldr	r3, [pc, #132]	@ (80074ec <HAL_RCC_ClockConfig+0x25c>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f003 030f 	and.w	r3, r3, #15
 800746c:	683a      	ldr	r2, [r7, #0]
 800746e:	429a      	cmp	r2, r3
 8007470:	d001      	beq.n	8007476 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e036      	b.n	80074e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0304 	and.w	r3, r3, #4
 800747e:	2b00      	cmp	r3, #0
 8007480:	d008      	beq.n	8007494 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007482:	4b1b      	ldr	r3, [pc, #108]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	4918      	ldr	r1, [pc, #96]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 8007490:	4313      	orrs	r3, r2
 8007492:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0308 	and.w	r3, r3, #8
 800749c:	2b00      	cmp	r3, #0
 800749e:	d009      	beq.n	80074b4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80074a0:	4b13      	ldr	r3, [pc, #76]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	00db      	lsls	r3, r3, #3
 80074ae:	4910      	ldr	r1, [pc, #64]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80074b4:	f000 f826 	bl	8007504 <HAL_RCC_GetSysClockFreq>
 80074b8:	4602      	mov	r2, r0
 80074ba:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <HAL_RCC_ClockConfig+0x260>)
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	091b      	lsrs	r3, r3, #4
 80074c0:	f003 030f 	and.w	r3, r3, #15
 80074c4:	490c      	ldr	r1, [pc, #48]	@ (80074f8 <HAL_RCC_ClockConfig+0x268>)
 80074c6:	5ccb      	ldrb	r3, [r1, r3]
 80074c8:	f003 031f 	and.w	r3, r3, #31
 80074cc:	fa22 f303 	lsr.w	r3, r2, r3
 80074d0:	4a0a      	ldr	r2, [pc, #40]	@ (80074fc <HAL_RCC_ClockConfig+0x26c>)
 80074d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80074d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007500 <HAL_RCC_ClockConfig+0x270>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4618      	mov	r0, r3
 80074da:	f7fd ffc3 	bl	8005464 <HAL_InitTick>
 80074de:	4603      	mov	r3, r0
 80074e0:	73fb      	strb	r3, [r7, #15]

  return status;
 80074e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3718      	adds	r7, #24
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	40022000 	.word	0x40022000
 80074f0:	40021000 	.word	0x40021000
 80074f4:	04c4b400 	.word	0x04c4b400
 80074f8:	0800e450 	.word	0x0800e450
 80074fc:	2004003c 	.word	0x2004003c
 8007500:	2004006c 	.word	0x2004006c

08007504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007504:	b480      	push	{r7}
 8007506:	b089      	sub	sp, #36	@ 0x24
 8007508:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800750a:	2300      	movs	r3, #0
 800750c:	61fb      	str	r3, [r7, #28]
 800750e:	2300      	movs	r3, #0
 8007510:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007512:	4b3e      	ldr	r3, [pc, #248]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f003 030c 	and.w	r3, r3, #12
 800751a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800751c:	4b3b      	ldr	r3, [pc, #236]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	f003 0303 	and.w	r3, r3, #3
 8007524:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d005      	beq.n	8007538 <HAL_RCC_GetSysClockFreq+0x34>
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	2b0c      	cmp	r3, #12
 8007530:	d121      	bne.n	8007576 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d11e      	bne.n	8007576 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007538:	4b34      	ldr	r3, [pc, #208]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 0308 	and.w	r3, r3, #8
 8007540:	2b00      	cmp	r3, #0
 8007542:	d107      	bne.n	8007554 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007544:	4b31      	ldr	r3, [pc, #196]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 8007546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800754a:	0a1b      	lsrs	r3, r3, #8
 800754c:	f003 030f 	and.w	r3, r3, #15
 8007550:	61fb      	str	r3, [r7, #28]
 8007552:	e005      	b.n	8007560 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007554:	4b2d      	ldr	r3, [pc, #180]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	091b      	lsrs	r3, r3, #4
 800755a:	f003 030f 	and.w	r3, r3, #15
 800755e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007560:	4a2b      	ldr	r2, [pc, #172]	@ (8007610 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007568:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d10d      	bne.n	800758c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007574:	e00a      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	2b04      	cmp	r3, #4
 800757a:	d102      	bne.n	8007582 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800757c:	4b25      	ldr	r3, [pc, #148]	@ (8007614 <HAL_RCC_GetSysClockFreq+0x110>)
 800757e:	61bb      	str	r3, [r7, #24]
 8007580:	e004      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	2b08      	cmp	r3, #8
 8007586:	d101      	bne.n	800758c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007588:	4b23      	ldr	r3, [pc, #140]	@ (8007618 <HAL_RCC_GetSysClockFreq+0x114>)
 800758a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	2b0c      	cmp	r3, #12
 8007590:	d134      	bne.n	80075fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007592:	4b1e      	ldr	r3, [pc, #120]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f003 0303 	and.w	r3, r3, #3
 800759a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2b02      	cmp	r3, #2
 80075a0:	d003      	beq.n	80075aa <HAL_RCC_GetSysClockFreq+0xa6>
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d003      	beq.n	80075b0 <HAL_RCC_GetSysClockFreq+0xac>
 80075a8:	e005      	b.n	80075b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80075aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007614 <HAL_RCC_GetSysClockFreq+0x110>)
 80075ac:	617b      	str	r3, [r7, #20]
      break;
 80075ae:	e005      	b.n	80075bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80075b0:	4b19      	ldr	r3, [pc, #100]	@ (8007618 <HAL_RCC_GetSysClockFreq+0x114>)
 80075b2:	617b      	str	r3, [r7, #20]
      break;
 80075b4:	e002      	b.n	80075bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	617b      	str	r3, [r7, #20]
      break;
 80075ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80075bc:	4b13      	ldr	r3, [pc, #76]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	091b      	lsrs	r3, r3, #4
 80075c2:	f003 030f 	and.w	r3, r3, #15
 80075c6:	3301      	adds	r3, #1
 80075c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80075ca:	4b10      	ldr	r3, [pc, #64]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	0a1b      	lsrs	r3, r3, #8
 80075d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075d4:	697a      	ldr	r2, [r7, #20]
 80075d6:	fb03 f202 	mul.w	r2, r3, r2
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80075e2:	4b0a      	ldr	r3, [pc, #40]	@ (800760c <HAL_RCC_GetSysClockFreq+0x108>)
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	0e5b      	lsrs	r3, r3, #25
 80075e8:	f003 0303 	and.w	r3, r3, #3
 80075ec:	3301      	adds	r3, #1
 80075ee:	005b      	lsls	r3, r3, #1
 80075f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80075fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80075fc:	69bb      	ldr	r3, [r7, #24]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3724      	adds	r7, #36	@ 0x24
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	40021000 	.word	0x40021000
 8007610:	0800e468 	.word	0x0800e468
 8007614:	00f42400 	.word	0x00f42400
 8007618:	007a1200 	.word	0x007a1200

0800761c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800761c:	b480      	push	{r7}
 800761e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007620:	4b03      	ldr	r3, [pc, #12]	@ (8007630 <HAL_RCC_GetHCLKFreq+0x14>)
 8007622:	681b      	ldr	r3, [r3, #0]
}
 8007624:	4618      	mov	r0, r3
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	2004003c 	.word	0x2004003c

08007634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007638:	f7ff fff0 	bl	800761c <HAL_RCC_GetHCLKFreq>
 800763c:	4602      	mov	r2, r0
 800763e:	4b06      	ldr	r3, [pc, #24]	@ (8007658 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	0a1b      	lsrs	r3, r3, #8
 8007644:	f003 0307 	and.w	r3, r3, #7
 8007648:	4904      	ldr	r1, [pc, #16]	@ (800765c <HAL_RCC_GetPCLK1Freq+0x28>)
 800764a:	5ccb      	ldrb	r3, [r1, r3]
 800764c:	f003 031f 	and.w	r3, r3, #31
 8007650:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007654:	4618      	mov	r0, r3
 8007656:	bd80      	pop	{r7, pc}
 8007658:	40021000 	.word	0x40021000
 800765c:	0800e460 	.word	0x0800e460

08007660 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007664:	f7ff ffda 	bl	800761c <HAL_RCC_GetHCLKFreq>
 8007668:	4602      	mov	r2, r0
 800766a:	4b06      	ldr	r3, [pc, #24]	@ (8007684 <HAL_RCC_GetPCLK2Freq+0x24>)
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	0adb      	lsrs	r3, r3, #11
 8007670:	f003 0307 	and.w	r3, r3, #7
 8007674:	4904      	ldr	r1, [pc, #16]	@ (8007688 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007676:	5ccb      	ldrb	r3, [r1, r3]
 8007678:	f003 031f 	and.w	r3, r3, #31
 800767c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007680:	4618      	mov	r0, r3
 8007682:	bd80      	pop	{r7, pc}
 8007684:	40021000 	.word	0x40021000
 8007688:	0800e460 	.word	0x0800e460

0800768c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b086      	sub	sp, #24
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007694:	2300      	movs	r3, #0
 8007696:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007698:	4b27      	ldr	r3, [pc, #156]	@ (8007738 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800769a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800769c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80076a4:	f7ff f906 	bl	80068b4 <HAL_PWREx_GetVoltageRange>
 80076a8:	6178      	str	r0, [r7, #20]
 80076aa:	e014      	b.n	80076d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80076ac:	4b22      	ldr	r3, [pc, #136]	@ (8007738 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80076ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076b0:	4a21      	ldr	r2, [pc, #132]	@ (8007738 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80076b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80076b8:	4b1f      	ldr	r3, [pc, #124]	@ (8007738 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80076ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076c0:	60fb      	str	r3, [r7, #12]
 80076c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80076c4:	f7ff f8f6 	bl	80068b4 <HAL_PWREx_GetVoltageRange>
 80076c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80076ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007738 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80076cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ce:	4a1a      	ldr	r2, [pc, #104]	@ (8007738 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80076d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076dc:	d10b      	bne.n	80076f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2b80      	cmp	r3, #128	@ 0x80
 80076e2:	d913      	bls.n	800770c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2ba0      	cmp	r3, #160	@ 0xa0
 80076e8:	d902      	bls.n	80076f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80076ea:	2302      	movs	r3, #2
 80076ec:	613b      	str	r3, [r7, #16]
 80076ee:	e00d      	b.n	800770c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80076f0:	2301      	movs	r3, #1
 80076f2:	613b      	str	r3, [r7, #16]
 80076f4:	e00a      	b.n	800770c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80076fa:	d902      	bls.n	8007702 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80076fc:	2302      	movs	r3, #2
 80076fe:	613b      	str	r3, [r7, #16]
 8007700:	e004      	b.n	800770c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b70      	cmp	r3, #112	@ 0x70
 8007706:	d101      	bne.n	800770c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007708:	2301      	movs	r3, #1
 800770a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800770c:	4b0b      	ldr	r3, [pc, #44]	@ (800773c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f023 020f 	bic.w	r2, r3, #15
 8007714:	4909      	ldr	r1, [pc, #36]	@ (800773c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	4313      	orrs	r3, r2
 800771a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800771c:	4b07      	ldr	r3, [pc, #28]	@ (800773c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 030f 	and.w	r3, r3, #15
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	429a      	cmp	r2, r3
 8007728:	d001      	beq.n	800772e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e000      	b.n	8007730 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	3718      	adds	r7, #24
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}
 8007738:	40021000 	.word	0x40021000
 800773c:	40022000 	.word	0x40022000

08007740 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007740:	b480      	push	{r7}
 8007742:	b087      	sub	sp, #28
 8007744:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007746:	4b2d      	ldr	r3, [pc, #180]	@ (80077fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	f003 0303 	and.w	r3, r3, #3
 800774e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2b03      	cmp	r3, #3
 8007754:	d00b      	beq.n	800776e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2b03      	cmp	r3, #3
 800775a:	d825      	bhi.n	80077a8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2b01      	cmp	r3, #1
 8007760:	d008      	beq.n	8007774 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2b02      	cmp	r3, #2
 8007766:	d11f      	bne.n	80077a8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8007768:	4b25      	ldr	r3, [pc, #148]	@ (8007800 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800776a:	613b      	str	r3, [r7, #16]
    break;
 800776c:	e01f      	b.n	80077ae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800776e:	4b25      	ldr	r3, [pc, #148]	@ (8007804 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8007770:	613b      	str	r3, [r7, #16]
    break;
 8007772:	e01c      	b.n	80077ae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007774:	4b21      	ldr	r3, [pc, #132]	@ (80077fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 0308 	and.w	r3, r3, #8
 800777c:	2b00      	cmp	r3, #0
 800777e:	d107      	bne.n	8007790 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007780:	4b1e      	ldr	r3, [pc, #120]	@ (80077fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007782:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007786:	0a1b      	lsrs	r3, r3, #8
 8007788:	f003 030f 	and.w	r3, r3, #15
 800778c:	617b      	str	r3, [r7, #20]
 800778e:	e005      	b.n	800779c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007790:	4b1a      	ldr	r3, [pc, #104]	@ (80077fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	091b      	lsrs	r3, r3, #4
 8007796:	f003 030f 	and.w	r3, r3, #15
 800779a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800779c:	4a1a      	ldr	r2, [pc, #104]	@ (8007808 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077a4:	613b      	str	r3, [r7, #16]
    break;
 80077a6:	e002      	b.n	80077ae <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80077a8:	2300      	movs	r3, #0
 80077aa:	613b      	str	r3, [r7, #16]
    break;
 80077ac:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80077ae:	4b13      	ldr	r3, [pc, #76]	@ (80077fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	091b      	lsrs	r3, r3, #4
 80077b4:	f003 030f 	and.w	r3, r3, #15
 80077b8:	3301      	adds	r3, #1
 80077ba:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80077bc:	4b0f      	ldr	r3, [pc, #60]	@ (80077fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	0a1b      	lsrs	r3, r3, #8
 80077c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	fb03 f202 	mul.w	r2, r3, r2
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80077d2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80077d4:	4b09      	ldr	r3, [pc, #36]	@ (80077fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	0e5b      	lsrs	r3, r3, #25
 80077da:	f003 0303 	and.w	r3, r3, #3
 80077de:	3301      	adds	r3, #1
 80077e0:	005b      	lsls	r3, r3, #1
 80077e2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80077e4:	693a      	ldr	r2, [r7, #16]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ec:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80077ee:	683b      	ldr	r3, [r7, #0]
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	371c      	adds	r7, #28
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr
 80077fc:	40021000 	.word	0x40021000
 8007800:	00f42400 	.word	0x00f42400
 8007804:	007a1200 	.word	0x007a1200
 8007808:	0800e468 	.word	0x0800e468

0800780c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007814:	2300      	movs	r3, #0
 8007816:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007818:	2300      	movs	r3, #0
 800781a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007824:	2b00      	cmp	r3, #0
 8007826:	d040      	beq.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800782c:	2b80      	cmp	r3, #128	@ 0x80
 800782e:	d02a      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007830:	2b80      	cmp	r3, #128	@ 0x80
 8007832:	d825      	bhi.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007834:	2b60      	cmp	r3, #96	@ 0x60
 8007836:	d026      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007838:	2b60      	cmp	r3, #96	@ 0x60
 800783a:	d821      	bhi.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800783c:	2b40      	cmp	r3, #64	@ 0x40
 800783e:	d006      	beq.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8007840:	2b40      	cmp	r3, #64	@ 0x40
 8007842:	d81d      	bhi.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007844:	2b00      	cmp	r3, #0
 8007846:	d009      	beq.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8007848:	2b20      	cmp	r3, #32
 800784a:	d010      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800784c:	e018      	b.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800784e:	4b89      	ldr	r3, [pc, #548]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	4a88      	ldr	r2, [pc, #544]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007858:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800785a:	e015      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	3304      	adds	r3, #4
 8007860:	2100      	movs	r1, #0
 8007862:	4618      	mov	r0, r3
 8007864:	f000 fb02 	bl	8007e6c <RCCEx_PLLSAI1_Config>
 8007868:	4603      	mov	r3, r0
 800786a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800786c:	e00c      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	3320      	adds	r3, #32
 8007872:	2100      	movs	r1, #0
 8007874:	4618      	mov	r0, r3
 8007876:	f000 fbed 	bl	8008054 <RCCEx_PLLSAI2_Config>
 800787a:	4603      	mov	r3, r0
 800787c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800787e:	e003      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	74fb      	strb	r3, [r7, #19]
      break;
 8007884:	e000      	b.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8007886:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007888:	7cfb      	ldrb	r3, [r7, #19]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d10b      	bne.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800788e:	4b79      	ldr	r3, [pc, #484]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007890:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007894:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800789c:	4975      	ldr	r1, [pc, #468]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800789e:	4313      	orrs	r3, r2
 80078a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80078a4:	e001      	b.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078a6:	7cfb      	ldrb	r3, [r7, #19]
 80078a8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d047      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078be:	d030      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80078c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078c4:	d82a      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80078c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078ca:	d02a      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80078cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078d0:	d824      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80078d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078d6:	d008      	beq.n	80078ea <HAL_RCCEx_PeriphCLKConfig+0xde>
 80078d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078dc:	d81e      	bhi.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00a      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80078e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078e6:	d010      	beq.n	800790a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80078e8:	e018      	b.n	800791c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80078ea:	4b62      	ldr	r3, [pc, #392]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	4a61      	ldr	r2, [pc, #388]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078f4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80078f6:	e015      	b.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	3304      	adds	r3, #4
 80078fc:	2100      	movs	r1, #0
 80078fe:	4618      	mov	r0, r3
 8007900:	f000 fab4 	bl	8007e6c <RCCEx_PLLSAI1_Config>
 8007904:	4603      	mov	r3, r0
 8007906:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007908:	e00c      	b.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	3320      	adds	r3, #32
 800790e:	2100      	movs	r1, #0
 8007910:	4618      	mov	r0, r3
 8007912:	f000 fb9f 	bl	8008054 <RCCEx_PLLSAI2_Config>
 8007916:	4603      	mov	r3, r0
 8007918:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800791a:	e003      	b.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	74fb      	strb	r3, [r7, #19]
      break;
 8007920:	e000      	b.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8007922:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007924:	7cfb      	ldrb	r3, [r7, #19]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10b      	bne.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800792a:	4b52      	ldr	r3, [pc, #328]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800792c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007930:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007938:	494e      	ldr	r1, [pc, #312]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800793a:	4313      	orrs	r3, r2
 800793c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8007940:	e001      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007942:	7cfb      	ldrb	r3, [r7, #19]
 8007944:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800794e:	2b00      	cmp	r3, #0
 8007950:	f000 809f 	beq.w	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007954:	2300      	movs	r3, #0
 8007956:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007958:	4b46      	ldr	r3, [pc, #280]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800795a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800795c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d101      	bne.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8007964:	2301      	movs	r3, #1
 8007966:	e000      	b.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007968:	2300      	movs	r3, #0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00d      	beq.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800796e:	4b41      	ldr	r3, [pc, #260]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007972:	4a40      	ldr	r2, [pc, #256]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007978:	6593      	str	r3, [r2, #88]	@ 0x58
 800797a:	4b3e      	ldr	r3, [pc, #248]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800797c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800797e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007982:	60bb      	str	r3, [r7, #8]
 8007984:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007986:	2301      	movs	r3, #1
 8007988:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800798a:	4b3b      	ldr	r3, [pc, #236]	@ (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a3a      	ldr	r2, [pc, #232]	@ (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007990:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007994:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007996:	f7fd fdb5 	bl	8005504 <HAL_GetTick>
 800799a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800799c:	e009      	b.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800799e:	f7fd fdb1 	bl	8005504 <HAL_GetTick>
 80079a2:	4602      	mov	r2, r0
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	1ad3      	subs	r3, r2, r3
 80079a8:	2b02      	cmp	r3, #2
 80079aa:	d902      	bls.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80079ac:	2303      	movs	r3, #3
 80079ae:	74fb      	strb	r3, [r7, #19]
        break;
 80079b0:	e005      	b.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80079b2:	4b31      	ldr	r3, [pc, #196]	@ (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d0ef      	beq.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80079be:	7cfb      	ldrb	r3, [r7, #19]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d15b      	bne.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80079c4:	4b2b      	ldr	r3, [pc, #172]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079ce:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d01f      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079dc:	697a      	ldr	r2, [r7, #20]
 80079de:	429a      	cmp	r2, r3
 80079e0:	d019      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80079e2:	4b24      	ldr	r3, [pc, #144]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079ec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80079ee:	4b21      	ldr	r3, [pc, #132]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80079f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80079fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a04:	4a1b      	ldr	r2, [pc, #108]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007a0e:	4a19      	ldr	r2, [pc, #100]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d016      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a20:	f7fd fd70 	bl	8005504 <HAL_GetTick>
 8007a24:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a26:	e00b      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a28:	f7fd fd6c 	bl	8005504 <HAL_GetTick>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d902      	bls.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8007a3a:	2303      	movs	r3, #3
 8007a3c:	74fb      	strb	r3, [r7, #19]
            break;
 8007a3e:	e006      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a40:	4b0c      	ldr	r3, [pc, #48]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a46:	f003 0302 	and.w	r3, r3, #2
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d0ec      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8007a4e:	7cfb      	ldrb	r3, [r7, #19]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10c      	bne.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a54:	4b07      	ldr	r3, [pc, #28]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a5a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a64:	4903      	ldr	r1, [pc, #12]	@ (8007a74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007a6c:	e008      	b.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007a6e:	7cfb      	ldrb	r3, [r7, #19]
 8007a70:	74bb      	strb	r3, [r7, #18]
 8007a72:	e005      	b.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8007a74:	40021000 	.word	0x40021000
 8007a78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a7c:	7cfb      	ldrb	r3, [r7, #19]
 8007a7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007a80:	7c7b      	ldrb	r3, [r7, #17]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d105      	bne.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a86:	4ba0      	ldr	r3, [pc, #640]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a8a:	4a9f      	ldr	r2, [pc, #636]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a90:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00a      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007a9e:	4b9a      	ldr	r3, [pc, #616]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aa4:	f023 0203 	bic.w	r2, r3, #3
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007aac:	4996      	ldr	r1, [pc, #600]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 0302 	and.w	r3, r3, #2
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00a      	beq.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007ac0:	4b91      	ldr	r3, [pc, #580]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ac6:	f023 020c 	bic.w	r2, r3, #12
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ace:	498e      	ldr	r1, [pc, #568]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0304 	and.w	r3, r3, #4
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00a      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007ae2:	4b89      	ldr	r3, [pc, #548]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ae8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007af0:	4985      	ldr	r1, [pc, #532]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 0308 	and.w	r3, r3, #8
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00a      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007b04:	4b80      	ldr	r3, [pc, #512]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b0a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b12:	497d      	ldr	r1, [pc, #500]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b14:	4313      	orrs	r3, r2
 8007b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0310 	and.w	r3, r3, #16
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00a      	beq.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007b26:	4b78      	ldr	r3, [pc, #480]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b34:	4974      	ldr	r1, [pc, #464]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b36:	4313      	orrs	r3, r2
 8007b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f003 0320 	and.w	r3, r3, #32
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00a      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b48:	4b6f      	ldr	r3, [pc, #444]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b4e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b56:	496c      	ldr	r1, [pc, #432]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00a      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007b6a:	4b67      	ldr	r3, [pc, #412]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b70:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b78:	4963      	ldr	r1, [pc, #396]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00a      	beq.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007b8c:	4b5e      	ldr	r3, [pc, #376]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b9a:	495b      	ldr	r1, [pc, #364]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d00a      	beq.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007bae:	4b56      	ldr	r3, [pc, #344]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bb4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bbc:	4952      	ldr	r1, [pc, #328]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d00a      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007bd0:	4b4d      	ldr	r3, [pc, #308]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bd6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bde:	494a      	ldr	r1, [pc, #296]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007be0:	4313      	orrs	r3, r2
 8007be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00a      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007bf2:	4b45      	ldr	r3, [pc, #276]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bf8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c00:	4941      	ldr	r1, [pc, #260]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c02:	4313      	orrs	r3, r2
 8007c04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00a      	beq.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007c14:	4b3c      	ldr	r3, [pc, #240]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c1a:	f023 0203 	bic.w	r2, r3, #3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c22:	4939      	ldr	r1, [pc, #228]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d028      	beq.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c36:	4b34      	ldr	r3, [pc, #208]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c3c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c44:	4930      	ldr	r1, [pc, #192]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c46:	4313      	orrs	r3, r2
 8007c48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c54:	d106      	bne.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c56:	4b2c      	ldr	r3, [pc, #176]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	4a2b      	ldr	r2, [pc, #172]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c60:	60d3      	str	r3, [r2, #12]
 8007c62:	e011      	b.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c6c:	d10c      	bne.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	3304      	adds	r3, #4
 8007c72:	2101      	movs	r1, #1
 8007c74:	4618      	mov	r0, r3
 8007c76:	f000 f8f9 	bl	8007e6c <RCCEx_PLLSAI1_Config>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007c7e:	7cfb      	ldrb	r3, [r7, #19]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d001      	beq.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007c84:	7cfb      	ldrb	r3, [r7, #19]
 8007c86:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d04d      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007c98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c9c:	d108      	bne.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ca0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ca4:	4a18      	ldr	r2, [pc, #96]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ca6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007caa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007cae:	e012      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007cb0:	4b15      	ldr	r3, [pc, #84]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cb6:	4a14      	ldr	r2, [pc, #80]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cb8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cbc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007cc0:	4b11      	ldr	r3, [pc, #68]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cc6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007cce:	490e      	ldr	r1, [pc, #56]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007cda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cde:	d106      	bne.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ce0:	4b09      	ldr	r3, [pc, #36]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	4a08      	ldr	r2, [pc, #32]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ce6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cea:	60d3      	str	r3, [r2, #12]
 8007cec:	e020      	b.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007cf2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cf6:	d109      	bne.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007cf8:	4b03      	ldr	r3, [pc, #12]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	4a02      	ldr	r2, [pc, #8]	@ (8007d08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007cfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d02:	60d3      	str	r3, [r2, #12]
 8007d04:	e014      	b.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007d06:	bf00      	nop
 8007d08:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d14:	d10c      	bne.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	3304      	adds	r3, #4
 8007d1a:	2101      	movs	r1, #1
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f000 f8a5 	bl	8007e6c <RCCEx_PLLSAI1_Config>
 8007d22:	4603      	mov	r3, r0
 8007d24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007d26:	7cfb      	ldrb	r3, [r7, #19]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d001      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007d2c:	7cfb      	ldrb	r3, [r7, #19]
 8007d2e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d028      	beq.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007d3c:	4b4a      	ldr	r3, [pc, #296]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d4a:	4947      	ldr	r1, [pc, #284]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d5a:	d106      	bne.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d5c:	4b42      	ldr	r3, [pc, #264]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	4a41      	ldr	r2, [pc, #260]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d66:	60d3      	str	r3, [r2, #12]
 8007d68:	e011      	b.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d72:	d10c      	bne.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	3304      	adds	r3, #4
 8007d78:	2101      	movs	r1, #1
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f000 f876 	bl	8007e6c <RCCEx_PLLSAI1_Config>
 8007d80:	4603      	mov	r3, r0
 8007d82:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007d84:	7cfb      	ldrb	r3, [r7, #19]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d001      	beq.n	8007d8e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007d8a:	7cfb      	ldrb	r3, [r7, #19]
 8007d8c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d01e      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d9a:	4b33      	ldr	r3, [pc, #204]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007da0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007daa:	492f      	ldr	r1, [pc, #188]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007db8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007dbc:	d10c      	bne.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	3304      	adds	r3, #4
 8007dc2:	2102      	movs	r1, #2
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f000 f851 	bl	8007e6c <RCCEx_PLLSAI1_Config>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007dce:	7cfb      	ldrb	r3, [r7, #19]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d001      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007dd4:	7cfb      	ldrb	r3, [r7, #19]
 8007dd6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00b      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007de4:	4b20      	ldr	r3, [pc, #128]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007de6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007dea:	f023 0204 	bic.w	r2, r3, #4
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007df4:	491c      	ldr	r1, [pc, #112]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007df6:	4313      	orrs	r3, r2
 8007df8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00b      	beq.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007e08:	4b17      	ldr	r3, [pc, #92]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e0e:	f023 0218 	bic.w	r2, r3, #24
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e18:	4913      	ldr	r1, [pc, #76]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d017      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e3c:	490a      	ldr	r1, [pc, #40]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e4e:	d105      	bne.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e50:	4b05      	ldr	r3, [pc, #20]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e52:	68db      	ldr	r3, [r3, #12]
 8007e54:	4a04      	ldr	r2, [pc, #16]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007e56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e5a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007e5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3718      	adds	r7, #24
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	40021000 	.word	0x40021000

08007e6c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e76:	2300      	movs	r3, #0
 8007e78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007e7a:	4b72      	ldr	r3, [pc, #456]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	f003 0303 	and.w	r3, r3, #3
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00e      	beq.n	8007ea4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007e86:	4b6f      	ldr	r3, [pc, #444]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	f003 0203 	and.w	r2, r3, #3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d103      	bne.n	8007e9e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
       ||
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d142      	bne.n	8007f24 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	73fb      	strb	r3, [r7, #15]
 8007ea2:	e03f      	b.n	8007f24 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	2b03      	cmp	r3, #3
 8007eaa:	d018      	beq.n	8007ede <RCCEx_PLLSAI1_Config+0x72>
 8007eac:	2b03      	cmp	r3, #3
 8007eae:	d825      	bhi.n	8007efc <RCCEx_PLLSAI1_Config+0x90>
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d002      	beq.n	8007eba <RCCEx_PLLSAI1_Config+0x4e>
 8007eb4:	2b02      	cmp	r3, #2
 8007eb6:	d009      	beq.n	8007ecc <RCCEx_PLLSAI1_Config+0x60>
 8007eb8:	e020      	b.n	8007efc <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007eba:	4b62      	ldr	r3, [pc, #392]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f003 0302 	and.w	r3, r3, #2
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d11d      	bne.n	8007f02 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007eca:	e01a      	b.n	8007f02 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ecc:	4b5d      	ldr	r3, [pc, #372]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d116      	bne.n	8007f06 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007edc:	e013      	b.n	8007f06 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007ede:	4b59      	ldr	r3, [pc, #356]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10f      	bne.n	8007f0a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007eea:	4b56      	ldr	r3, [pc, #344]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d109      	bne.n	8007f0a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007efa:	e006      	b.n	8007f0a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	73fb      	strb	r3, [r7, #15]
      break;
 8007f00:	e004      	b.n	8007f0c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007f02:	bf00      	nop
 8007f04:	e002      	b.n	8007f0c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007f06:	bf00      	nop
 8007f08:	e000      	b.n	8007f0c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007f0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d108      	bne.n	8007f24 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8007f12:	4b4c      	ldr	r3, [pc, #304]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f14:	68db      	ldr	r3, [r3, #12]
 8007f16:	f023 0203 	bic.w	r2, r3, #3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4949      	ldr	r1, [pc, #292]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f20:	4313      	orrs	r3, r2
 8007f22:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007f24:	7bfb      	ldrb	r3, [r7, #15]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	f040 8086 	bne.w	8008038 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007f2c:	4b45      	ldr	r3, [pc, #276]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a44      	ldr	r2, [pc, #272]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f38:	f7fd fae4 	bl	8005504 <HAL_GetTick>
 8007f3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007f3e:	e009      	b.n	8007f54 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007f40:	f7fd fae0 	bl	8005504 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d902      	bls.n	8007f54 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	73fb      	strb	r3, [r7, #15]
        break;
 8007f52:	e005      	b.n	8007f60 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007f54:	4b3b      	ldr	r3, [pc, #236]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1ef      	bne.n	8007f40 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d168      	bne.n	8008038 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d113      	bne.n	8007f94 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007f6c:	4b35      	ldr	r3, [pc, #212]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f6e:	691a      	ldr	r2, [r3, #16]
 8007f70:	4b35      	ldr	r3, [pc, #212]	@ (8008048 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007f72:	4013      	ands	r3, r2
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	6892      	ldr	r2, [r2, #8]
 8007f78:	0211      	lsls	r1, r2, #8
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	68d2      	ldr	r2, [r2, #12]
 8007f7e:	06d2      	lsls	r2, r2, #27
 8007f80:	4311      	orrs	r1, r2
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	6852      	ldr	r2, [r2, #4]
 8007f86:	3a01      	subs	r2, #1
 8007f88:	0112      	lsls	r2, r2, #4
 8007f8a:	430a      	orrs	r2, r1
 8007f8c:	492d      	ldr	r1, [pc, #180]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	610b      	str	r3, [r1, #16]
 8007f92:	e02d      	b.n	8007ff0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d115      	bne.n	8007fc6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007f9a:	4b2a      	ldr	r3, [pc, #168]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f9c:	691a      	ldr	r2, [r3, #16]
 8007f9e:	4b2b      	ldr	r3, [pc, #172]	@ (800804c <RCCEx_PLLSAI1_Config+0x1e0>)
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	687a      	ldr	r2, [r7, #4]
 8007fa4:	6892      	ldr	r2, [r2, #8]
 8007fa6:	0211      	lsls	r1, r2, #8
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	6912      	ldr	r2, [r2, #16]
 8007fac:	0852      	lsrs	r2, r2, #1
 8007fae:	3a01      	subs	r2, #1
 8007fb0:	0552      	lsls	r2, r2, #21
 8007fb2:	4311      	orrs	r1, r2
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	6852      	ldr	r2, [r2, #4]
 8007fb8:	3a01      	subs	r2, #1
 8007fba:	0112      	lsls	r2, r2, #4
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	4921      	ldr	r1, [pc, #132]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	610b      	str	r3, [r1, #16]
 8007fc4:	e014      	b.n	8007ff0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007fc6:	4b1f      	ldr	r3, [pc, #124]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fc8:	691a      	ldr	r2, [r3, #16]
 8007fca:	4b21      	ldr	r3, [pc, #132]	@ (8008050 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fcc:	4013      	ands	r3, r2
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	6892      	ldr	r2, [r2, #8]
 8007fd2:	0211      	lsls	r1, r2, #8
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	6952      	ldr	r2, [r2, #20]
 8007fd8:	0852      	lsrs	r2, r2, #1
 8007fda:	3a01      	subs	r2, #1
 8007fdc:	0652      	lsls	r2, r2, #25
 8007fde:	4311      	orrs	r1, r2
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	6852      	ldr	r2, [r2, #4]
 8007fe4:	3a01      	subs	r2, #1
 8007fe6:	0112      	lsls	r2, r2, #4
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	4916      	ldr	r1, [pc, #88]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007fec:	4313      	orrs	r3, r2
 8007fee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007ff0:	4b14      	ldr	r3, [pc, #80]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a13      	ldr	r2, [pc, #76]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ff6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ffa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ffc:	f7fd fa82 	bl	8005504 <HAL_GetTick>
 8008000:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008002:	e009      	b.n	8008018 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008004:	f7fd fa7e 	bl	8005504 <HAL_GetTick>
 8008008:	4602      	mov	r2, r0
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	1ad3      	subs	r3, r2, r3
 800800e:	2b02      	cmp	r3, #2
 8008010:	d902      	bls.n	8008018 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	73fb      	strb	r3, [r7, #15]
          break;
 8008016:	e005      	b.n	8008024 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008018:	4b0a      	ldr	r3, [pc, #40]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d0ef      	beq.n	8008004 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008024:	7bfb      	ldrb	r3, [r7, #15]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d106      	bne.n	8008038 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800802a:	4b06      	ldr	r3, [pc, #24]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 800802c:	691a      	ldr	r2, [r3, #16]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	4904      	ldr	r1, [pc, #16]	@ (8008044 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008034:	4313      	orrs	r3, r2
 8008036:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008038:	7bfb      	ldrb	r3, [r7, #15]
}
 800803a:	4618      	mov	r0, r3
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	40021000 	.word	0x40021000
 8008048:	07ff800f 	.word	0x07ff800f
 800804c:	ff9f800f 	.word	0xff9f800f
 8008050:	f9ff800f 	.word	0xf9ff800f

08008054 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800805e:	2300      	movs	r3, #0
 8008060:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008062:	4b72      	ldr	r3, [pc, #456]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	f003 0303 	and.w	r3, r3, #3
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00e      	beq.n	800808c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800806e:	4b6f      	ldr	r3, [pc, #444]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	f003 0203 	and.w	r2, r3, #3
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	429a      	cmp	r2, r3
 800807c:	d103      	bne.n	8008086 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
       ||
 8008082:	2b00      	cmp	r3, #0
 8008084:	d142      	bne.n	800810c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	73fb      	strb	r3, [r7, #15]
 800808a:	e03f      	b.n	800810c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b03      	cmp	r3, #3
 8008092:	d018      	beq.n	80080c6 <RCCEx_PLLSAI2_Config+0x72>
 8008094:	2b03      	cmp	r3, #3
 8008096:	d825      	bhi.n	80080e4 <RCCEx_PLLSAI2_Config+0x90>
 8008098:	2b01      	cmp	r3, #1
 800809a:	d002      	beq.n	80080a2 <RCCEx_PLLSAI2_Config+0x4e>
 800809c:	2b02      	cmp	r3, #2
 800809e:	d009      	beq.n	80080b4 <RCCEx_PLLSAI2_Config+0x60>
 80080a0:	e020      	b.n	80080e4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80080a2:	4b62      	ldr	r3, [pc, #392]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f003 0302 	and.w	r3, r3, #2
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d11d      	bne.n	80080ea <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080b2:	e01a      	b.n	80080ea <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80080b4:	4b5d      	ldr	r3, [pc, #372]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d116      	bne.n	80080ee <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080c4:	e013      	b.n	80080ee <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80080c6:	4b59      	ldr	r3, [pc, #356]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10f      	bne.n	80080f2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80080d2:	4b56      	ldr	r3, [pc, #344]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d109      	bne.n	80080f2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80080e2:	e006      	b.n	80080f2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	73fb      	strb	r3, [r7, #15]
      break;
 80080e8:	e004      	b.n	80080f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80080ea:	bf00      	nop
 80080ec:	e002      	b.n	80080f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80080ee:	bf00      	nop
 80080f0:	e000      	b.n	80080f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80080f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80080f4:	7bfb      	ldrb	r3, [r7, #15]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d108      	bne.n	800810c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80080fa:	4b4c      	ldr	r3, [pc, #304]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	f023 0203 	bic.w	r2, r3, #3
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4949      	ldr	r1, [pc, #292]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008108:	4313      	orrs	r3, r2
 800810a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800810c:	7bfb      	ldrb	r3, [r7, #15]
 800810e:	2b00      	cmp	r3, #0
 8008110:	f040 8086 	bne.w	8008220 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008114:	4b45      	ldr	r3, [pc, #276]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a44      	ldr	r2, [pc, #272]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 800811a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800811e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008120:	f7fd f9f0 	bl	8005504 <HAL_GetTick>
 8008124:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008126:	e009      	b.n	800813c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008128:	f7fd f9ec 	bl	8005504 <HAL_GetTick>
 800812c:	4602      	mov	r2, r0
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	1ad3      	subs	r3, r2, r3
 8008132:	2b02      	cmp	r3, #2
 8008134:	d902      	bls.n	800813c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	73fb      	strb	r3, [r7, #15]
        break;
 800813a:	e005      	b.n	8008148 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800813c:	4b3b      	ldr	r3, [pc, #236]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008144:	2b00      	cmp	r3, #0
 8008146:	d1ef      	bne.n	8008128 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008148:	7bfb      	ldrb	r3, [r7, #15]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d168      	bne.n	8008220 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d113      	bne.n	800817c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008154:	4b35      	ldr	r3, [pc, #212]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008156:	695a      	ldr	r2, [r3, #20]
 8008158:	4b35      	ldr	r3, [pc, #212]	@ (8008230 <RCCEx_PLLSAI2_Config+0x1dc>)
 800815a:	4013      	ands	r3, r2
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	6892      	ldr	r2, [r2, #8]
 8008160:	0211      	lsls	r1, r2, #8
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	68d2      	ldr	r2, [r2, #12]
 8008166:	06d2      	lsls	r2, r2, #27
 8008168:	4311      	orrs	r1, r2
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	6852      	ldr	r2, [r2, #4]
 800816e:	3a01      	subs	r2, #1
 8008170:	0112      	lsls	r2, r2, #4
 8008172:	430a      	orrs	r2, r1
 8008174:	492d      	ldr	r1, [pc, #180]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008176:	4313      	orrs	r3, r2
 8008178:	614b      	str	r3, [r1, #20]
 800817a:	e02d      	b.n	80081d8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d115      	bne.n	80081ae <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008182:	4b2a      	ldr	r3, [pc, #168]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008184:	695a      	ldr	r2, [r3, #20]
 8008186:	4b2b      	ldr	r3, [pc, #172]	@ (8008234 <RCCEx_PLLSAI2_Config+0x1e0>)
 8008188:	4013      	ands	r3, r2
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	6892      	ldr	r2, [r2, #8]
 800818e:	0211      	lsls	r1, r2, #8
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	6912      	ldr	r2, [r2, #16]
 8008194:	0852      	lsrs	r2, r2, #1
 8008196:	3a01      	subs	r2, #1
 8008198:	0552      	lsls	r2, r2, #21
 800819a:	4311      	orrs	r1, r2
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	6852      	ldr	r2, [r2, #4]
 80081a0:	3a01      	subs	r2, #1
 80081a2:	0112      	lsls	r2, r2, #4
 80081a4:	430a      	orrs	r2, r1
 80081a6:	4921      	ldr	r1, [pc, #132]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	614b      	str	r3, [r1, #20]
 80081ac:	e014      	b.n	80081d8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80081ae:	4b1f      	ldr	r3, [pc, #124]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081b0:	695a      	ldr	r2, [r3, #20]
 80081b2:	4b21      	ldr	r3, [pc, #132]	@ (8008238 <RCCEx_PLLSAI2_Config+0x1e4>)
 80081b4:	4013      	ands	r3, r2
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	6892      	ldr	r2, [r2, #8]
 80081ba:	0211      	lsls	r1, r2, #8
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	6952      	ldr	r2, [r2, #20]
 80081c0:	0852      	lsrs	r2, r2, #1
 80081c2:	3a01      	subs	r2, #1
 80081c4:	0652      	lsls	r2, r2, #25
 80081c6:	4311      	orrs	r1, r2
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	6852      	ldr	r2, [r2, #4]
 80081cc:	3a01      	subs	r2, #1
 80081ce:	0112      	lsls	r2, r2, #4
 80081d0:	430a      	orrs	r2, r1
 80081d2:	4916      	ldr	r1, [pc, #88]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081d4:	4313      	orrs	r3, r2
 80081d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80081d8:	4b14      	ldr	r3, [pc, #80]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a13      	ldr	r2, [pc, #76]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 80081de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081e4:	f7fd f98e 	bl	8005504 <HAL_GetTick>
 80081e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80081ea:	e009      	b.n	8008200 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80081ec:	f7fd f98a 	bl	8005504 <HAL_GetTick>
 80081f0:	4602      	mov	r2, r0
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	1ad3      	subs	r3, r2, r3
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	d902      	bls.n	8008200 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80081fa:	2303      	movs	r3, #3
 80081fc:	73fb      	strb	r3, [r7, #15]
          break;
 80081fe:	e005      	b.n	800820c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008200:	4b0a      	ldr	r3, [pc, #40]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008208:	2b00      	cmp	r3, #0
 800820a:	d0ef      	beq.n	80081ec <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800820c:	7bfb      	ldrb	r3, [r7, #15]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d106      	bne.n	8008220 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008212:	4b06      	ldr	r3, [pc, #24]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 8008214:	695a      	ldr	r2, [r3, #20]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	699b      	ldr	r3, [r3, #24]
 800821a:	4904      	ldr	r1, [pc, #16]	@ (800822c <RCCEx_PLLSAI2_Config+0x1d8>)
 800821c:	4313      	orrs	r3, r2
 800821e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008220:	7bfb      	ldrb	r3, [r7, #15]
}
 8008222:	4618      	mov	r0, r3
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	40021000 	.word	0x40021000
 8008230:	07ff800f 	.word	0x07ff800f
 8008234:	ff9f800f 	.word	0xff9f800f
 8008238:	f9ff800f 	.word	0xf9ff800f

0800823c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d101      	bne.n	800824e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	e095      	b.n	800837a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008252:	2b00      	cmp	r3, #0
 8008254:	d108      	bne.n	8008268 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800825e:	d009      	beq.n	8008274 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	61da      	str	r2, [r3, #28]
 8008266:	e005      	b.n	8008274 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d106      	bne.n	8008294 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f7fb fb14 	bl	80038bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2202      	movs	r2, #2
 8008298:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80082b4:	d902      	bls.n	80082bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80082b6:	2300      	movs	r3, #0
 80082b8:	60fb      	str	r3, [r7, #12]
 80082ba:	e002      	b.n	80082c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80082bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80082c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80082ca:	d007      	beq.n	80082dc <HAL_SPI_Init+0xa0>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80082d4:	d002      	beq.n	80082dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80082ec:	431a      	orrs	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	691b      	ldr	r3, [r3, #16]
 80082f2:	f003 0302 	and.w	r3, r3, #2
 80082f6:	431a      	orrs	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	695b      	ldr	r3, [r3, #20]
 80082fc:	f003 0301 	and.w	r3, r3, #1
 8008300:	431a      	orrs	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	699b      	ldr	r3, [r3, #24]
 8008306:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800830a:	431a      	orrs	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	69db      	ldr	r3, [r3, #28]
 8008310:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008314:	431a      	orrs	r2, r3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800831e:	ea42 0103 	orr.w	r1, r2, r3
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008326:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	430a      	orrs	r2, r1
 8008330:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	699b      	ldr	r3, [r3, #24]
 8008336:	0c1b      	lsrs	r3, r3, #16
 8008338:	f003 0204 	and.w	r2, r3, #4
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008340:	f003 0310 	and.w	r3, r3, #16
 8008344:	431a      	orrs	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800834a:	f003 0308 	and.w	r3, r3, #8
 800834e:	431a      	orrs	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008358:	ea42 0103 	orr.w	r1, r2, r3
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	430a      	orrs	r2, r1
 8008368:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008382:	b580      	push	{r7, lr}
 8008384:	b08a      	sub	sp, #40	@ 0x28
 8008386:	af00      	add	r7, sp, #0
 8008388:	60f8      	str	r0, [r7, #12]
 800838a:	60b9      	str	r1, [r7, #8]
 800838c:	607a      	str	r2, [r7, #4]
 800838e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008390:	2301      	movs	r3, #1
 8008392:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008394:	f7fd f8b6 	bl	8005504 <HAL_GetTick>
 8008398:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80083a8:	887b      	ldrh	r3, [r7, #2]
 80083aa:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80083ac:	887b      	ldrh	r3, [r7, #2]
 80083ae:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80083b0:	7ffb      	ldrb	r3, [r7, #31]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d00c      	beq.n	80083d0 <HAL_SPI_TransmitReceive+0x4e>
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083bc:	d106      	bne.n	80083cc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d102      	bne.n	80083cc <HAL_SPI_TransmitReceive+0x4a>
 80083c6:	7ffb      	ldrb	r3, [r7, #31]
 80083c8:	2b04      	cmp	r3, #4
 80083ca:	d001      	beq.n	80083d0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80083cc:	2302      	movs	r3, #2
 80083ce:	e1f3      	b.n	80087b8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d005      	beq.n	80083e2 <HAL_SPI_TransmitReceive+0x60>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d002      	beq.n	80083e2 <HAL_SPI_TransmitReceive+0x60>
 80083dc:	887b      	ldrh	r3, [r7, #2]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d101      	bne.n	80083e6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e1e8      	b.n	80087b8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d101      	bne.n	80083f4 <HAL_SPI_TransmitReceive+0x72>
 80083f0:	2302      	movs	r3, #2
 80083f2:	e1e1      	b.n	80087b8 <HAL_SPI_TransmitReceive+0x436>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008402:	b2db      	uxtb	r3, r3
 8008404:	2b04      	cmp	r3, #4
 8008406:	d003      	beq.n	8008410 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2205      	movs	r2, #5
 800840c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	887a      	ldrh	r2, [r7, #2]
 8008420:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	887a      	ldrh	r2, [r7, #2]
 8008428:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	68ba      	ldr	r2, [r7, #8]
 8008430:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	887a      	ldrh	r2, [r7, #2]
 8008436:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	887a      	ldrh	r2, [r7, #2]
 800843c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2200      	movs	r2, #0
 8008448:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	68db      	ldr	r3, [r3, #12]
 800844e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008452:	d802      	bhi.n	800845a <HAL_SPI_TransmitReceive+0xd8>
 8008454:	8abb      	ldrh	r3, [r7, #20]
 8008456:	2b01      	cmp	r3, #1
 8008458:	d908      	bls.n	800846c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	685a      	ldr	r2, [r3, #4]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008468:	605a      	str	r2, [r3, #4]
 800846a:	e007      	b.n	800847c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800847a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008486:	2b40      	cmp	r3, #64	@ 0x40
 8008488:	d007      	beq.n	800849a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008498:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80084a2:	f240 8083 	bls.w	80085ac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d002      	beq.n	80084b4 <HAL_SPI_TransmitReceive+0x132>
 80084ae:	8afb      	ldrh	r3, [r7, #22]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d16f      	bne.n	8008594 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	881a      	ldrh	r2, [r3, #0]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084c4:	1c9a      	adds	r2, r3, #2
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	3b01      	subs	r3, #1
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084d8:	e05c      	b.n	8008594 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	f003 0302 	and.w	r3, r3, #2
 80084e4:	2b02      	cmp	r3, #2
 80084e6:	d11b      	bne.n	8008520 <HAL_SPI_TransmitReceive+0x19e>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d016      	beq.n	8008520 <HAL_SPI_TransmitReceive+0x19e>
 80084f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d113      	bne.n	8008520 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084fc:	881a      	ldrh	r2, [r3, #0]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008508:	1c9a      	adds	r2, r3, #2
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008512:	b29b      	uxth	r3, r3
 8008514:	3b01      	subs	r3, #1
 8008516:	b29a      	uxth	r2, r3
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800851c:	2300      	movs	r3, #0
 800851e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	f003 0301 	and.w	r3, r3, #1
 800852a:	2b01      	cmp	r3, #1
 800852c:	d11c      	bne.n	8008568 <HAL_SPI_TransmitReceive+0x1e6>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008534:	b29b      	uxth	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	d016      	beq.n	8008568 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68da      	ldr	r2, [r3, #12]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008544:	b292      	uxth	r2, r2
 8008546:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800854c:	1c9a      	adds	r2, r3, #2
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008558:	b29b      	uxth	r3, r3
 800855a:	3b01      	subs	r3, #1
 800855c:	b29a      	uxth	r2, r3
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008564:	2301      	movs	r3, #1
 8008566:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008568:	f7fc ffcc 	bl	8005504 <HAL_GetTick>
 800856c:	4602      	mov	r2, r0
 800856e:	6a3b      	ldr	r3, [r7, #32]
 8008570:	1ad3      	subs	r3, r2, r3
 8008572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008574:	429a      	cmp	r2, r3
 8008576:	d80d      	bhi.n	8008594 <HAL_SPI_TransmitReceive+0x212>
 8008578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800857a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800857e:	d009      	beq.n	8008594 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2200      	movs	r2, #0
 800858c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008590:	2303      	movs	r3, #3
 8008592:	e111      	b.n	80087b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008598:	b29b      	uxth	r3, r3
 800859a:	2b00      	cmp	r3, #0
 800859c:	d19d      	bne.n	80084da <HAL_SPI_TransmitReceive+0x158>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d197      	bne.n	80084da <HAL_SPI_TransmitReceive+0x158>
 80085aa:	e0e5      	b.n	8008778 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d003      	beq.n	80085bc <HAL_SPI_TransmitReceive+0x23a>
 80085b4:	8afb      	ldrh	r3, [r7, #22]
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	f040 80d1 	bne.w	800875e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d912      	bls.n	80085ec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ca:	881a      	ldrh	r2, [r3, #0]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d6:	1c9a      	adds	r2, r3, #2
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	3b02      	subs	r3, #2
 80085e4:	b29a      	uxth	r2, r3
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80085ea:	e0b8      	b.n	800875e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	330c      	adds	r3, #12
 80085f6:	7812      	ldrb	r2, [r2, #0]
 80085f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085fe:	1c5a      	adds	r2, r3, #1
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008608:	b29b      	uxth	r3, r3
 800860a:	3b01      	subs	r3, #1
 800860c:	b29a      	uxth	r2, r3
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008612:	e0a4      	b.n	800875e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	f003 0302 	and.w	r3, r3, #2
 800861e:	2b02      	cmp	r3, #2
 8008620:	d134      	bne.n	800868c <HAL_SPI_TransmitReceive+0x30a>
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008626:	b29b      	uxth	r3, r3
 8008628:	2b00      	cmp	r3, #0
 800862a:	d02f      	beq.n	800868c <HAL_SPI_TransmitReceive+0x30a>
 800862c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862e:	2b01      	cmp	r3, #1
 8008630:	d12c      	bne.n	800868c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008636:	b29b      	uxth	r3, r3
 8008638:	2b01      	cmp	r3, #1
 800863a:	d912      	bls.n	8008662 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008640:	881a      	ldrh	r2, [r3, #0]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800864c:	1c9a      	adds	r2, r3, #2
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008656:	b29b      	uxth	r3, r3
 8008658:	3b02      	subs	r3, #2
 800865a:	b29a      	uxth	r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008660:	e012      	b.n	8008688 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	330c      	adds	r3, #12
 800866c:	7812      	ldrb	r2, [r2, #0]
 800866e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008674:	1c5a      	adds	r2, r3, #1
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800867e:	b29b      	uxth	r3, r3
 8008680:	3b01      	subs	r3, #1
 8008682:	b29a      	uxth	r2, r3
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008688:	2300      	movs	r3, #0
 800868a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	f003 0301 	and.w	r3, r3, #1
 8008696:	2b01      	cmp	r3, #1
 8008698:	d148      	bne.n	800872c <HAL_SPI_TransmitReceive+0x3aa>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d042      	beq.n	800872c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d923      	bls.n	80086fa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68da      	ldr	r2, [r3, #12]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086bc:	b292      	uxth	r2, r2
 80086be:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086c4:	1c9a      	adds	r2, r3, #2
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	3b02      	subs	r3, #2
 80086d4:	b29a      	uxth	r2, r3
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d81f      	bhi.n	8008728 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	685a      	ldr	r2, [r3, #4]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80086f6:	605a      	str	r2, [r3, #4]
 80086f8:	e016      	b.n	8008728 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f103 020c 	add.w	r2, r3, #12
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008706:	7812      	ldrb	r2, [r2, #0]
 8008708:	b2d2      	uxtb	r2, r2
 800870a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008710:	1c5a      	adds	r2, r3, #1
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800871c:	b29b      	uxth	r3, r3
 800871e:	3b01      	subs	r3, #1
 8008720:	b29a      	uxth	r2, r3
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008728:	2301      	movs	r3, #1
 800872a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800872c:	f7fc feea 	bl	8005504 <HAL_GetTick>
 8008730:	4602      	mov	r2, r0
 8008732:	6a3b      	ldr	r3, [r7, #32]
 8008734:	1ad3      	subs	r3, r2, r3
 8008736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008738:	429a      	cmp	r2, r3
 800873a:	d803      	bhi.n	8008744 <HAL_SPI_TransmitReceive+0x3c2>
 800873c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008742:	d102      	bne.n	800874a <HAL_SPI_TransmitReceive+0x3c8>
 8008744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008746:	2b00      	cmp	r3, #0
 8008748:	d109      	bne.n	800875e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2201      	movs	r2, #1
 800874e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2200      	movs	r2, #0
 8008756:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800875a:	2303      	movs	r3, #3
 800875c:	e02c      	b.n	80087b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008762:	b29b      	uxth	r3, r3
 8008764:	2b00      	cmp	r3, #0
 8008766:	f47f af55 	bne.w	8008614 <HAL_SPI_TransmitReceive+0x292>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008770:	b29b      	uxth	r3, r3
 8008772:	2b00      	cmp	r3, #0
 8008774:	f47f af4e 	bne.w	8008614 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008778:	6a3a      	ldr	r2, [r7, #32]
 800877a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f000 f93d 	bl	80089fc <SPI_EndRxTxTransaction>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d008      	beq.n	800879a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2220      	movs	r2, #32
 800878c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e00e      	b.n	80087b8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2201      	movs	r2, #1
 800879e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d001      	beq.n	80087b6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	e000      	b.n	80087b8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80087b6:	2300      	movs	r3, #0
  }
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3728      	adds	r7, #40	@ 0x28
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}

080087c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b088      	sub	sp, #32
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	60b9      	str	r1, [r7, #8]
 80087ca:	603b      	str	r3, [r7, #0]
 80087cc:	4613      	mov	r3, r2
 80087ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80087d0:	f7fc fe98 	bl	8005504 <HAL_GetTick>
 80087d4:	4602      	mov	r2, r0
 80087d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d8:	1a9b      	subs	r3, r3, r2
 80087da:	683a      	ldr	r2, [r7, #0]
 80087dc:	4413      	add	r3, r2
 80087de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80087e0:	f7fc fe90 	bl	8005504 <HAL_GetTick>
 80087e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80087e6:	4b39      	ldr	r3, [pc, #228]	@ (80088cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	015b      	lsls	r3, r3, #5
 80087ec:	0d1b      	lsrs	r3, r3, #20
 80087ee:	69fa      	ldr	r2, [r7, #28]
 80087f0:	fb02 f303 	mul.w	r3, r2, r3
 80087f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087f6:	e054      	b.n	80088a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087fe:	d050      	beq.n	80088a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008800:	f7fc fe80 	bl	8005504 <HAL_GetTick>
 8008804:	4602      	mov	r2, r0
 8008806:	69bb      	ldr	r3, [r7, #24]
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	69fa      	ldr	r2, [r7, #28]
 800880c:	429a      	cmp	r2, r3
 800880e:	d902      	bls.n	8008816 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d13d      	bne.n	8008892 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	685a      	ldr	r2, [r3, #4]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008824:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800882e:	d111      	bne.n	8008854 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008838:	d004      	beq.n	8008844 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008842:	d107      	bne.n	8008854 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008852:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800885c:	d10f      	bne.n	800887e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800886c:	601a      	str	r2, [r3, #0]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800887c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2201      	movs	r2, #1
 8008882:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800888e:	2303      	movs	r3, #3
 8008890:	e017      	b.n	80088c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d101      	bne.n	800889c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008898:	2300      	movs	r3, #0
 800889a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	3b01      	subs	r3, #1
 80088a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	689a      	ldr	r2, [r3, #8]
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	4013      	ands	r3, r2
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	429a      	cmp	r2, r3
 80088b0:	bf0c      	ite	eq
 80088b2:	2301      	moveq	r3, #1
 80088b4:	2300      	movne	r3, #0
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	461a      	mov	r2, r3
 80088ba:	79fb      	ldrb	r3, [r7, #7]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d19b      	bne.n	80087f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80088c0:	2300      	movs	r3, #0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3720      	adds	r7, #32
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	2004003c 	.word	0x2004003c

080088d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b08a      	sub	sp, #40	@ 0x28
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	60f8      	str	r0, [r7, #12]
 80088d8:	60b9      	str	r1, [r7, #8]
 80088da:	607a      	str	r2, [r7, #4]
 80088dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80088de:	2300      	movs	r3, #0
 80088e0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80088e2:	f7fc fe0f 	bl	8005504 <HAL_GetTick>
 80088e6:	4602      	mov	r2, r0
 80088e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ea:	1a9b      	subs	r3, r3, r2
 80088ec:	683a      	ldr	r2, [r7, #0]
 80088ee:	4413      	add	r3, r2
 80088f0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80088f2:	f7fc fe07 	bl	8005504 <HAL_GetTick>
 80088f6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	330c      	adds	r3, #12
 80088fe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008900:	4b3d      	ldr	r3, [pc, #244]	@ (80089f8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	4613      	mov	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	4413      	add	r3, r2
 800890a:	00da      	lsls	r2, r3, #3
 800890c:	1ad3      	subs	r3, r2, r3
 800890e:	0d1b      	lsrs	r3, r3, #20
 8008910:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008912:	fb02 f303 	mul.w	r3, r2, r3
 8008916:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008918:	e060      	b.n	80089dc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008920:	d107      	bne.n	8008932 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d104      	bne.n	8008932 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	b2db      	uxtb	r3, r3
 800892e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008930:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008938:	d050      	beq.n	80089dc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800893a:	f7fc fde3 	bl	8005504 <HAL_GetTick>
 800893e:	4602      	mov	r2, r0
 8008940:	6a3b      	ldr	r3, [r7, #32]
 8008942:	1ad3      	subs	r3, r2, r3
 8008944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008946:	429a      	cmp	r2, r3
 8008948:	d902      	bls.n	8008950 <SPI_WaitFifoStateUntilTimeout+0x80>
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	2b00      	cmp	r3, #0
 800894e:	d13d      	bne.n	80089cc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	685a      	ldr	r2, [r3, #4]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800895e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008968:	d111      	bne.n	800898e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008972:	d004      	beq.n	800897e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800897c:	d107      	bne.n	800898e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800898c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008992:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008996:	d10f      	bne.n	80089b8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681a      	ldr	r2, [r3, #0]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80089a6:	601a      	str	r2, [r3, #0]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80089b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80089c8:	2303      	movs	r3, #3
 80089ca:	e010      	b.n	80089ee <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d101      	bne.n	80089d6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80089d2:	2300      	movs	r3, #0
 80089d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	3b01      	subs	r3, #1
 80089da:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	689a      	ldr	r2, [r3, #8]
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	4013      	ands	r3, r2
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d196      	bne.n	800891a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3728      	adds	r7, #40	@ 0x28
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	2004003c 	.word	0x2004003c

080089fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b086      	sub	sp, #24
 8008a00:	af02      	add	r7, sp, #8
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	60b9      	str	r1, [r7, #8]
 8008a06:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f7ff ff5b 	bl	80088d0 <SPI_WaitFifoStateUntilTimeout>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d007      	beq.n	8008a30 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a24:	f043 0220 	orr.w	r2, r3, #32
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e027      	b.n	8008a80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	2200      	movs	r2, #0
 8008a38:	2180      	movs	r1, #128	@ 0x80
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f7ff fec0 	bl	80087c0 <SPI_WaitFlagStateUntilTimeout>
 8008a40:	4603      	mov	r3, r0
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d007      	beq.n	8008a56 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a4a:	f043 0220 	orr.w	r2, r3, #32
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008a52:	2303      	movs	r3, #3
 8008a54:	e014      	b.n	8008a80 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	9300      	str	r3, [sp, #0]
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008a62:	68f8      	ldr	r0, [r7, #12]
 8008a64:	f7ff ff34 	bl	80088d0 <SPI_WaitFifoStateUntilTimeout>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d007      	beq.n	8008a7e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a72:	f043 0220 	orr.w	r2, r3, #32
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e000      	b.n	8008a80 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3710      	adds	r7, #16
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d101      	bne.n	8008a9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a96:	2301      	movs	r3, #1
 8008a98:	e049      	b.n	8008b2e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d106      	bne.n	8008ab4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f7fa ff46 	bl	8003940 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2202      	movs	r2, #2
 8008ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	3304      	adds	r3, #4
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	4610      	mov	r0, r2
 8008ac8:	f000 fb7a 	bl	80091c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3708      	adds	r7, #8
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b082      	sub	sp, #8
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d101      	bne.n	8008b48 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008b44:	2301      	movs	r3, #1
 8008b46:	e049      	b.n	8008bdc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d106      	bne.n	8008b62 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f841 	bl	8008be4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2202      	movs	r2, #2
 8008b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3304      	adds	r3, #4
 8008b72:	4619      	mov	r1, r3
 8008b74:	4610      	mov	r0, r2
 8008b76:	f000 fb23 	bl	80091c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2201      	movs	r2, #1
 8008b86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2201      	movs	r2, #1
 8008b8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2201      	movs	r2, #1
 8008b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3708      	adds	r7, #8
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d109      	bne.n	8008c1c <HAL_TIM_PWM_Start+0x24>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	bf14      	ite	ne
 8008c14:	2301      	movne	r3, #1
 8008c16:	2300      	moveq	r3, #0
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	e03c      	b.n	8008c96 <HAL_TIM_PWM_Start+0x9e>
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	2b04      	cmp	r3, #4
 8008c20:	d109      	bne.n	8008c36 <HAL_TIM_PWM_Start+0x3e>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	bf14      	ite	ne
 8008c2e:	2301      	movne	r3, #1
 8008c30:	2300      	moveq	r3, #0
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	e02f      	b.n	8008c96 <HAL_TIM_PWM_Start+0x9e>
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	2b08      	cmp	r3, #8
 8008c3a:	d109      	bne.n	8008c50 <HAL_TIM_PWM_Start+0x58>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	bf14      	ite	ne
 8008c48:	2301      	movne	r3, #1
 8008c4a:	2300      	moveq	r3, #0
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	e022      	b.n	8008c96 <HAL_TIM_PWM_Start+0x9e>
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	2b0c      	cmp	r3, #12
 8008c54:	d109      	bne.n	8008c6a <HAL_TIM_PWM_Start+0x72>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	bf14      	ite	ne
 8008c62:	2301      	movne	r3, #1
 8008c64:	2300      	moveq	r3, #0
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	e015      	b.n	8008c96 <HAL_TIM_PWM_Start+0x9e>
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	2b10      	cmp	r3, #16
 8008c6e:	d109      	bne.n	8008c84 <HAL_TIM_PWM_Start+0x8c>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	bf14      	ite	ne
 8008c7c:	2301      	movne	r3, #1
 8008c7e:	2300      	moveq	r3, #0
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	e008      	b.n	8008c96 <HAL_TIM_PWM_Start+0x9e>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	bf14      	ite	ne
 8008c90:	2301      	movne	r3, #1
 8008c92:	2300      	moveq	r3, #0
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d001      	beq.n	8008c9e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	e09c      	b.n	8008dd8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d104      	bne.n	8008cae <HAL_TIM_PWM_Start+0xb6>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2202      	movs	r2, #2
 8008ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008cac:	e023      	b.n	8008cf6 <HAL_TIM_PWM_Start+0xfe>
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	2b04      	cmp	r3, #4
 8008cb2:	d104      	bne.n	8008cbe <HAL_TIM_PWM_Start+0xc6>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2202      	movs	r2, #2
 8008cb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008cbc:	e01b      	b.n	8008cf6 <HAL_TIM_PWM_Start+0xfe>
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	2b08      	cmp	r3, #8
 8008cc2:	d104      	bne.n	8008cce <HAL_TIM_PWM_Start+0xd6>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2202      	movs	r2, #2
 8008cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ccc:	e013      	b.n	8008cf6 <HAL_TIM_PWM_Start+0xfe>
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	2b0c      	cmp	r3, #12
 8008cd2:	d104      	bne.n	8008cde <HAL_TIM_PWM_Start+0xe6>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2202      	movs	r2, #2
 8008cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008cdc:	e00b      	b.n	8008cf6 <HAL_TIM_PWM_Start+0xfe>
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	2b10      	cmp	r3, #16
 8008ce2:	d104      	bne.n	8008cee <HAL_TIM_PWM_Start+0xf6>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008cec:	e003      	b.n	8008cf6 <HAL_TIM_PWM_Start+0xfe>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2202      	movs	r2, #2
 8008cf2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	6839      	ldr	r1, [r7, #0]
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f000 fe74 	bl	80099ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a35      	ldr	r2, [pc, #212]	@ (8008de0 <HAL_TIM_PWM_Start+0x1e8>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d013      	beq.n	8008d36 <HAL_TIM_PWM_Start+0x13e>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a34      	ldr	r2, [pc, #208]	@ (8008de4 <HAL_TIM_PWM_Start+0x1ec>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d00e      	beq.n	8008d36 <HAL_TIM_PWM_Start+0x13e>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a32      	ldr	r2, [pc, #200]	@ (8008de8 <HAL_TIM_PWM_Start+0x1f0>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d009      	beq.n	8008d36 <HAL_TIM_PWM_Start+0x13e>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a31      	ldr	r2, [pc, #196]	@ (8008dec <HAL_TIM_PWM_Start+0x1f4>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d004      	beq.n	8008d36 <HAL_TIM_PWM_Start+0x13e>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a2f      	ldr	r2, [pc, #188]	@ (8008df0 <HAL_TIM_PWM_Start+0x1f8>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d101      	bne.n	8008d3a <HAL_TIM_PWM_Start+0x142>
 8008d36:	2301      	movs	r3, #1
 8008d38:	e000      	b.n	8008d3c <HAL_TIM_PWM_Start+0x144>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d007      	beq.n	8008d50 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008d4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a22      	ldr	r2, [pc, #136]	@ (8008de0 <HAL_TIM_PWM_Start+0x1e8>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d01d      	beq.n	8008d96 <HAL_TIM_PWM_Start+0x19e>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d62:	d018      	beq.n	8008d96 <HAL_TIM_PWM_Start+0x19e>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a22      	ldr	r2, [pc, #136]	@ (8008df4 <HAL_TIM_PWM_Start+0x1fc>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d013      	beq.n	8008d96 <HAL_TIM_PWM_Start+0x19e>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a21      	ldr	r2, [pc, #132]	@ (8008df8 <HAL_TIM_PWM_Start+0x200>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d00e      	beq.n	8008d96 <HAL_TIM_PWM_Start+0x19e>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8008dfc <HAL_TIM_PWM_Start+0x204>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d009      	beq.n	8008d96 <HAL_TIM_PWM_Start+0x19e>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a17      	ldr	r2, [pc, #92]	@ (8008de4 <HAL_TIM_PWM_Start+0x1ec>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d004      	beq.n	8008d96 <HAL_TIM_PWM_Start+0x19e>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a15      	ldr	r2, [pc, #84]	@ (8008de8 <HAL_TIM_PWM_Start+0x1f0>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d115      	bne.n	8008dc2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	689a      	ldr	r2, [r3, #8]
 8008d9c:	4b18      	ldr	r3, [pc, #96]	@ (8008e00 <HAL_TIM_PWM_Start+0x208>)
 8008d9e:	4013      	ands	r3, r2
 8008da0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2b06      	cmp	r3, #6
 8008da6:	d015      	beq.n	8008dd4 <HAL_TIM_PWM_Start+0x1dc>
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dae:	d011      	beq.n	8008dd4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f042 0201 	orr.w	r2, r2, #1
 8008dbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dc0:	e008      	b.n	8008dd4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f042 0201 	orr.w	r2, r2, #1
 8008dd0:	601a      	str	r2, [r3, #0]
 8008dd2:	e000      	b.n	8008dd6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dd4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	40012c00 	.word	0x40012c00
 8008de4:	40013400 	.word	0x40013400
 8008de8:	40014000 	.word	0x40014000
 8008dec:	40014400 	.word	0x40014400
 8008df0:	40014800 	.word	0x40014800
 8008df4:	40000400 	.word	0x40000400
 8008df8:	40000800 	.word	0x40000800
 8008dfc:	40000c00 	.word	0x40000c00
 8008e00:	00010007 	.word	0x00010007

08008e04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b086      	sub	sp, #24
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e10:	2300      	movs	r3, #0
 8008e12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d101      	bne.n	8008e22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e1e:	2302      	movs	r3, #2
 8008e20:	e0ff      	b.n	8009022 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2201      	movs	r2, #1
 8008e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b14      	cmp	r3, #20
 8008e2e:	f200 80f0 	bhi.w	8009012 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008e32:	a201      	add	r2, pc, #4	@ (adr r2, 8008e38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e38:	08008e8d 	.word	0x08008e8d
 8008e3c:	08009013 	.word	0x08009013
 8008e40:	08009013 	.word	0x08009013
 8008e44:	08009013 	.word	0x08009013
 8008e48:	08008ecd 	.word	0x08008ecd
 8008e4c:	08009013 	.word	0x08009013
 8008e50:	08009013 	.word	0x08009013
 8008e54:	08009013 	.word	0x08009013
 8008e58:	08008f0f 	.word	0x08008f0f
 8008e5c:	08009013 	.word	0x08009013
 8008e60:	08009013 	.word	0x08009013
 8008e64:	08009013 	.word	0x08009013
 8008e68:	08008f4f 	.word	0x08008f4f
 8008e6c:	08009013 	.word	0x08009013
 8008e70:	08009013 	.word	0x08009013
 8008e74:	08009013 	.word	0x08009013
 8008e78:	08008f91 	.word	0x08008f91
 8008e7c:	08009013 	.word	0x08009013
 8008e80:	08009013 	.word	0x08009013
 8008e84:	08009013 	.word	0x08009013
 8008e88:	08008fd1 	.word	0x08008fd1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68b9      	ldr	r1, [r7, #8]
 8008e92:	4618      	mov	r0, r3
 8008e94:	f000 fa3a 	bl	800930c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	699a      	ldr	r2, [r3, #24]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f042 0208 	orr.w	r2, r2, #8
 8008ea6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	699a      	ldr	r2, [r3, #24]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f022 0204 	bic.w	r2, r2, #4
 8008eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6999      	ldr	r1, [r3, #24]
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	691a      	ldr	r2, [r3, #16]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	430a      	orrs	r2, r1
 8008ec8:	619a      	str	r2, [r3, #24]
      break;
 8008eca:	e0a5      	b.n	8009018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	68b9      	ldr	r1, [r7, #8]
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f000 faaa 	bl	800942c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	699a      	ldr	r2, [r3, #24]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ee6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	699a      	ldr	r2, [r3, #24]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ef6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	6999      	ldr	r1, [r3, #24]
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	021a      	lsls	r2, r3, #8
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	430a      	orrs	r2, r1
 8008f0a:	619a      	str	r2, [r3, #24]
      break;
 8008f0c:	e084      	b.n	8009018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68b9      	ldr	r1, [r7, #8]
 8008f14:	4618      	mov	r0, r3
 8008f16:	f000 fb13 	bl	8009540 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	69da      	ldr	r2, [r3, #28]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f042 0208 	orr.w	r2, r2, #8
 8008f28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	69da      	ldr	r2, [r3, #28]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f022 0204 	bic.w	r2, r2, #4
 8008f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	69d9      	ldr	r1, [r3, #28]
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	691a      	ldr	r2, [r3, #16]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	430a      	orrs	r2, r1
 8008f4a:	61da      	str	r2, [r3, #28]
      break;
 8008f4c:	e064      	b.n	8009018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68b9      	ldr	r1, [r7, #8]
 8008f54:	4618      	mov	r0, r3
 8008f56:	f000 fb7b 	bl	8009650 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	69da      	ldr	r2, [r3, #28]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	69da      	ldr	r2, [r3, #28]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	69d9      	ldr	r1, [r3, #28]
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	021a      	lsls	r2, r3, #8
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	430a      	orrs	r2, r1
 8008f8c:	61da      	str	r2, [r3, #28]
      break;
 8008f8e:	e043      	b.n	8009018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	68b9      	ldr	r1, [r7, #8]
 8008f96:	4618      	mov	r0, r3
 8008f98:	f000 fbc4 	bl	8009724 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f042 0208 	orr.w	r2, r2, #8
 8008faa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f022 0204 	bic.w	r2, r2, #4
 8008fba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	691a      	ldr	r2, [r3, #16]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008fce:	e023      	b.n	8009018 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	68b9      	ldr	r1, [r7, #8]
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f000 fc08 	bl	80097ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008fea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ffa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	691b      	ldr	r3, [r3, #16]
 8009006:	021a      	lsls	r2, r3, #8
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	430a      	orrs	r2, r1
 800900e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009010:	e002      	b.n	8009018 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	75fb      	strb	r3, [r7, #23]
      break;
 8009016:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2200      	movs	r2, #0
 800901c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009020:	7dfb      	ldrb	r3, [r7, #23]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3718      	adds	r7, #24
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop

0800902c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009036:	2300      	movs	r3, #0
 8009038:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <HAL_TIM_ConfigClockSource+0x1c>
 8009044:	2302      	movs	r3, #2
 8009046:	e0b6      	b.n	80091b6 <HAL_TIM_ConfigClockSource+0x18a>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2201      	movs	r2, #1
 800904c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2202      	movs	r2, #2
 8009054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009066:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800906a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009072:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009084:	d03e      	beq.n	8009104 <HAL_TIM_ConfigClockSource+0xd8>
 8009086:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800908a:	f200 8087 	bhi.w	800919c <HAL_TIM_ConfigClockSource+0x170>
 800908e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009092:	f000 8086 	beq.w	80091a2 <HAL_TIM_ConfigClockSource+0x176>
 8009096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800909a:	d87f      	bhi.n	800919c <HAL_TIM_ConfigClockSource+0x170>
 800909c:	2b70      	cmp	r3, #112	@ 0x70
 800909e:	d01a      	beq.n	80090d6 <HAL_TIM_ConfigClockSource+0xaa>
 80090a0:	2b70      	cmp	r3, #112	@ 0x70
 80090a2:	d87b      	bhi.n	800919c <HAL_TIM_ConfigClockSource+0x170>
 80090a4:	2b60      	cmp	r3, #96	@ 0x60
 80090a6:	d050      	beq.n	800914a <HAL_TIM_ConfigClockSource+0x11e>
 80090a8:	2b60      	cmp	r3, #96	@ 0x60
 80090aa:	d877      	bhi.n	800919c <HAL_TIM_ConfigClockSource+0x170>
 80090ac:	2b50      	cmp	r3, #80	@ 0x50
 80090ae:	d03c      	beq.n	800912a <HAL_TIM_ConfigClockSource+0xfe>
 80090b0:	2b50      	cmp	r3, #80	@ 0x50
 80090b2:	d873      	bhi.n	800919c <HAL_TIM_ConfigClockSource+0x170>
 80090b4:	2b40      	cmp	r3, #64	@ 0x40
 80090b6:	d058      	beq.n	800916a <HAL_TIM_ConfigClockSource+0x13e>
 80090b8:	2b40      	cmp	r3, #64	@ 0x40
 80090ba:	d86f      	bhi.n	800919c <HAL_TIM_ConfigClockSource+0x170>
 80090bc:	2b30      	cmp	r3, #48	@ 0x30
 80090be:	d064      	beq.n	800918a <HAL_TIM_ConfigClockSource+0x15e>
 80090c0:	2b30      	cmp	r3, #48	@ 0x30
 80090c2:	d86b      	bhi.n	800919c <HAL_TIM_ConfigClockSource+0x170>
 80090c4:	2b20      	cmp	r3, #32
 80090c6:	d060      	beq.n	800918a <HAL_TIM_ConfigClockSource+0x15e>
 80090c8:	2b20      	cmp	r3, #32
 80090ca:	d867      	bhi.n	800919c <HAL_TIM_ConfigClockSource+0x170>
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d05c      	beq.n	800918a <HAL_TIM_ConfigClockSource+0x15e>
 80090d0:	2b10      	cmp	r3, #16
 80090d2:	d05a      	beq.n	800918a <HAL_TIM_ConfigClockSource+0x15e>
 80090d4:	e062      	b.n	800919c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80090e6:	f000 fc61 	bl	80099ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80090f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	68ba      	ldr	r2, [r7, #8]
 8009100:	609a      	str	r2, [r3, #8]
      break;
 8009102:	e04f      	b.n	80091a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009114:	f000 fc4a 	bl	80099ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	689a      	ldr	r2, [r3, #8]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009126:	609a      	str	r2, [r3, #8]
      break;
 8009128:	e03c      	b.n	80091a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009136:	461a      	mov	r2, r3
 8009138:	f000 fbbe 	bl	80098b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2150      	movs	r1, #80	@ 0x50
 8009142:	4618      	mov	r0, r3
 8009144:	f000 fc17 	bl	8009976 <TIM_ITRx_SetConfig>
      break;
 8009148:	e02c      	b.n	80091a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009156:	461a      	mov	r2, r3
 8009158:	f000 fbdd 	bl	8009916 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2160      	movs	r1, #96	@ 0x60
 8009162:	4618      	mov	r0, r3
 8009164:	f000 fc07 	bl	8009976 <TIM_ITRx_SetConfig>
      break;
 8009168:	e01c      	b.n	80091a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009176:	461a      	mov	r2, r3
 8009178:	f000 fb9e 	bl	80098b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2140      	movs	r1, #64	@ 0x40
 8009182:	4618      	mov	r0, r3
 8009184:	f000 fbf7 	bl	8009976 <TIM_ITRx_SetConfig>
      break;
 8009188:	e00c      	b.n	80091a4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4619      	mov	r1, r3
 8009194:	4610      	mov	r0, r2
 8009196:	f000 fbee 	bl	8009976 <TIM_ITRx_SetConfig>
      break;
 800919a:	e003      	b.n	80091a4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	73fb      	strb	r3, [r7, #15]
      break;
 80091a0:	e000      	b.n	80091a4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80091a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3710      	adds	r7, #16
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}
	...

080091c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b085      	sub	sp, #20
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	4a46      	ldr	r2, [pc, #280]	@ (80092ec <TIM_Base_SetConfig+0x12c>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d013      	beq.n	8009200 <TIM_Base_SetConfig+0x40>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091de:	d00f      	beq.n	8009200 <TIM_Base_SetConfig+0x40>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	4a43      	ldr	r2, [pc, #268]	@ (80092f0 <TIM_Base_SetConfig+0x130>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d00b      	beq.n	8009200 <TIM_Base_SetConfig+0x40>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	4a42      	ldr	r2, [pc, #264]	@ (80092f4 <TIM_Base_SetConfig+0x134>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d007      	beq.n	8009200 <TIM_Base_SetConfig+0x40>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a41      	ldr	r2, [pc, #260]	@ (80092f8 <TIM_Base_SetConfig+0x138>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d003      	beq.n	8009200 <TIM_Base_SetConfig+0x40>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a40      	ldr	r2, [pc, #256]	@ (80092fc <TIM_Base_SetConfig+0x13c>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d108      	bne.n	8009212 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	68fa      	ldr	r2, [r7, #12]
 800920e:	4313      	orrs	r3, r2
 8009210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a35      	ldr	r2, [pc, #212]	@ (80092ec <TIM_Base_SetConfig+0x12c>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d01f      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009220:	d01b      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4a32      	ldr	r2, [pc, #200]	@ (80092f0 <TIM_Base_SetConfig+0x130>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d017      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a31      	ldr	r2, [pc, #196]	@ (80092f4 <TIM_Base_SetConfig+0x134>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d013      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4a30      	ldr	r2, [pc, #192]	@ (80092f8 <TIM_Base_SetConfig+0x138>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d00f      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4a2f      	ldr	r2, [pc, #188]	@ (80092fc <TIM_Base_SetConfig+0x13c>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d00b      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a2e      	ldr	r2, [pc, #184]	@ (8009300 <TIM_Base_SetConfig+0x140>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d007      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	4a2d      	ldr	r2, [pc, #180]	@ (8009304 <TIM_Base_SetConfig+0x144>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d003      	beq.n	800925a <TIM_Base_SetConfig+0x9a>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a2c      	ldr	r2, [pc, #176]	@ (8009308 <TIM_Base_SetConfig+0x148>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d108      	bne.n	800926c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009260:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	4313      	orrs	r3, r2
 800926a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	695b      	ldr	r3, [r3, #20]
 8009276:	4313      	orrs	r3, r2
 8009278:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	689a      	ldr	r2, [r3, #8]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	4a16      	ldr	r2, [pc, #88]	@ (80092ec <TIM_Base_SetConfig+0x12c>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d00f      	beq.n	80092b8 <TIM_Base_SetConfig+0xf8>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	4a18      	ldr	r2, [pc, #96]	@ (80092fc <TIM_Base_SetConfig+0x13c>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d00b      	beq.n	80092b8 <TIM_Base_SetConfig+0xf8>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	4a17      	ldr	r2, [pc, #92]	@ (8009300 <TIM_Base_SetConfig+0x140>)
 80092a4:	4293      	cmp	r3, r2
 80092a6:	d007      	beq.n	80092b8 <TIM_Base_SetConfig+0xf8>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4a16      	ldr	r2, [pc, #88]	@ (8009304 <TIM_Base_SetConfig+0x144>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d003      	beq.n	80092b8 <TIM_Base_SetConfig+0xf8>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4a15      	ldr	r2, [pc, #84]	@ (8009308 <TIM_Base_SetConfig+0x148>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d103      	bne.n	80092c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	691a      	ldr	r2, [r3, #16]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2201      	movs	r2, #1
 80092c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d105      	bne.n	80092de <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	691b      	ldr	r3, [r3, #16]
 80092d6:	f023 0201 	bic.w	r2, r3, #1
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	611a      	str	r2, [r3, #16]
  }
}
 80092de:	bf00      	nop
 80092e0:	3714      	adds	r7, #20
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop
 80092ec:	40012c00 	.word	0x40012c00
 80092f0:	40000400 	.word	0x40000400
 80092f4:	40000800 	.word	0x40000800
 80092f8:	40000c00 	.word	0x40000c00
 80092fc:	40013400 	.word	0x40013400
 8009300:	40014000 	.word	0x40014000
 8009304:	40014400 	.word	0x40014400
 8009308:	40014800 	.word	0x40014800

0800930c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800930c:	b480      	push	{r7}
 800930e:	b087      	sub	sp, #28
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6a1b      	ldr	r3, [r3, #32]
 800931a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a1b      	ldr	r3, [r3, #32]
 8009320:	f023 0201 	bic.w	r2, r3, #1
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800933a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800933e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f023 0303 	bic.w	r3, r3, #3
 8009346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	68fa      	ldr	r2, [r7, #12]
 800934e:	4313      	orrs	r3, r2
 8009350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	f023 0302 	bic.w	r3, r3, #2
 8009358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	697a      	ldr	r2, [r7, #20]
 8009360:	4313      	orrs	r3, r2
 8009362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	4a2c      	ldr	r2, [pc, #176]	@ (8009418 <TIM_OC1_SetConfig+0x10c>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d00f      	beq.n	800938c <TIM_OC1_SetConfig+0x80>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	4a2b      	ldr	r2, [pc, #172]	@ (800941c <TIM_OC1_SetConfig+0x110>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d00b      	beq.n	800938c <TIM_OC1_SetConfig+0x80>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	4a2a      	ldr	r2, [pc, #168]	@ (8009420 <TIM_OC1_SetConfig+0x114>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d007      	beq.n	800938c <TIM_OC1_SetConfig+0x80>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a29      	ldr	r2, [pc, #164]	@ (8009424 <TIM_OC1_SetConfig+0x118>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d003      	beq.n	800938c <TIM_OC1_SetConfig+0x80>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	4a28      	ldr	r2, [pc, #160]	@ (8009428 <TIM_OC1_SetConfig+0x11c>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d10c      	bne.n	80093a6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	f023 0308 	bic.w	r3, r3, #8
 8009392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	68db      	ldr	r3, [r3, #12]
 8009398:	697a      	ldr	r2, [r7, #20]
 800939a:	4313      	orrs	r3, r2
 800939c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	f023 0304 	bic.w	r3, r3, #4
 80093a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a1b      	ldr	r2, [pc, #108]	@ (8009418 <TIM_OC1_SetConfig+0x10c>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d00f      	beq.n	80093ce <TIM_OC1_SetConfig+0xc2>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	4a1a      	ldr	r2, [pc, #104]	@ (800941c <TIM_OC1_SetConfig+0x110>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d00b      	beq.n	80093ce <TIM_OC1_SetConfig+0xc2>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a19      	ldr	r2, [pc, #100]	@ (8009420 <TIM_OC1_SetConfig+0x114>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d007      	beq.n	80093ce <TIM_OC1_SetConfig+0xc2>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a18      	ldr	r2, [pc, #96]	@ (8009424 <TIM_OC1_SetConfig+0x118>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d003      	beq.n	80093ce <TIM_OC1_SetConfig+0xc2>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a17      	ldr	r2, [pc, #92]	@ (8009428 <TIM_OC1_SetConfig+0x11c>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d111      	bne.n	80093f2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80093dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	693a      	ldr	r2, [r7, #16]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	693a      	ldr	r2, [r7, #16]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	693a      	ldr	r2, [r7, #16]
 80093f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	685a      	ldr	r2, [r3, #4]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	697a      	ldr	r2, [r7, #20]
 800940a:	621a      	str	r2, [r3, #32]
}
 800940c:	bf00      	nop
 800940e:	371c      	adds	r7, #28
 8009410:	46bd      	mov	sp, r7
 8009412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009416:	4770      	bx	lr
 8009418:	40012c00 	.word	0x40012c00
 800941c:	40013400 	.word	0x40013400
 8009420:	40014000 	.word	0x40014000
 8009424:	40014400 	.word	0x40014400
 8009428:	40014800 	.word	0x40014800

0800942c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800942c:	b480      	push	{r7}
 800942e:	b087      	sub	sp, #28
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6a1b      	ldr	r3, [r3, #32]
 8009440:	f023 0210 	bic.w	r2, r3, #16
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	699b      	ldr	r3, [r3, #24]
 8009452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800945a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800945e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	021b      	lsls	r3, r3, #8
 800946e:	68fa      	ldr	r2, [r7, #12]
 8009470:	4313      	orrs	r3, r2
 8009472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	f023 0320 	bic.w	r3, r3, #32
 800947a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	011b      	lsls	r3, r3, #4
 8009482:	697a      	ldr	r2, [r7, #20]
 8009484:	4313      	orrs	r3, r2
 8009486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a28      	ldr	r2, [pc, #160]	@ (800952c <TIM_OC2_SetConfig+0x100>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d003      	beq.n	8009498 <TIM_OC2_SetConfig+0x6c>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a27      	ldr	r2, [pc, #156]	@ (8009530 <TIM_OC2_SetConfig+0x104>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d10d      	bne.n	80094b4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800949e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	68db      	ldr	r3, [r3, #12]
 80094a4:	011b      	lsls	r3, r3, #4
 80094a6:	697a      	ldr	r2, [r7, #20]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a1d      	ldr	r2, [pc, #116]	@ (800952c <TIM_OC2_SetConfig+0x100>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d00f      	beq.n	80094dc <TIM_OC2_SetConfig+0xb0>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a1c      	ldr	r2, [pc, #112]	@ (8009530 <TIM_OC2_SetConfig+0x104>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d00b      	beq.n	80094dc <TIM_OC2_SetConfig+0xb0>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	4a1b      	ldr	r2, [pc, #108]	@ (8009534 <TIM_OC2_SetConfig+0x108>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d007      	beq.n	80094dc <TIM_OC2_SetConfig+0xb0>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	4a1a      	ldr	r2, [pc, #104]	@ (8009538 <TIM_OC2_SetConfig+0x10c>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d003      	beq.n	80094dc <TIM_OC2_SetConfig+0xb0>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	4a19      	ldr	r2, [pc, #100]	@ (800953c <TIM_OC2_SetConfig+0x110>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d113      	bne.n	8009504 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80094e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80094ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	695b      	ldr	r3, [r3, #20]
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	693a      	ldr	r2, [r7, #16]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	699b      	ldr	r3, [r3, #24]
 80094fc:	009b      	lsls	r3, r3, #2
 80094fe:	693a      	ldr	r2, [r7, #16]
 8009500:	4313      	orrs	r3, r2
 8009502:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	68fa      	ldr	r2, [r7, #12]
 800950e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	697a      	ldr	r2, [r7, #20]
 800951c:	621a      	str	r2, [r3, #32]
}
 800951e:	bf00      	nop
 8009520:	371c      	adds	r7, #28
 8009522:	46bd      	mov	sp, r7
 8009524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009528:	4770      	bx	lr
 800952a:	bf00      	nop
 800952c:	40012c00 	.word	0x40012c00
 8009530:	40013400 	.word	0x40013400
 8009534:	40014000 	.word	0x40014000
 8009538:	40014400 	.word	0x40014400
 800953c:	40014800 	.word	0x40014800

08009540 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009540:	b480      	push	{r7}
 8009542:	b087      	sub	sp, #28
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6a1b      	ldr	r3, [r3, #32]
 8009554:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	69db      	ldr	r3, [r3, #28]
 8009566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800956e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f023 0303 	bic.w	r3, r3, #3
 800957a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	4313      	orrs	r3, r2
 8009584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800958c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	021b      	lsls	r3, r3, #8
 8009594:	697a      	ldr	r2, [r7, #20]
 8009596:	4313      	orrs	r3, r2
 8009598:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	4a27      	ldr	r2, [pc, #156]	@ (800963c <TIM_OC3_SetConfig+0xfc>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d003      	beq.n	80095aa <TIM_OC3_SetConfig+0x6a>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4a26      	ldr	r2, [pc, #152]	@ (8009640 <TIM_OC3_SetConfig+0x100>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d10d      	bne.n	80095c6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80095b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	68db      	ldr	r3, [r3, #12]
 80095b6:	021b      	lsls	r3, r3, #8
 80095b8:	697a      	ldr	r2, [r7, #20]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80095be:	697b      	ldr	r3, [r7, #20]
 80095c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	4a1c      	ldr	r2, [pc, #112]	@ (800963c <TIM_OC3_SetConfig+0xfc>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d00f      	beq.n	80095ee <TIM_OC3_SetConfig+0xae>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	4a1b      	ldr	r2, [pc, #108]	@ (8009640 <TIM_OC3_SetConfig+0x100>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d00b      	beq.n	80095ee <TIM_OC3_SetConfig+0xae>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4a1a      	ldr	r2, [pc, #104]	@ (8009644 <TIM_OC3_SetConfig+0x104>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d007      	beq.n	80095ee <TIM_OC3_SetConfig+0xae>
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	4a19      	ldr	r2, [pc, #100]	@ (8009648 <TIM_OC3_SetConfig+0x108>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d003      	beq.n	80095ee <TIM_OC3_SetConfig+0xae>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	4a18      	ldr	r2, [pc, #96]	@ (800964c <TIM_OC3_SetConfig+0x10c>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d113      	bne.n	8009616 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80095fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	011b      	lsls	r3, r3, #4
 8009604:	693a      	ldr	r2, [r7, #16]
 8009606:	4313      	orrs	r3, r2
 8009608:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	699b      	ldr	r3, [r3, #24]
 800960e:	011b      	lsls	r3, r3, #4
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	4313      	orrs	r3, r2
 8009614:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	693a      	ldr	r2, [r7, #16]
 800961a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	68fa      	ldr	r2, [r7, #12]
 8009620:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	685a      	ldr	r2, [r3, #4]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	697a      	ldr	r2, [r7, #20]
 800962e:	621a      	str	r2, [r3, #32]
}
 8009630:	bf00      	nop
 8009632:	371c      	adds	r7, #28
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr
 800963c:	40012c00 	.word	0x40012c00
 8009640:	40013400 	.word	0x40013400
 8009644:	40014000 	.word	0x40014000
 8009648:	40014400 	.word	0x40014400
 800964c:	40014800 	.word	0x40014800

08009650 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009650:	b480      	push	{r7}
 8009652:	b087      	sub	sp, #28
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6a1b      	ldr	r3, [r3, #32]
 800965e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6a1b      	ldr	r3, [r3, #32]
 8009664:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	69db      	ldr	r3, [r3, #28]
 8009676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800967e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009682:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800968a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	021b      	lsls	r3, r3, #8
 8009692:	68fa      	ldr	r2, [r7, #12]
 8009694:	4313      	orrs	r3, r2
 8009696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800969e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	689b      	ldr	r3, [r3, #8]
 80096a4:	031b      	lsls	r3, r3, #12
 80096a6:	693a      	ldr	r2, [r7, #16]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	4a18      	ldr	r2, [pc, #96]	@ (8009710 <TIM_OC4_SetConfig+0xc0>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d00f      	beq.n	80096d4 <TIM_OC4_SetConfig+0x84>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	4a17      	ldr	r2, [pc, #92]	@ (8009714 <TIM_OC4_SetConfig+0xc4>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d00b      	beq.n	80096d4 <TIM_OC4_SetConfig+0x84>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a16      	ldr	r2, [pc, #88]	@ (8009718 <TIM_OC4_SetConfig+0xc8>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d007      	beq.n	80096d4 <TIM_OC4_SetConfig+0x84>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a15      	ldr	r2, [pc, #84]	@ (800971c <TIM_OC4_SetConfig+0xcc>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d003      	beq.n	80096d4 <TIM_OC4_SetConfig+0x84>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	4a14      	ldr	r2, [pc, #80]	@ (8009720 <TIM_OC4_SetConfig+0xd0>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d109      	bne.n	80096e8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80096da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	695b      	ldr	r3, [r3, #20]
 80096e0:	019b      	lsls	r3, r3, #6
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	4313      	orrs	r3, r2
 80096e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	697a      	ldr	r2, [r7, #20]
 80096ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	68fa      	ldr	r2, [r7, #12]
 80096f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	685a      	ldr	r2, [r3, #4]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	693a      	ldr	r2, [r7, #16]
 8009700:	621a      	str	r2, [r3, #32]
}
 8009702:	bf00      	nop
 8009704:	371c      	adds	r7, #28
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr
 800970e:	bf00      	nop
 8009710:	40012c00 	.word	0x40012c00
 8009714:	40013400 	.word	0x40013400
 8009718:	40014000 	.word	0x40014000
 800971c:	40014400 	.word	0x40014400
 8009720:	40014800 	.word	0x40014800

08009724 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009724:	b480      	push	{r7}
 8009726:	b087      	sub	sp, #28
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6a1b      	ldr	r3, [r3, #32]
 8009732:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6a1b      	ldr	r3, [r3, #32]
 8009738:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800974a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	68fa      	ldr	r2, [r7, #12]
 800975e:	4313      	orrs	r3, r2
 8009760:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009768:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	041b      	lsls	r3, r3, #16
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	4313      	orrs	r3, r2
 8009774:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	4a17      	ldr	r2, [pc, #92]	@ (80097d8 <TIM_OC5_SetConfig+0xb4>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d00f      	beq.n	800979e <TIM_OC5_SetConfig+0x7a>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	4a16      	ldr	r2, [pc, #88]	@ (80097dc <TIM_OC5_SetConfig+0xb8>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d00b      	beq.n	800979e <TIM_OC5_SetConfig+0x7a>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	4a15      	ldr	r2, [pc, #84]	@ (80097e0 <TIM_OC5_SetConfig+0xbc>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d007      	beq.n	800979e <TIM_OC5_SetConfig+0x7a>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a14      	ldr	r2, [pc, #80]	@ (80097e4 <TIM_OC5_SetConfig+0xc0>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d003      	beq.n	800979e <TIM_OC5_SetConfig+0x7a>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	4a13      	ldr	r2, [pc, #76]	@ (80097e8 <TIM_OC5_SetConfig+0xc4>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d109      	bne.n	80097b2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	695b      	ldr	r3, [r3, #20]
 80097aa:	021b      	lsls	r3, r3, #8
 80097ac:	697a      	ldr	r2, [r7, #20]
 80097ae:	4313      	orrs	r3, r2
 80097b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	697a      	ldr	r2, [r7, #20]
 80097b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	68fa      	ldr	r2, [r7, #12]
 80097bc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	685a      	ldr	r2, [r3, #4]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	693a      	ldr	r2, [r7, #16]
 80097ca:	621a      	str	r2, [r3, #32]
}
 80097cc:	bf00      	nop
 80097ce:	371c      	adds	r7, #28
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr
 80097d8:	40012c00 	.word	0x40012c00
 80097dc:	40013400 	.word	0x40013400
 80097e0:	40014000 	.word	0x40014000
 80097e4:	40014400 	.word	0x40014400
 80097e8:	40014800 	.word	0x40014800

080097ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b087      	sub	sp, #28
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6a1b      	ldr	r3, [r3, #32]
 80097fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6a1b      	ldr	r3, [r3, #32]
 8009800:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800981a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800981e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	021b      	lsls	r3, r3, #8
 8009826:	68fa      	ldr	r2, [r7, #12]
 8009828:	4313      	orrs	r3, r2
 800982a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009832:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	051b      	lsls	r3, r3, #20
 800983a:	693a      	ldr	r2, [r7, #16]
 800983c:	4313      	orrs	r3, r2
 800983e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a18      	ldr	r2, [pc, #96]	@ (80098a4 <TIM_OC6_SetConfig+0xb8>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d00f      	beq.n	8009868 <TIM_OC6_SetConfig+0x7c>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4a17      	ldr	r2, [pc, #92]	@ (80098a8 <TIM_OC6_SetConfig+0xbc>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d00b      	beq.n	8009868 <TIM_OC6_SetConfig+0x7c>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	4a16      	ldr	r2, [pc, #88]	@ (80098ac <TIM_OC6_SetConfig+0xc0>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d007      	beq.n	8009868 <TIM_OC6_SetConfig+0x7c>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a15      	ldr	r2, [pc, #84]	@ (80098b0 <TIM_OC6_SetConfig+0xc4>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d003      	beq.n	8009868 <TIM_OC6_SetConfig+0x7c>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a14      	ldr	r2, [pc, #80]	@ (80098b4 <TIM_OC6_SetConfig+0xc8>)
 8009864:	4293      	cmp	r3, r2
 8009866:	d109      	bne.n	800987c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800986e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	695b      	ldr	r3, [r3, #20]
 8009874:	029b      	lsls	r3, r3, #10
 8009876:	697a      	ldr	r2, [r7, #20]
 8009878:	4313      	orrs	r3, r2
 800987a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	697a      	ldr	r2, [r7, #20]
 8009880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	68fa      	ldr	r2, [r7, #12]
 8009886:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	685a      	ldr	r2, [r3, #4]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	693a      	ldr	r2, [r7, #16]
 8009894:	621a      	str	r2, [r3, #32]
}
 8009896:	bf00      	nop
 8009898:	371c      	adds	r7, #28
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr
 80098a2:	bf00      	nop
 80098a4:	40012c00 	.word	0x40012c00
 80098a8:	40013400 	.word	0x40013400
 80098ac:	40014000 	.word	0x40014000
 80098b0:	40014400 	.word	0x40014400
 80098b4:	40014800 	.word	0x40014800

080098b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b087      	sub	sp, #28
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	60b9      	str	r1, [r7, #8]
 80098c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	6a1b      	ldr	r3, [r3, #32]
 80098c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	6a1b      	ldr	r3, [r3, #32]
 80098ce:	f023 0201 	bic.w	r2, r3, #1
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	699b      	ldr	r3, [r3, #24]
 80098da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80098e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	011b      	lsls	r3, r3, #4
 80098e8:	693a      	ldr	r2, [r7, #16]
 80098ea:	4313      	orrs	r3, r2
 80098ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	f023 030a 	bic.w	r3, r3, #10
 80098f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80098f6:	697a      	ldr	r2, [r7, #20]
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	4313      	orrs	r3, r2
 80098fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	693a      	ldr	r2, [r7, #16]
 8009902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	697a      	ldr	r2, [r7, #20]
 8009908:	621a      	str	r2, [r3, #32]
}
 800990a:	bf00      	nop
 800990c:	371c      	adds	r7, #28
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr

08009916 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009916:	b480      	push	{r7}
 8009918:	b087      	sub	sp, #28
 800991a:	af00      	add	r7, sp, #0
 800991c:	60f8      	str	r0, [r7, #12]
 800991e:	60b9      	str	r1, [r7, #8]
 8009920:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6a1b      	ldr	r3, [r3, #32]
 8009926:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	6a1b      	ldr	r3, [r3, #32]
 800992c:	f023 0210 	bic.w	r2, r3, #16
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	699b      	ldr	r3, [r3, #24]
 8009938:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009940:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	031b      	lsls	r3, r3, #12
 8009946:	693a      	ldr	r2, [r7, #16]
 8009948:	4313      	orrs	r3, r2
 800994a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009952:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	011b      	lsls	r3, r3, #4
 8009958:	697a      	ldr	r2, [r7, #20]
 800995a:	4313      	orrs	r3, r2
 800995c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	693a      	ldr	r2, [r7, #16]
 8009962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	697a      	ldr	r2, [r7, #20]
 8009968:	621a      	str	r2, [r3, #32]
}
 800996a:	bf00      	nop
 800996c:	371c      	adds	r7, #28
 800996e:	46bd      	mov	sp, r7
 8009970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009974:	4770      	bx	lr

08009976 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009976:	b480      	push	{r7}
 8009978:	b085      	sub	sp, #20
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
 800997e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800998c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800998e:	683a      	ldr	r2, [r7, #0]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	4313      	orrs	r3, r2
 8009994:	f043 0307 	orr.w	r3, r3, #7
 8009998:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	609a      	str	r2, [r3, #8]
}
 80099a0:	bf00      	nop
 80099a2:	3714      	adds	r7, #20
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr

080099ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b087      	sub	sp, #28
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	60f8      	str	r0, [r7, #12]
 80099b4:	60b9      	str	r1, [r7, #8]
 80099b6:	607a      	str	r2, [r7, #4]
 80099b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80099c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	021a      	lsls	r2, r3, #8
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	431a      	orrs	r2, r3
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	4313      	orrs	r3, r2
 80099d4:	697a      	ldr	r2, [r7, #20]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	697a      	ldr	r2, [r7, #20]
 80099de:	609a      	str	r2, [r3, #8]
}
 80099e0:	bf00      	nop
 80099e2:	371c      	adds	r7, #28
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b087      	sub	sp, #28
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	60b9      	str	r1, [r7, #8]
 80099f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	f003 031f 	and.w	r3, r3, #31
 80099fe:	2201      	movs	r2, #1
 8009a00:	fa02 f303 	lsl.w	r3, r2, r3
 8009a04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6a1a      	ldr	r2, [r3, #32]
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	43db      	mvns	r3, r3
 8009a0e:	401a      	ands	r2, r3
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6a1a      	ldr	r2, [r3, #32]
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	f003 031f 	and.w	r3, r3, #31
 8009a1e:	6879      	ldr	r1, [r7, #4]
 8009a20:	fa01 f303 	lsl.w	r3, r1, r3
 8009a24:	431a      	orrs	r2, r3
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	621a      	str	r2, [r3, #32]
}
 8009a2a:	bf00      	nop
 8009a2c:	371c      	adds	r7, #28
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr
	...

08009a38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d101      	bne.n	8009a50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a4c:	2302      	movs	r3, #2
 8009a4e:	e068      	b.n	8009b22 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2201      	movs	r2, #1
 8009a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2202      	movs	r2, #2
 8009a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a2e      	ldr	r2, [pc, #184]	@ (8009b30 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d004      	beq.n	8009a84 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a2d      	ldr	r2, [pc, #180]	@ (8009b34 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d108      	bne.n	8009a96 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009a8a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	68fa      	ldr	r2, [r7, #12]
 8009a92:	4313      	orrs	r3, r2
 8009a94:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a9c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	68fa      	ldr	r2, [r7, #12]
 8009aae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8009b30 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d01d      	beq.n	8009af6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ac2:	d018      	beq.n	8009af6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a1b      	ldr	r2, [pc, #108]	@ (8009b38 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d013      	beq.n	8009af6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a1a      	ldr	r2, [pc, #104]	@ (8009b3c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d00e      	beq.n	8009af6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	4a18      	ldr	r2, [pc, #96]	@ (8009b40 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	d009      	beq.n	8009af6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a13      	ldr	r2, [pc, #76]	@ (8009b34 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d004      	beq.n	8009af6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a14      	ldr	r2, [pc, #80]	@ (8009b44 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d10c      	bne.n	8009b10 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009afc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	68ba      	ldr	r2, [r7, #8]
 8009b04:	4313      	orrs	r3, r2
 8009b06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b20:	2300      	movs	r3, #0
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3714      	adds	r7, #20
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	40012c00 	.word	0x40012c00
 8009b34:	40013400 	.word	0x40013400
 8009b38:	40000400 	.word	0x40000400
 8009b3c:	40000800 	.word	0x40000800
 8009b40:	40000c00 	.word	0x40000c00
 8009b44:	40014000 	.word	0x40014000

08009b48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b082      	sub	sp, #8
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d101      	bne.n	8009b5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b56:	2301      	movs	r3, #1
 8009b58:	e042      	b.n	8009be0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d106      	bne.n	8009b72 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f7f9 fe45 	bl	80037fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2224      	movs	r2, #36	@ 0x24
 8009b76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f022 0201 	bic.w	r2, r2, #1
 8009b88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d002      	beq.n	8009b98 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f000 fbb2 	bl	800a2fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 f8b3 	bl	8009d04 <UART_SetConfig>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d101      	bne.n	8009ba8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	e01b      	b.n	8009be0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009bb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	689a      	ldr	r2, [r3, #8]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009bc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f042 0201 	orr.w	r2, r2, #1
 8009bd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 fc31 	bl	800a440 <UART_CheckIdleState>
 8009bde:	4603      	mov	r3, r0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3708      	adds	r7, #8
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b08a      	sub	sp, #40	@ 0x28
 8009bec:	af02      	add	r7, sp, #8
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	60b9      	str	r1, [r7, #8]
 8009bf2:	603b      	str	r3, [r7, #0]
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bfe:	2b20      	cmp	r3, #32
 8009c00:	d17b      	bne.n	8009cfa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d002      	beq.n	8009c0e <HAL_UART_Transmit+0x26>
 8009c08:	88fb      	ldrh	r3, [r7, #6]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d101      	bne.n	8009c12 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009c0e:	2301      	movs	r3, #1
 8009c10:	e074      	b.n	8009cfc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2221      	movs	r2, #33	@ 0x21
 8009c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009c22:	f7fb fc6f 	bl	8005504 <HAL_GetTick>
 8009c26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	88fa      	ldrh	r2, [r7, #6]
 8009c2c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	88fa      	ldrh	r2, [r7, #6]
 8009c34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c40:	d108      	bne.n	8009c54 <HAL_UART_Transmit+0x6c>
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	691b      	ldr	r3, [r3, #16]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d104      	bne.n	8009c54 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	61bb      	str	r3, [r7, #24]
 8009c52:	e003      	b.n	8009c5c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009c5c:	e030      	b.n	8009cc0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	9300      	str	r3, [sp, #0]
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	2200      	movs	r2, #0
 8009c66:	2180      	movs	r1, #128	@ 0x80
 8009c68:	68f8      	ldr	r0, [r7, #12]
 8009c6a:	f000 fc93 	bl	800a594 <UART_WaitOnFlagUntilTimeout>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d005      	beq.n	8009c80 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2220      	movs	r2, #32
 8009c78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009c7c:	2303      	movs	r3, #3
 8009c7e:	e03d      	b.n	8009cfc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009c80:	69fb      	ldr	r3, [r7, #28]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d10b      	bne.n	8009c9e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009c86:	69bb      	ldr	r3, [r7, #24]
 8009c88:	881a      	ldrh	r2, [r3, #0]
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c92:	b292      	uxth	r2, r2
 8009c94:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009c96:	69bb      	ldr	r3, [r7, #24]
 8009c98:	3302      	adds	r3, #2
 8009c9a:	61bb      	str	r3, [r7, #24]
 8009c9c:	e007      	b.n	8009cae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009c9e:	69fb      	ldr	r3, [r7, #28]
 8009ca0:	781a      	ldrb	r2, [r3, #0]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009ca8:	69fb      	ldr	r3, [r7, #28]
 8009caa:	3301      	adds	r3, #1
 8009cac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	3b01      	subs	r3, #1
 8009cb8:	b29a      	uxth	r2, r3
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d1c8      	bne.n	8009c5e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	9300      	str	r3, [sp, #0]
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	2140      	movs	r1, #64	@ 0x40
 8009cd6:	68f8      	ldr	r0, [r7, #12]
 8009cd8:	f000 fc5c 	bl	800a594 <UART_WaitOnFlagUntilTimeout>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d005      	beq.n	8009cee <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2220      	movs	r2, #32
 8009ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009cea:	2303      	movs	r3, #3
 8009cec:	e006      	b.n	8009cfc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2220      	movs	r2, #32
 8009cf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	e000      	b.n	8009cfc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009cfa:	2302      	movs	r3, #2
  }
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3720      	adds	r7, #32
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d08:	b08c      	sub	sp, #48	@ 0x30
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	689a      	ldr	r2, [r3, #8]
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	691b      	ldr	r3, [r3, #16]
 8009d1c:	431a      	orrs	r2, r3
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	695b      	ldr	r3, [r3, #20]
 8009d22:	431a      	orrs	r2, r3
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	69db      	ldr	r3, [r3, #28]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	4baa      	ldr	r3, [pc, #680]	@ (8009fdc <UART_SetConfig+0x2d8>)
 8009d34:	4013      	ands	r3, r2
 8009d36:	697a      	ldr	r2, [r7, #20]
 8009d38:	6812      	ldr	r2, [r2, #0]
 8009d3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d3c:	430b      	orrs	r3, r1
 8009d3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	68da      	ldr	r2, [r3, #12]
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	430a      	orrs	r2, r1
 8009d54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	699b      	ldr	r3, [r3, #24]
 8009d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a9f      	ldr	r2, [pc, #636]	@ (8009fe0 <UART_SetConfig+0x2dc>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d004      	beq.n	8009d70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	6a1b      	ldr	r3, [r3, #32]
 8009d6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	689b      	ldr	r3, [r3, #8]
 8009d76:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009d7a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009d7e:	697a      	ldr	r2, [r7, #20]
 8009d80:	6812      	ldr	r2, [r2, #0]
 8009d82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d84:	430b      	orrs	r3, r1
 8009d86:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d8e:	f023 010f 	bic.w	r1, r3, #15
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	430a      	orrs	r2, r1
 8009d9c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a90      	ldr	r2, [pc, #576]	@ (8009fe4 <UART_SetConfig+0x2e0>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d125      	bne.n	8009df4 <UART_SetConfig+0xf0>
 8009da8:	4b8f      	ldr	r3, [pc, #572]	@ (8009fe8 <UART_SetConfig+0x2e4>)
 8009daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dae:	f003 0303 	and.w	r3, r3, #3
 8009db2:	2b03      	cmp	r3, #3
 8009db4:	d81a      	bhi.n	8009dec <UART_SetConfig+0xe8>
 8009db6:	a201      	add	r2, pc, #4	@ (adr r2, 8009dbc <UART_SetConfig+0xb8>)
 8009db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbc:	08009dcd 	.word	0x08009dcd
 8009dc0:	08009ddd 	.word	0x08009ddd
 8009dc4:	08009dd5 	.word	0x08009dd5
 8009dc8:	08009de5 	.word	0x08009de5
 8009dcc:	2301      	movs	r3, #1
 8009dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dd2:	e116      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009dd4:	2302      	movs	r3, #2
 8009dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dda:	e112      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009ddc:	2304      	movs	r3, #4
 8009dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009de2:	e10e      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009de4:	2308      	movs	r3, #8
 8009de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dea:	e10a      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009dec:	2310      	movs	r3, #16
 8009dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009df2:	e106      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a7c      	ldr	r2, [pc, #496]	@ (8009fec <UART_SetConfig+0x2e8>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d138      	bne.n	8009e70 <UART_SetConfig+0x16c>
 8009dfe:	4b7a      	ldr	r3, [pc, #488]	@ (8009fe8 <UART_SetConfig+0x2e4>)
 8009e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e04:	f003 030c 	and.w	r3, r3, #12
 8009e08:	2b0c      	cmp	r3, #12
 8009e0a:	d82d      	bhi.n	8009e68 <UART_SetConfig+0x164>
 8009e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e14 <UART_SetConfig+0x110>)
 8009e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e12:	bf00      	nop
 8009e14:	08009e49 	.word	0x08009e49
 8009e18:	08009e69 	.word	0x08009e69
 8009e1c:	08009e69 	.word	0x08009e69
 8009e20:	08009e69 	.word	0x08009e69
 8009e24:	08009e59 	.word	0x08009e59
 8009e28:	08009e69 	.word	0x08009e69
 8009e2c:	08009e69 	.word	0x08009e69
 8009e30:	08009e69 	.word	0x08009e69
 8009e34:	08009e51 	.word	0x08009e51
 8009e38:	08009e69 	.word	0x08009e69
 8009e3c:	08009e69 	.word	0x08009e69
 8009e40:	08009e69 	.word	0x08009e69
 8009e44:	08009e61 	.word	0x08009e61
 8009e48:	2300      	movs	r3, #0
 8009e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e4e:	e0d8      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009e50:	2302      	movs	r3, #2
 8009e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e56:	e0d4      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009e58:	2304      	movs	r3, #4
 8009e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e5e:	e0d0      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009e60:	2308      	movs	r3, #8
 8009e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e66:	e0cc      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009e68:	2310      	movs	r3, #16
 8009e6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e6e:	e0c8      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a5e      	ldr	r2, [pc, #376]	@ (8009ff0 <UART_SetConfig+0x2ec>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d125      	bne.n	8009ec6 <UART_SetConfig+0x1c2>
 8009e7a:	4b5b      	ldr	r3, [pc, #364]	@ (8009fe8 <UART_SetConfig+0x2e4>)
 8009e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009e84:	2b30      	cmp	r3, #48	@ 0x30
 8009e86:	d016      	beq.n	8009eb6 <UART_SetConfig+0x1b2>
 8009e88:	2b30      	cmp	r3, #48	@ 0x30
 8009e8a:	d818      	bhi.n	8009ebe <UART_SetConfig+0x1ba>
 8009e8c:	2b20      	cmp	r3, #32
 8009e8e:	d00a      	beq.n	8009ea6 <UART_SetConfig+0x1a2>
 8009e90:	2b20      	cmp	r3, #32
 8009e92:	d814      	bhi.n	8009ebe <UART_SetConfig+0x1ba>
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d002      	beq.n	8009e9e <UART_SetConfig+0x19a>
 8009e98:	2b10      	cmp	r3, #16
 8009e9a:	d008      	beq.n	8009eae <UART_SetConfig+0x1aa>
 8009e9c:	e00f      	b.n	8009ebe <UART_SetConfig+0x1ba>
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ea4:	e0ad      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009eac:	e0a9      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009eae:	2304      	movs	r3, #4
 8009eb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009eb4:	e0a5      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009eb6:	2308      	movs	r3, #8
 8009eb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ebc:	e0a1      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009ebe:	2310      	movs	r3, #16
 8009ec0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ec4:	e09d      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4a4a      	ldr	r2, [pc, #296]	@ (8009ff4 <UART_SetConfig+0x2f0>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d125      	bne.n	8009f1c <UART_SetConfig+0x218>
 8009ed0:	4b45      	ldr	r3, [pc, #276]	@ (8009fe8 <UART_SetConfig+0x2e4>)
 8009ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ed6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009eda:	2bc0      	cmp	r3, #192	@ 0xc0
 8009edc:	d016      	beq.n	8009f0c <UART_SetConfig+0x208>
 8009ede:	2bc0      	cmp	r3, #192	@ 0xc0
 8009ee0:	d818      	bhi.n	8009f14 <UART_SetConfig+0x210>
 8009ee2:	2b80      	cmp	r3, #128	@ 0x80
 8009ee4:	d00a      	beq.n	8009efc <UART_SetConfig+0x1f8>
 8009ee6:	2b80      	cmp	r3, #128	@ 0x80
 8009ee8:	d814      	bhi.n	8009f14 <UART_SetConfig+0x210>
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d002      	beq.n	8009ef4 <UART_SetConfig+0x1f0>
 8009eee:	2b40      	cmp	r3, #64	@ 0x40
 8009ef0:	d008      	beq.n	8009f04 <UART_SetConfig+0x200>
 8009ef2:	e00f      	b.n	8009f14 <UART_SetConfig+0x210>
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009efa:	e082      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009efc:	2302      	movs	r3, #2
 8009efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f02:	e07e      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f04:	2304      	movs	r3, #4
 8009f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f0a:	e07a      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f0c:	2308      	movs	r3, #8
 8009f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f12:	e076      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f14:	2310      	movs	r3, #16
 8009f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f1a:	e072      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a35      	ldr	r2, [pc, #212]	@ (8009ff8 <UART_SetConfig+0x2f4>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d12a      	bne.n	8009f7c <UART_SetConfig+0x278>
 8009f26:	4b30      	ldr	r3, [pc, #192]	@ (8009fe8 <UART_SetConfig+0x2e4>)
 8009f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f34:	d01a      	beq.n	8009f6c <UART_SetConfig+0x268>
 8009f36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f3a:	d81b      	bhi.n	8009f74 <UART_SetConfig+0x270>
 8009f3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f40:	d00c      	beq.n	8009f5c <UART_SetConfig+0x258>
 8009f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f46:	d815      	bhi.n	8009f74 <UART_SetConfig+0x270>
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d003      	beq.n	8009f54 <UART_SetConfig+0x250>
 8009f4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f50:	d008      	beq.n	8009f64 <UART_SetConfig+0x260>
 8009f52:	e00f      	b.n	8009f74 <UART_SetConfig+0x270>
 8009f54:	2300      	movs	r3, #0
 8009f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f5a:	e052      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f62:	e04e      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f64:	2304      	movs	r3, #4
 8009f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f6a:	e04a      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f6c:	2308      	movs	r3, #8
 8009f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f72:	e046      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f74:	2310      	movs	r3, #16
 8009f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f7a:	e042      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a17      	ldr	r2, [pc, #92]	@ (8009fe0 <UART_SetConfig+0x2dc>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d13a      	bne.n	8009ffc <UART_SetConfig+0x2f8>
 8009f86:	4b18      	ldr	r3, [pc, #96]	@ (8009fe8 <UART_SetConfig+0x2e4>)
 8009f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f8c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009f90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f94:	d01a      	beq.n	8009fcc <UART_SetConfig+0x2c8>
 8009f96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f9a:	d81b      	bhi.n	8009fd4 <UART_SetConfig+0x2d0>
 8009f9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fa0:	d00c      	beq.n	8009fbc <UART_SetConfig+0x2b8>
 8009fa2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fa6:	d815      	bhi.n	8009fd4 <UART_SetConfig+0x2d0>
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d003      	beq.n	8009fb4 <UART_SetConfig+0x2b0>
 8009fac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fb0:	d008      	beq.n	8009fc4 <UART_SetConfig+0x2c0>
 8009fb2:	e00f      	b.n	8009fd4 <UART_SetConfig+0x2d0>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fba:	e022      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009fbc:	2302      	movs	r3, #2
 8009fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fc2:	e01e      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009fc4:	2304      	movs	r3, #4
 8009fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fca:	e01a      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009fcc:	2308      	movs	r3, #8
 8009fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fd2:	e016      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009fd4:	2310      	movs	r3, #16
 8009fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009fda:	e012      	b.n	800a002 <UART_SetConfig+0x2fe>
 8009fdc:	cfff69f3 	.word	0xcfff69f3
 8009fe0:	40008000 	.word	0x40008000
 8009fe4:	40013800 	.word	0x40013800
 8009fe8:	40021000 	.word	0x40021000
 8009fec:	40004400 	.word	0x40004400
 8009ff0:	40004800 	.word	0x40004800
 8009ff4:	40004c00 	.word	0x40004c00
 8009ff8:	40005000 	.word	0x40005000
 8009ffc:	2310      	movs	r3, #16
 8009ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	4aae      	ldr	r2, [pc, #696]	@ (800a2c0 <UART_SetConfig+0x5bc>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	f040 8097 	bne.w	800a13c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a00e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a012:	2b08      	cmp	r3, #8
 800a014:	d823      	bhi.n	800a05e <UART_SetConfig+0x35a>
 800a016:	a201      	add	r2, pc, #4	@ (adr r2, 800a01c <UART_SetConfig+0x318>)
 800a018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a01c:	0800a041 	.word	0x0800a041
 800a020:	0800a05f 	.word	0x0800a05f
 800a024:	0800a049 	.word	0x0800a049
 800a028:	0800a05f 	.word	0x0800a05f
 800a02c:	0800a04f 	.word	0x0800a04f
 800a030:	0800a05f 	.word	0x0800a05f
 800a034:	0800a05f 	.word	0x0800a05f
 800a038:	0800a05f 	.word	0x0800a05f
 800a03c:	0800a057 	.word	0x0800a057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a040:	f7fd faf8 	bl	8007634 <HAL_RCC_GetPCLK1Freq>
 800a044:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a046:	e010      	b.n	800a06a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a048:	4b9e      	ldr	r3, [pc, #632]	@ (800a2c4 <UART_SetConfig+0x5c0>)
 800a04a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a04c:	e00d      	b.n	800a06a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a04e:	f7fd fa59 	bl	8007504 <HAL_RCC_GetSysClockFreq>
 800a052:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a054:	e009      	b.n	800a06a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a056:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a05a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a05c:	e005      	b.n	800a06a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a05e:	2300      	movs	r3, #0
 800a060:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a062:	2301      	movs	r3, #1
 800a064:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a068:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	f000 8130 	beq.w	800a2d2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a076:	4a94      	ldr	r2, [pc, #592]	@ (800a2c8 <UART_SetConfig+0x5c4>)
 800a078:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a07c:	461a      	mov	r2, r3
 800a07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a080:	fbb3 f3f2 	udiv	r3, r3, r2
 800a084:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	685a      	ldr	r2, [r3, #4]
 800a08a:	4613      	mov	r3, r2
 800a08c:	005b      	lsls	r3, r3, #1
 800a08e:	4413      	add	r3, r2
 800a090:	69ba      	ldr	r2, [r7, #24]
 800a092:	429a      	cmp	r2, r3
 800a094:	d305      	bcc.n	800a0a2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a09c:	69ba      	ldr	r2, [r7, #24]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d903      	bls.n	800a0aa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a0a8:	e113      	b.n	800a2d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	60bb      	str	r3, [r7, #8]
 800a0b0:	60fa      	str	r2, [r7, #12]
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0b6:	4a84      	ldr	r2, [pc, #528]	@ (800a2c8 <UART_SetConfig+0x5c4>)
 800a0b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	2200      	movs	r2, #0
 800a0c0:	603b      	str	r3, [r7, #0]
 800a0c2:	607a      	str	r2, [r7, #4]
 800a0c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0cc:	f7f6 fda4 	bl	8000c18 <__aeabi_uldivmod>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	460b      	mov	r3, r1
 800a0d4:	4610      	mov	r0, r2
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	f04f 0200 	mov.w	r2, #0
 800a0dc:	f04f 0300 	mov.w	r3, #0
 800a0e0:	020b      	lsls	r3, r1, #8
 800a0e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a0e6:	0202      	lsls	r2, r0, #8
 800a0e8:	6979      	ldr	r1, [r7, #20]
 800a0ea:	6849      	ldr	r1, [r1, #4]
 800a0ec:	0849      	lsrs	r1, r1, #1
 800a0ee:	2000      	movs	r0, #0
 800a0f0:	460c      	mov	r4, r1
 800a0f2:	4605      	mov	r5, r0
 800a0f4:	eb12 0804 	adds.w	r8, r2, r4
 800a0f8:	eb43 0905 	adc.w	r9, r3, r5
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	469a      	mov	sl, r3
 800a104:	4693      	mov	fp, r2
 800a106:	4652      	mov	r2, sl
 800a108:	465b      	mov	r3, fp
 800a10a:	4640      	mov	r0, r8
 800a10c:	4649      	mov	r1, r9
 800a10e:	f7f6 fd83 	bl	8000c18 <__aeabi_uldivmod>
 800a112:	4602      	mov	r2, r0
 800a114:	460b      	mov	r3, r1
 800a116:	4613      	mov	r3, r2
 800a118:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a11a:	6a3b      	ldr	r3, [r7, #32]
 800a11c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a120:	d308      	bcc.n	800a134 <UART_SetConfig+0x430>
 800a122:	6a3b      	ldr	r3, [r7, #32]
 800a124:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a128:	d204      	bcs.n	800a134 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	6a3a      	ldr	r2, [r7, #32]
 800a130:	60da      	str	r2, [r3, #12]
 800a132:	e0ce      	b.n	800a2d2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a134:	2301      	movs	r3, #1
 800a136:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a13a:	e0ca      	b.n	800a2d2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	69db      	ldr	r3, [r3, #28]
 800a140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a144:	d166      	bne.n	800a214 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a146:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a14a:	2b08      	cmp	r3, #8
 800a14c:	d827      	bhi.n	800a19e <UART_SetConfig+0x49a>
 800a14e:	a201      	add	r2, pc, #4	@ (adr r2, 800a154 <UART_SetConfig+0x450>)
 800a150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a154:	0800a179 	.word	0x0800a179
 800a158:	0800a181 	.word	0x0800a181
 800a15c:	0800a189 	.word	0x0800a189
 800a160:	0800a19f 	.word	0x0800a19f
 800a164:	0800a18f 	.word	0x0800a18f
 800a168:	0800a19f 	.word	0x0800a19f
 800a16c:	0800a19f 	.word	0x0800a19f
 800a170:	0800a19f 	.word	0x0800a19f
 800a174:	0800a197 	.word	0x0800a197
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a178:	f7fd fa5c 	bl	8007634 <HAL_RCC_GetPCLK1Freq>
 800a17c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a17e:	e014      	b.n	800a1aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a180:	f7fd fa6e 	bl	8007660 <HAL_RCC_GetPCLK2Freq>
 800a184:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a186:	e010      	b.n	800a1aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a188:	4b4e      	ldr	r3, [pc, #312]	@ (800a2c4 <UART_SetConfig+0x5c0>)
 800a18a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a18c:	e00d      	b.n	800a1aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a18e:	f7fd f9b9 	bl	8007504 <HAL_RCC_GetSysClockFreq>
 800a192:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a194:	e009      	b.n	800a1aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a196:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a19a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a19c:	e005      	b.n	800a1aa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a1a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f000 8090 	beq.w	800a2d2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1b6:	4a44      	ldr	r2, [pc, #272]	@ (800a2c8 <UART_SetConfig+0x5c4>)
 800a1b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a1bc:	461a      	mov	r2, r3
 800a1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a1c4:	005a      	lsls	r2, r3, #1
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	685b      	ldr	r3, [r3, #4]
 800a1ca:	085b      	lsrs	r3, r3, #1
 800a1cc:	441a      	add	r2, r3
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	685b      	ldr	r3, [r3, #4]
 800a1d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1d6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a1d8:	6a3b      	ldr	r3, [r7, #32]
 800a1da:	2b0f      	cmp	r3, #15
 800a1dc:	d916      	bls.n	800a20c <UART_SetConfig+0x508>
 800a1de:	6a3b      	ldr	r3, [r7, #32]
 800a1e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1e4:	d212      	bcs.n	800a20c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a1e6:	6a3b      	ldr	r3, [r7, #32]
 800a1e8:	b29b      	uxth	r3, r3
 800a1ea:	f023 030f 	bic.w	r3, r3, #15
 800a1ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a1f0:	6a3b      	ldr	r3, [r7, #32]
 800a1f2:	085b      	lsrs	r3, r3, #1
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	f003 0307 	and.w	r3, r3, #7
 800a1fa:	b29a      	uxth	r2, r3
 800a1fc:	8bfb      	ldrh	r3, [r7, #30]
 800a1fe:	4313      	orrs	r3, r2
 800a200:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	8bfa      	ldrh	r2, [r7, #30]
 800a208:	60da      	str	r2, [r3, #12]
 800a20a:	e062      	b.n	800a2d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a20c:	2301      	movs	r3, #1
 800a20e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a212:	e05e      	b.n	800a2d2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a214:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a218:	2b08      	cmp	r3, #8
 800a21a:	d828      	bhi.n	800a26e <UART_SetConfig+0x56a>
 800a21c:	a201      	add	r2, pc, #4	@ (adr r2, 800a224 <UART_SetConfig+0x520>)
 800a21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a222:	bf00      	nop
 800a224:	0800a249 	.word	0x0800a249
 800a228:	0800a251 	.word	0x0800a251
 800a22c:	0800a259 	.word	0x0800a259
 800a230:	0800a26f 	.word	0x0800a26f
 800a234:	0800a25f 	.word	0x0800a25f
 800a238:	0800a26f 	.word	0x0800a26f
 800a23c:	0800a26f 	.word	0x0800a26f
 800a240:	0800a26f 	.word	0x0800a26f
 800a244:	0800a267 	.word	0x0800a267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a248:	f7fd f9f4 	bl	8007634 <HAL_RCC_GetPCLK1Freq>
 800a24c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a24e:	e014      	b.n	800a27a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a250:	f7fd fa06 	bl	8007660 <HAL_RCC_GetPCLK2Freq>
 800a254:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a256:	e010      	b.n	800a27a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a258:	4b1a      	ldr	r3, [pc, #104]	@ (800a2c4 <UART_SetConfig+0x5c0>)
 800a25a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a25c:	e00d      	b.n	800a27a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a25e:	f7fd f951 	bl	8007504 <HAL_RCC_GetSysClockFreq>
 800a262:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a264:	e009      	b.n	800a27a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a26a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a26c:	e005      	b.n	800a27a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a26e:	2300      	movs	r3, #0
 800a270:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a272:	2301      	movs	r3, #1
 800a274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a278:	bf00      	nop
    }

    if (pclk != 0U)
 800a27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d028      	beq.n	800a2d2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a280:	697b      	ldr	r3, [r7, #20]
 800a282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a284:	4a10      	ldr	r2, [pc, #64]	@ (800a2c8 <UART_SetConfig+0x5c4>)
 800a286:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a28a:	461a      	mov	r2, r3
 800a28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a28e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	085b      	lsrs	r3, r3, #1
 800a298:	441a      	add	r2, r3
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	685b      	ldr	r3, [r3, #4]
 800a29e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2a2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2a4:	6a3b      	ldr	r3, [r7, #32]
 800a2a6:	2b0f      	cmp	r3, #15
 800a2a8:	d910      	bls.n	800a2cc <UART_SetConfig+0x5c8>
 800a2aa:	6a3b      	ldr	r3, [r7, #32]
 800a2ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2b0:	d20c      	bcs.n	800a2cc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a2b2:	6a3b      	ldr	r3, [r7, #32]
 800a2b4:	b29a      	uxth	r2, r3
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	60da      	str	r2, [r3, #12]
 800a2bc:	e009      	b.n	800a2d2 <UART_SetConfig+0x5ce>
 800a2be:	bf00      	nop
 800a2c0:	40008000 	.word	0x40008000
 800a2c4:	00f42400 	.word	0x00f42400
 800a2c8:	0800e498 	.word	0x0800e498
      }
      else
      {
        ret = HAL_ERROR;
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a2ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3730      	adds	r7, #48	@ 0x30
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a2fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b083      	sub	sp, #12
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a308:	f003 0308 	and.w	r3, r3, #8
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d00a      	beq.n	800a326 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	430a      	orrs	r2, r1
 800a324:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a32a:	f003 0301 	and.w	r3, r3, #1
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d00a      	beq.n	800a348 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	430a      	orrs	r2, r1
 800a346:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a34c:	f003 0302 	and.w	r3, r3, #2
 800a350:	2b00      	cmp	r3, #0
 800a352:	d00a      	beq.n	800a36a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	430a      	orrs	r2, r1
 800a368:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a36e:	f003 0304 	and.w	r3, r3, #4
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00a      	beq.n	800a38c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	430a      	orrs	r2, r1
 800a38a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a390:	f003 0310 	and.w	r3, r3, #16
 800a394:	2b00      	cmp	r3, #0
 800a396:	d00a      	beq.n	800a3ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	430a      	orrs	r2, r1
 800a3ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b2:	f003 0320 	and.w	r3, r3, #32
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d00a      	beq.n	800a3d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	430a      	orrs	r2, r1
 800a3ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d01a      	beq.n	800a412 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	430a      	orrs	r2, r1
 800a3f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3fa:	d10a      	bne.n	800a412 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	430a      	orrs	r2, r1
 800a410:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d00a      	beq.n	800a434 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	430a      	orrs	r2, r1
 800a432:	605a      	str	r2, [r3, #4]
  }
}
 800a434:	bf00      	nop
 800a436:	370c      	adds	r7, #12
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b098      	sub	sp, #96	@ 0x60
 800a444:	af02      	add	r7, sp, #8
 800a446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a450:	f7fb f858 	bl	8005504 <HAL_GetTick>
 800a454:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f003 0308 	and.w	r3, r3, #8
 800a460:	2b08      	cmp	r3, #8
 800a462:	d12f      	bne.n	800a4c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a464:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a468:	9300      	str	r3, [sp, #0]
 800a46a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a46c:	2200      	movs	r2, #0
 800a46e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 f88e 	bl	800a594 <UART_WaitOnFlagUntilTimeout>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d022      	beq.n	800a4c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a486:	e853 3f00 	ldrex	r3, [r3]
 800a48a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a48c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a48e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a492:	653b      	str	r3, [r7, #80]	@ 0x50
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	461a      	mov	r2, r3
 800a49a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a49c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a49e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4a4:	e841 2300 	strex	r3, r2, [r1]
 800a4a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a4aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d1e6      	bne.n	800a47e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2220      	movs	r2, #32
 800a4b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4c0:	2303      	movs	r3, #3
 800a4c2:	e063      	b.n	800a58c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f003 0304 	and.w	r3, r3, #4
 800a4ce:	2b04      	cmp	r3, #4
 800a4d0:	d149      	bne.n	800a566 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a4d6:	9300      	str	r3, [sp, #0]
 800a4d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f000 f857 	bl	800a594 <UART_WaitOnFlagUntilTimeout>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d03c      	beq.n	800a566 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f4:	e853 3f00 	ldrex	r3, [r3]
 800a4f8:	623b      	str	r3, [r7, #32]
   return(result);
 800a4fa:	6a3b      	ldr	r3, [r7, #32]
 800a4fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a500:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	461a      	mov	r2, r3
 800a508:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a50a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a50c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a50e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a510:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a512:	e841 2300 	strex	r3, r2, [r1]
 800a516:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1e6      	bne.n	800a4ec <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	3308      	adds	r3, #8
 800a524:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	e853 3f00 	ldrex	r3, [r3]
 800a52c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f023 0301 	bic.w	r3, r3, #1
 800a534:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	3308      	adds	r3, #8
 800a53c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a53e:	61fa      	str	r2, [r7, #28]
 800a540:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a542:	69b9      	ldr	r1, [r7, #24]
 800a544:	69fa      	ldr	r2, [r7, #28]
 800a546:	e841 2300 	strex	r3, r2, [r1]
 800a54a:	617b      	str	r3, [r7, #20]
   return(result);
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d1e5      	bne.n	800a51e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2220      	movs	r2, #32
 800a556:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2200      	movs	r2, #0
 800a55e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a562:	2303      	movs	r3, #3
 800a564:	e012      	b.n	800a58c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2220      	movs	r2, #32
 800a56a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2220      	movs	r2, #32
 800a572:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2200      	movs	r2, #0
 800a580:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a58a:	2300      	movs	r3, #0
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3758      	adds	r7, #88	@ 0x58
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b084      	sub	sp, #16
 800a598:	af00      	add	r7, sp, #0
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	60b9      	str	r1, [r7, #8]
 800a59e:	603b      	str	r3, [r7, #0]
 800a5a0:	4613      	mov	r3, r2
 800a5a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5a4:	e04f      	b.n	800a646 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5a6:	69bb      	ldr	r3, [r7, #24]
 800a5a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a5ac:	d04b      	beq.n	800a646 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5ae:	f7fa ffa9 	bl	8005504 <HAL_GetTick>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	1ad3      	subs	r3, r2, r3
 800a5b8:	69ba      	ldr	r2, [r7, #24]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d302      	bcc.n	800a5c4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a5be:	69bb      	ldr	r3, [r7, #24]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d101      	bne.n	800a5c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a5c4:	2303      	movs	r3, #3
 800a5c6:	e04e      	b.n	800a666 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f003 0304 	and.w	r3, r3, #4
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d037      	beq.n	800a646 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	2b80      	cmp	r3, #128	@ 0x80
 800a5da:	d034      	beq.n	800a646 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	2b40      	cmp	r3, #64	@ 0x40
 800a5e0:	d031      	beq.n	800a646 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	69db      	ldr	r3, [r3, #28]
 800a5e8:	f003 0308 	and.w	r3, r3, #8
 800a5ec:	2b08      	cmp	r3, #8
 800a5ee:	d110      	bne.n	800a612 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2208      	movs	r2, #8
 800a5f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a5f8:	68f8      	ldr	r0, [r7, #12]
 800a5fa:	f000 f838 	bl	800a66e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2208      	movs	r2, #8
 800a602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2200      	movs	r2, #0
 800a60a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a60e:	2301      	movs	r3, #1
 800a610:	e029      	b.n	800a666 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	69db      	ldr	r3, [r3, #28]
 800a618:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a61c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a620:	d111      	bne.n	800a646 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a62a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a62c:	68f8      	ldr	r0, [r7, #12]
 800a62e:	f000 f81e 	bl	800a66e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2220      	movs	r2, #32
 800a636:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2200      	movs	r2, #0
 800a63e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a642:	2303      	movs	r3, #3
 800a644:	e00f      	b.n	800a666 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	69da      	ldr	r2, [r3, #28]
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	4013      	ands	r3, r2
 800a650:	68ba      	ldr	r2, [r7, #8]
 800a652:	429a      	cmp	r2, r3
 800a654:	bf0c      	ite	eq
 800a656:	2301      	moveq	r3, #1
 800a658:	2300      	movne	r3, #0
 800a65a:	b2db      	uxtb	r3, r3
 800a65c:	461a      	mov	r2, r3
 800a65e:	79fb      	ldrb	r3, [r7, #7]
 800a660:	429a      	cmp	r2, r3
 800a662:	d0a0      	beq.n	800a5a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a664:	2300      	movs	r3, #0
}
 800a666:	4618      	mov	r0, r3
 800a668:	3710      	adds	r7, #16
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}

0800a66e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a66e:	b480      	push	{r7}
 800a670:	b095      	sub	sp, #84	@ 0x54
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a67e:	e853 3f00 	ldrex	r3, [r3]
 800a682:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a686:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a68a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	461a      	mov	r2, r3
 800a692:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a694:	643b      	str	r3, [r7, #64]	@ 0x40
 800a696:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a698:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a69a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a69c:	e841 2300 	strex	r3, r2, [r1]
 800a6a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a6a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d1e6      	bne.n	800a676 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	3308      	adds	r3, #8
 800a6ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b0:	6a3b      	ldr	r3, [r7, #32]
 800a6b2:	e853 3f00 	ldrex	r3, [r3]
 800a6b6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6b8:	69fb      	ldr	r3, [r7, #28]
 800a6ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a6be:	f023 0301 	bic.w	r3, r3, #1
 800a6c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	3308      	adds	r3, #8
 800a6ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a6ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a6d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6d4:	e841 2300 	strex	r3, r2, [r1]
 800a6d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d1e3      	bne.n	800a6a8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d118      	bne.n	800a71a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	e853 3f00 	ldrex	r3, [r3]
 800a6f4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	f023 0310 	bic.w	r3, r3, #16
 800a6fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	461a      	mov	r2, r3
 800a704:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a706:	61bb      	str	r3, [r7, #24]
 800a708:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70a:	6979      	ldr	r1, [r7, #20]
 800a70c:	69ba      	ldr	r2, [r7, #24]
 800a70e:	e841 2300 	strex	r3, r2, [r1]
 800a712:	613b      	str	r3, [r7, #16]
   return(result);
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d1e6      	bne.n	800a6e8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2220      	movs	r2, #32
 800a71e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2200      	movs	r2, #0
 800a726:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2200      	movs	r2, #0
 800a72c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a72e:	bf00      	nop
 800a730:	3754      	adds	r7, #84	@ 0x54
 800a732:	46bd      	mov	sp, r7
 800a734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a738:	4770      	bx	lr

0800a73a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a73a:	b480      	push	{r7}
 800a73c:	b085      	sub	sp, #20
 800a73e:	af00      	add	r7, sp, #0
 800a740:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d101      	bne.n	800a750 <HAL_UARTEx_DisableFifoMode+0x16>
 800a74c:	2302      	movs	r3, #2
 800a74e:	e027      	b.n	800a7a0 <HAL_UARTEx_DisableFifoMode+0x66>
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2201      	movs	r2, #1
 800a754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2224      	movs	r2, #36	@ 0x24
 800a75c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	681a      	ldr	r2, [r3, #0]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f022 0201 	bic.w	r2, r2, #1
 800a776:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a77e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2200      	movs	r2, #0
 800a784:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	68fa      	ldr	r2, [r7, #12]
 800a78c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2220      	movs	r2, #32
 800a792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2200      	movs	r2, #0
 800a79a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a79e:	2300      	movs	r3, #0
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3714      	adds	r7, #20
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7aa:	4770      	bx	lr

0800a7ac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d101      	bne.n	800a7c4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	e02d      	b.n	800a820 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2201      	movs	r2, #1
 800a7c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2224      	movs	r2, #36	@ 0x24
 800a7d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	f022 0201 	bic.w	r2, r2, #1
 800a7ea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	689b      	ldr	r3, [r3, #8]
 800a7f2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	683a      	ldr	r2, [r7, #0]
 800a7fc:	430a      	orrs	r2, r1
 800a7fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 f84f 	bl	800a8a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	68fa      	ldr	r2, [r7, #12]
 800a80c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2220      	movs	r2, #32
 800a812:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2200      	movs	r2, #0
 800a81a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b084      	sub	sp, #16
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d101      	bne.n	800a840 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a83c:	2302      	movs	r3, #2
 800a83e:	e02d      	b.n	800a89c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2201      	movs	r2, #1
 800a844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2224      	movs	r2, #36	@ 0x24
 800a84c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	681a      	ldr	r2, [r3, #0]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f022 0201 	bic.w	r2, r2, #1
 800a866:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	683a      	ldr	r2, [r7, #0]
 800a878:	430a      	orrs	r2, r1
 800a87a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 f811 	bl	800a8a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	68fa      	ldr	r2, [r7, #12]
 800a888:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2220      	movs	r2, #32
 800a88e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2200      	movs	r2, #0
 800a896:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a89a:	2300      	movs	r3, #0
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3710      	adds	r7, #16
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d108      	bne.n	800a8c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a8c4:	e031      	b.n	800a92a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a8c6:	2308      	movs	r3, #8
 800a8c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a8ca:	2308      	movs	r3, #8
 800a8cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	689b      	ldr	r3, [r3, #8]
 800a8d4:	0e5b      	lsrs	r3, r3, #25
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	f003 0307 	and.w	r3, r3, #7
 800a8dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	689b      	ldr	r3, [r3, #8]
 800a8e4:	0f5b      	lsrs	r3, r3, #29
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	f003 0307 	and.w	r3, r3, #7
 800a8ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8ee:	7bbb      	ldrb	r3, [r7, #14]
 800a8f0:	7b3a      	ldrb	r2, [r7, #12]
 800a8f2:	4911      	ldr	r1, [pc, #68]	@ (800a938 <UARTEx_SetNbDataToProcess+0x94>)
 800a8f4:	5c8a      	ldrb	r2, [r1, r2]
 800a8f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a8fa:	7b3a      	ldrb	r2, [r7, #12]
 800a8fc:	490f      	ldr	r1, [pc, #60]	@ (800a93c <UARTEx_SetNbDataToProcess+0x98>)
 800a8fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a900:	fb93 f3f2 	sdiv	r3, r3, r2
 800a904:	b29a      	uxth	r2, r3
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a90c:	7bfb      	ldrb	r3, [r7, #15]
 800a90e:	7b7a      	ldrb	r2, [r7, #13]
 800a910:	4909      	ldr	r1, [pc, #36]	@ (800a938 <UARTEx_SetNbDataToProcess+0x94>)
 800a912:	5c8a      	ldrb	r2, [r1, r2]
 800a914:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a918:	7b7a      	ldrb	r2, [r7, #13]
 800a91a:	4908      	ldr	r1, [pc, #32]	@ (800a93c <UARTEx_SetNbDataToProcess+0x98>)
 800a91c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a91e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a922:	b29a      	uxth	r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a92a:	bf00      	nop
 800a92c:	3714      	adds	r7, #20
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr
 800a936:	bf00      	nop
 800a938:	0800e4b0 	.word	0x0800e4b0
 800a93c:	0800e4b8 	.word	0x0800e4b8

0800a940 <__cvt>:
 800a940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a944:	ec57 6b10 	vmov	r6, r7, d0
 800a948:	2f00      	cmp	r7, #0
 800a94a:	460c      	mov	r4, r1
 800a94c:	4619      	mov	r1, r3
 800a94e:	463b      	mov	r3, r7
 800a950:	bfbb      	ittet	lt
 800a952:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a956:	461f      	movlt	r7, r3
 800a958:	2300      	movge	r3, #0
 800a95a:	232d      	movlt	r3, #45	@ 0x2d
 800a95c:	700b      	strb	r3, [r1, #0]
 800a95e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a960:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a964:	4691      	mov	r9, r2
 800a966:	f023 0820 	bic.w	r8, r3, #32
 800a96a:	bfbc      	itt	lt
 800a96c:	4632      	movlt	r2, r6
 800a96e:	4616      	movlt	r6, r2
 800a970:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a974:	d005      	beq.n	800a982 <__cvt+0x42>
 800a976:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a97a:	d100      	bne.n	800a97e <__cvt+0x3e>
 800a97c:	3401      	adds	r4, #1
 800a97e:	2102      	movs	r1, #2
 800a980:	e000      	b.n	800a984 <__cvt+0x44>
 800a982:	2103      	movs	r1, #3
 800a984:	ab03      	add	r3, sp, #12
 800a986:	9301      	str	r3, [sp, #4]
 800a988:	ab02      	add	r3, sp, #8
 800a98a:	9300      	str	r3, [sp, #0]
 800a98c:	ec47 6b10 	vmov	d0, r6, r7
 800a990:	4653      	mov	r3, sl
 800a992:	4622      	mov	r2, r4
 800a994:	f000 ff48 	bl	800b828 <_dtoa_r>
 800a998:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a99c:	4605      	mov	r5, r0
 800a99e:	d119      	bne.n	800a9d4 <__cvt+0x94>
 800a9a0:	f019 0f01 	tst.w	r9, #1
 800a9a4:	d00e      	beq.n	800a9c4 <__cvt+0x84>
 800a9a6:	eb00 0904 	add.w	r9, r0, r4
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	4630      	mov	r0, r6
 800a9b0:	4639      	mov	r1, r7
 800a9b2:	f7f6 f8a1 	bl	8000af8 <__aeabi_dcmpeq>
 800a9b6:	b108      	cbz	r0, 800a9bc <__cvt+0x7c>
 800a9b8:	f8cd 900c 	str.w	r9, [sp, #12]
 800a9bc:	2230      	movs	r2, #48	@ 0x30
 800a9be:	9b03      	ldr	r3, [sp, #12]
 800a9c0:	454b      	cmp	r3, r9
 800a9c2:	d31e      	bcc.n	800aa02 <__cvt+0xc2>
 800a9c4:	9b03      	ldr	r3, [sp, #12]
 800a9c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9c8:	1b5b      	subs	r3, r3, r5
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	6013      	str	r3, [r2, #0]
 800a9ce:	b004      	add	sp, #16
 800a9d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a9d8:	eb00 0904 	add.w	r9, r0, r4
 800a9dc:	d1e5      	bne.n	800a9aa <__cvt+0x6a>
 800a9de:	7803      	ldrb	r3, [r0, #0]
 800a9e0:	2b30      	cmp	r3, #48	@ 0x30
 800a9e2:	d10a      	bne.n	800a9fa <__cvt+0xba>
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	4639      	mov	r1, r7
 800a9ec:	f7f6 f884 	bl	8000af8 <__aeabi_dcmpeq>
 800a9f0:	b918      	cbnz	r0, 800a9fa <__cvt+0xba>
 800a9f2:	f1c4 0401 	rsb	r4, r4, #1
 800a9f6:	f8ca 4000 	str.w	r4, [sl]
 800a9fa:	f8da 3000 	ldr.w	r3, [sl]
 800a9fe:	4499      	add	r9, r3
 800aa00:	e7d3      	b.n	800a9aa <__cvt+0x6a>
 800aa02:	1c59      	adds	r1, r3, #1
 800aa04:	9103      	str	r1, [sp, #12]
 800aa06:	701a      	strb	r2, [r3, #0]
 800aa08:	e7d9      	b.n	800a9be <__cvt+0x7e>

0800aa0a <__exponent>:
 800aa0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa0c:	2900      	cmp	r1, #0
 800aa0e:	bfba      	itte	lt
 800aa10:	4249      	neglt	r1, r1
 800aa12:	232d      	movlt	r3, #45	@ 0x2d
 800aa14:	232b      	movge	r3, #43	@ 0x2b
 800aa16:	2909      	cmp	r1, #9
 800aa18:	7002      	strb	r2, [r0, #0]
 800aa1a:	7043      	strb	r3, [r0, #1]
 800aa1c:	dd29      	ble.n	800aa72 <__exponent+0x68>
 800aa1e:	f10d 0307 	add.w	r3, sp, #7
 800aa22:	461d      	mov	r5, r3
 800aa24:	270a      	movs	r7, #10
 800aa26:	461a      	mov	r2, r3
 800aa28:	fbb1 f6f7 	udiv	r6, r1, r7
 800aa2c:	fb07 1416 	mls	r4, r7, r6, r1
 800aa30:	3430      	adds	r4, #48	@ 0x30
 800aa32:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aa36:	460c      	mov	r4, r1
 800aa38:	2c63      	cmp	r4, #99	@ 0x63
 800aa3a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800aa3e:	4631      	mov	r1, r6
 800aa40:	dcf1      	bgt.n	800aa26 <__exponent+0x1c>
 800aa42:	3130      	adds	r1, #48	@ 0x30
 800aa44:	1e94      	subs	r4, r2, #2
 800aa46:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aa4a:	1c41      	adds	r1, r0, #1
 800aa4c:	4623      	mov	r3, r4
 800aa4e:	42ab      	cmp	r3, r5
 800aa50:	d30a      	bcc.n	800aa68 <__exponent+0x5e>
 800aa52:	f10d 0309 	add.w	r3, sp, #9
 800aa56:	1a9b      	subs	r3, r3, r2
 800aa58:	42ac      	cmp	r4, r5
 800aa5a:	bf88      	it	hi
 800aa5c:	2300      	movhi	r3, #0
 800aa5e:	3302      	adds	r3, #2
 800aa60:	4403      	add	r3, r0
 800aa62:	1a18      	subs	r0, r3, r0
 800aa64:	b003      	add	sp, #12
 800aa66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa68:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aa6c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aa70:	e7ed      	b.n	800aa4e <__exponent+0x44>
 800aa72:	2330      	movs	r3, #48	@ 0x30
 800aa74:	3130      	adds	r1, #48	@ 0x30
 800aa76:	7083      	strb	r3, [r0, #2]
 800aa78:	70c1      	strb	r1, [r0, #3]
 800aa7a:	1d03      	adds	r3, r0, #4
 800aa7c:	e7f1      	b.n	800aa62 <__exponent+0x58>
	...

0800aa80 <_printf_float>:
 800aa80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa84:	b08d      	sub	sp, #52	@ 0x34
 800aa86:	460c      	mov	r4, r1
 800aa88:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800aa8c:	4616      	mov	r6, r2
 800aa8e:	461f      	mov	r7, r3
 800aa90:	4605      	mov	r5, r0
 800aa92:	f000 fe2d 	bl	800b6f0 <_localeconv_r>
 800aa96:	6803      	ldr	r3, [r0, #0]
 800aa98:	9304      	str	r3, [sp, #16]
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7f5 fc00 	bl	80002a0 <strlen>
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	930a      	str	r3, [sp, #40]	@ 0x28
 800aaa4:	f8d8 3000 	ldr.w	r3, [r8]
 800aaa8:	9005      	str	r0, [sp, #20]
 800aaaa:	3307      	adds	r3, #7
 800aaac:	f023 0307 	bic.w	r3, r3, #7
 800aab0:	f103 0208 	add.w	r2, r3, #8
 800aab4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aab8:	f8d4 b000 	ldr.w	fp, [r4]
 800aabc:	f8c8 2000 	str.w	r2, [r8]
 800aac0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aac4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800aac8:	9307      	str	r3, [sp, #28]
 800aaca:	f8cd 8018 	str.w	r8, [sp, #24]
 800aace:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800aad2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aad6:	4b9c      	ldr	r3, [pc, #624]	@ (800ad48 <_printf_float+0x2c8>)
 800aad8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aadc:	f7f6 f83e 	bl	8000b5c <__aeabi_dcmpun>
 800aae0:	bb70      	cbnz	r0, 800ab40 <_printf_float+0xc0>
 800aae2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aae6:	4b98      	ldr	r3, [pc, #608]	@ (800ad48 <_printf_float+0x2c8>)
 800aae8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aaec:	f7f6 f818 	bl	8000b20 <__aeabi_dcmple>
 800aaf0:	bb30      	cbnz	r0, 800ab40 <_printf_float+0xc0>
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	4640      	mov	r0, r8
 800aaf8:	4649      	mov	r1, r9
 800aafa:	f7f6 f807 	bl	8000b0c <__aeabi_dcmplt>
 800aafe:	b110      	cbz	r0, 800ab06 <_printf_float+0x86>
 800ab00:	232d      	movs	r3, #45	@ 0x2d
 800ab02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab06:	4a91      	ldr	r2, [pc, #580]	@ (800ad4c <_printf_float+0x2cc>)
 800ab08:	4b91      	ldr	r3, [pc, #580]	@ (800ad50 <_printf_float+0x2d0>)
 800ab0a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ab0e:	bf8c      	ite	hi
 800ab10:	4690      	movhi	r8, r2
 800ab12:	4698      	movls	r8, r3
 800ab14:	2303      	movs	r3, #3
 800ab16:	6123      	str	r3, [r4, #16]
 800ab18:	f02b 0304 	bic.w	r3, fp, #4
 800ab1c:	6023      	str	r3, [r4, #0]
 800ab1e:	f04f 0900 	mov.w	r9, #0
 800ab22:	9700      	str	r7, [sp, #0]
 800ab24:	4633      	mov	r3, r6
 800ab26:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ab28:	4621      	mov	r1, r4
 800ab2a:	4628      	mov	r0, r5
 800ab2c:	f000 f9d2 	bl	800aed4 <_printf_common>
 800ab30:	3001      	adds	r0, #1
 800ab32:	f040 808d 	bne.w	800ac50 <_printf_float+0x1d0>
 800ab36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab3a:	b00d      	add	sp, #52	@ 0x34
 800ab3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab40:	4642      	mov	r2, r8
 800ab42:	464b      	mov	r3, r9
 800ab44:	4640      	mov	r0, r8
 800ab46:	4649      	mov	r1, r9
 800ab48:	f7f6 f808 	bl	8000b5c <__aeabi_dcmpun>
 800ab4c:	b140      	cbz	r0, 800ab60 <_printf_float+0xe0>
 800ab4e:	464b      	mov	r3, r9
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	bfbc      	itt	lt
 800ab54:	232d      	movlt	r3, #45	@ 0x2d
 800ab56:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ab5a:	4a7e      	ldr	r2, [pc, #504]	@ (800ad54 <_printf_float+0x2d4>)
 800ab5c:	4b7e      	ldr	r3, [pc, #504]	@ (800ad58 <_printf_float+0x2d8>)
 800ab5e:	e7d4      	b.n	800ab0a <_printf_float+0x8a>
 800ab60:	6863      	ldr	r3, [r4, #4]
 800ab62:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ab66:	9206      	str	r2, [sp, #24]
 800ab68:	1c5a      	adds	r2, r3, #1
 800ab6a:	d13b      	bne.n	800abe4 <_printf_float+0x164>
 800ab6c:	2306      	movs	r3, #6
 800ab6e:	6063      	str	r3, [r4, #4]
 800ab70:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ab74:	2300      	movs	r3, #0
 800ab76:	6022      	str	r2, [r4, #0]
 800ab78:	9303      	str	r3, [sp, #12]
 800ab7a:	ab0a      	add	r3, sp, #40	@ 0x28
 800ab7c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ab80:	ab09      	add	r3, sp, #36	@ 0x24
 800ab82:	9300      	str	r3, [sp, #0]
 800ab84:	6861      	ldr	r1, [r4, #4]
 800ab86:	ec49 8b10 	vmov	d0, r8, r9
 800ab8a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ab8e:	4628      	mov	r0, r5
 800ab90:	f7ff fed6 	bl	800a940 <__cvt>
 800ab94:	9b06      	ldr	r3, [sp, #24]
 800ab96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab98:	2b47      	cmp	r3, #71	@ 0x47
 800ab9a:	4680      	mov	r8, r0
 800ab9c:	d129      	bne.n	800abf2 <_printf_float+0x172>
 800ab9e:	1cc8      	adds	r0, r1, #3
 800aba0:	db02      	blt.n	800aba8 <_printf_float+0x128>
 800aba2:	6863      	ldr	r3, [r4, #4]
 800aba4:	4299      	cmp	r1, r3
 800aba6:	dd41      	ble.n	800ac2c <_printf_float+0x1ac>
 800aba8:	f1aa 0a02 	sub.w	sl, sl, #2
 800abac:	fa5f fa8a 	uxtb.w	sl, sl
 800abb0:	3901      	subs	r1, #1
 800abb2:	4652      	mov	r2, sl
 800abb4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800abb8:	9109      	str	r1, [sp, #36]	@ 0x24
 800abba:	f7ff ff26 	bl	800aa0a <__exponent>
 800abbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abc0:	1813      	adds	r3, r2, r0
 800abc2:	2a01      	cmp	r2, #1
 800abc4:	4681      	mov	r9, r0
 800abc6:	6123      	str	r3, [r4, #16]
 800abc8:	dc02      	bgt.n	800abd0 <_printf_float+0x150>
 800abca:	6822      	ldr	r2, [r4, #0]
 800abcc:	07d2      	lsls	r2, r2, #31
 800abce:	d501      	bpl.n	800abd4 <_printf_float+0x154>
 800abd0:	3301      	adds	r3, #1
 800abd2:	6123      	str	r3, [r4, #16]
 800abd4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d0a2      	beq.n	800ab22 <_printf_float+0xa2>
 800abdc:	232d      	movs	r3, #45	@ 0x2d
 800abde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abe2:	e79e      	b.n	800ab22 <_printf_float+0xa2>
 800abe4:	9a06      	ldr	r2, [sp, #24]
 800abe6:	2a47      	cmp	r2, #71	@ 0x47
 800abe8:	d1c2      	bne.n	800ab70 <_printf_float+0xf0>
 800abea:	2b00      	cmp	r3, #0
 800abec:	d1c0      	bne.n	800ab70 <_printf_float+0xf0>
 800abee:	2301      	movs	r3, #1
 800abf0:	e7bd      	b.n	800ab6e <_printf_float+0xee>
 800abf2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800abf6:	d9db      	bls.n	800abb0 <_printf_float+0x130>
 800abf8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800abfc:	d118      	bne.n	800ac30 <_printf_float+0x1b0>
 800abfe:	2900      	cmp	r1, #0
 800ac00:	6863      	ldr	r3, [r4, #4]
 800ac02:	dd0b      	ble.n	800ac1c <_printf_float+0x19c>
 800ac04:	6121      	str	r1, [r4, #16]
 800ac06:	b913      	cbnz	r3, 800ac0e <_printf_float+0x18e>
 800ac08:	6822      	ldr	r2, [r4, #0]
 800ac0a:	07d0      	lsls	r0, r2, #31
 800ac0c:	d502      	bpl.n	800ac14 <_printf_float+0x194>
 800ac0e:	3301      	adds	r3, #1
 800ac10:	440b      	add	r3, r1
 800ac12:	6123      	str	r3, [r4, #16]
 800ac14:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ac16:	f04f 0900 	mov.w	r9, #0
 800ac1a:	e7db      	b.n	800abd4 <_printf_float+0x154>
 800ac1c:	b913      	cbnz	r3, 800ac24 <_printf_float+0x1a4>
 800ac1e:	6822      	ldr	r2, [r4, #0]
 800ac20:	07d2      	lsls	r2, r2, #31
 800ac22:	d501      	bpl.n	800ac28 <_printf_float+0x1a8>
 800ac24:	3302      	adds	r3, #2
 800ac26:	e7f4      	b.n	800ac12 <_printf_float+0x192>
 800ac28:	2301      	movs	r3, #1
 800ac2a:	e7f2      	b.n	800ac12 <_printf_float+0x192>
 800ac2c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ac30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac32:	4299      	cmp	r1, r3
 800ac34:	db05      	blt.n	800ac42 <_printf_float+0x1c2>
 800ac36:	6823      	ldr	r3, [r4, #0]
 800ac38:	6121      	str	r1, [r4, #16]
 800ac3a:	07d8      	lsls	r0, r3, #31
 800ac3c:	d5ea      	bpl.n	800ac14 <_printf_float+0x194>
 800ac3e:	1c4b      	adds	r3, r1, #1
 800ac40:	e7e7      	b.n	800ac12 <_printf_float+0x192>
 800ac42:	2900      	cmp	r1, #0
 800ac44:	bfd4      	ite	le
 800ac46:	f1c1 0202 	rsble	r2, r1, #2
 800ac4a:	2201      	movgt	r2, #1
 800ac4c:	4413      	add	r3, r2
 800ac4e:	e7e0      	b.n	800ac12 <_printf_float+0x192>
 800ac50:	6823      	ldr	r3, [r4, #0]
 800ac52:	055a      	lsls	r2, r3, #21
 800ac54:	d407      	bmi.n	800ac66 <_printf_float+0x1e6>
 800ac56:	6923      	ldr	r3, [r4, #16]
 800ac58:	4642      	mov	r2, r8
 800ac5a:	4631      	mov	r1, r6
 800ac5c:	4628      	mov	r0, r5
 800ac5e:	47b8      	blx	r7
 800ac60:	3001      	adds	r0, #1
 800ac62:	d12b      	bne.n	800acbc <_printf_float+0x23c>
 800ac64:	e767      	b.n	800ab36 <_printf_float+0xb6>
 800ac66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac6a:	f240 80dd 	bls.w	800ae28 <_printf_float+0x3a8>
 800ac6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac72:	2200      	movs	r2, #0
 800ac74:	2300      	movs	r3, #0
 800ac76:	f7f5 ff3f 	bl	8000af8 <__aeabi_dcmpeq>
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	d033      	beq.n	800ace6 <_printf_float+0x266>
 800ac7e:	4a37      	ldr	r2, [pc, #220]	@ (800ad5c <_printf_float+0x2dc>)
 800ac80:	2301      	movs	r3, #1
 800ac82:	4631      	mov	r1, r6
 800ac84:	4628      	mov	r0, r5
 800ac86:	47b8      	blx	r7
 800ac88:	3001      	adds	r0, #1
 800ac8a:	f43f af54 	beq.w	800ab36 <_printf_float+0xb6>
 800ac8e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ac92:	4543      	cmp	r3, r8
 800ac94:	db02      	blt.n	800ac9c <_printf_float+0x21c>
 800ac96:	6823      	ldr	r3, [r4, #0]
 800ac98:	07d8      	lsls	r0, r3, #31
 800ac9a:	d50f      	bpl.n	800acbc <_printf_float+0x23c>
 800ac9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aca0:	4631      	mov	r1, r6
 800aca2:	4628      	mov	r0, r5
 800aca4:	47b8      	blx	r7
 800aca6:	3001      	adds	r0, #1
 800aca8:	f43f af45 	beq.w	800ab36 <_printf_float+0xb6>
 800acac:	f04f 0900 	mov.w	r9, #0
 800acb0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800acb4:	f104 0a1a 	add.w	sl, r4, #26
 800acb8:	45c8      	cmp	r8, r9
 800acba:	dc09      	bgt.n	800acd0 <_printf_float+0x250>
 800acbc:	6823      	ldr	r3, [r4, #0]
 800acbe:	079b      	lsls	r3, r3, #30
 800acc0:	f100 8103 	bmi.w	800aeca <_printf_float+0x44a>
 800acc4:	68e0      	ldr	r0, [r4, #12]
 800acc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800acc8:	4298      	cmp	r0, r3
 800acca:	bfb8      	it	lt
 800accc:	4618      	movlt	r0, r3
 800acce:	e734      	b.n	800ab3a <_printf_float+0xba>
 800acd0:	2301      	movs	r3, #1
 800acd2:	4652      	mov	r2, sl
 800acd4:	4631      	mov	r1, r6
 800acd6:	4628      	mov	r0, r5
 800acd8:	47b8      	blx	r7
 800acda:	3001      	adds	r0, #1
 800acdc:	f43f af2b 	beq.w	800ab36 <_printf_float+0xb6>
 800ace0:	f109 0901 	add.w	r9, r9, #1
 800ace4:	e7e8      	b.n	800acb8 <_printf_float+0x238>
 800ace6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ace8:	2b00      	cmp	r3, #0
 800acea:	dc39      	bgt.n	800ad60 <_printf_float+0x2e0>
 800acec:	4a1b      	ldr	r2, [pc, #108]	@ (800ad5c <_printf_float+0x2dc>)
 800acee:	2301      	movs	r3, #1
 800acf0:	4631      	mov	r1, r6
 800acf2:	4628      	mov	r0, r5
 800acf4:	47b8      	blx	r7
 800acf6:	3001      	adds	r0, #1
 800acf8:	f43f af1d 	beq.w	800ab36 <_printf_float+0xb6>
 800acfc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ad00:	ea59 0303 	orrs.w	r3, r9, r3
 800ad04:	d102      	bne.n	800ad0c <_printf_float+0x28c>
 800ad06:	6823      	ldr	r3, [r4, #0]
 800ad08:	07d9      	lsls	r1, r3, #31
 800ad0a:	d5d7      	bpl.n	800acbc <_printf_float+0x23c>
 800ad0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad10:	4631      	mov	r1, r6
 800ad12:	4628      	mov	r0, r5
 800ad14:	47b8      	blx	r7
 800ad16:	3001      	adds	r0, #1
 800ad18:	f43f af0d 	beq.w	800ab36 <_printf_float+0xb6>
 800ad1c:	f04f 0a00 	mov.w	sl, #0
 800ad20:	f104 0b1a 	add.w	fp, r4, #26
 800ad24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad26:	425b      	negs	r3, r3
 800ad28:	4553      	cmp	r3, sl
 800ad2a:	dc01      	bgt.n	800ad30 <_printf_float+0x2b0>
 800ad2c:	464b      	mov	r3, r9
 800ad2e:	e793      	b.n	800ac58 <_printf_float+0x1d8>
 800ad30:	2301      	movs	r3, #1
 800ad32:	465a      	mov	r2, fp
 800ad34:	4631      	mov	r1, r6
 800ad36:	4628      	mov	r0, r5
 800ad38:	47b8      	blx	r7
 800ad3a:	3001      	adds	r0, #1
 800ad3c:	f43f aefb 	beq.w	800ab36 <_printf_float+0xb6>
 800ad40:	f10a 0a01 	add.w	sl, sl, #1
 800ad44:	e7ee      	b.n	800ad24 <_printf_float+0x2a4>
 800ad46:	bf00      	nop
 800ad48:	7fefffff 	.word	0x7fefffff
 800ad4c:	0800e4c4 	.word	0x0800e4c4
 800ad50:	0800e4c0 	.word	0x0800e4c0
 800ad54:	0800e4cc 	.word	0x0800e4cc
 800ad58:	0800e4c8 	.word	0x0800e4c8
 800ad5c:	0800e5a6 	.word	0x0800e5a6
 800ad60:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad62:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ad66:	4553      	cmp	r3, sl
 800ad68:	bfa8      	it	ge
 800ad6a:	4653      	movge	r3, sl
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	4699      	mov	r9, r3
 800ad70:	dc36      	bgt.n	800ade0 <_printf_float+0x360>
 800ad72:	f04f 0b00 	mov.w	fp, #0
 800ad76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad7a:	f104 021a 	add.w	r2, r4, #26
 800ad7e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad80:	9306      	str	r3, [sp, #24]
 800ad82:	eba3 0309 	sub.w	r3, r3, r9
 800ad86:	455b      	cmp	r3, fp
 800ad88:	dc31      	bgt.n	800adee <_printf_float+0x36e>
 800ad8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad8c:	459a      	cmp	sl, r3
 800ad8e:	dc3a      	bgt.n	800ae06 <_printf_float+0x386>
 800ad90:	6823      	ldr	r3, [r4, #0]
 800ad92:	07da      	lsls	r2, r3, #31
 800ad94:	d437      	bmi.n	800ae06 <_printf_float+0x386>
 800ad96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad98:	ebaa 0903 	sub.w	r9, sl, r3
 800ad9c:	9b06      	ldr	r3, [sp, #24]
 800ad9e:	ebaa 0303 	sub.w	r3, sl, r3
 800ada2:	4599      	cmp	r9, r3
 800ada4:	bfa8      	it	ge
 800ada6:	4699      	movge	r9, r3
 800ada8:	f1b9 0f00 	cmp.w	r9, #0
 800adac:	dc33      	bgt.n	800ae16 <_printf_float+0x396>
 800adae:	f04f 0800 	mov.w	r8, #0
 800adb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800adb6:	f104 0b1a 	add.w	fp, r4, #26
 800adba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adbc:	ebaa 0303 	sub.w	r3, sl, r3
 800adc0:	eba3 0309 	sub.w	r3, r3, r9
 800adc4:	4543      	cmp	r3, r8
 800adc6:	f77f af79 	ble.w	800acbc <_printf_float+0x23c>
 800adca:	2301      	movs	r3, #1
 800adcc:	465a      	mov	r2, fp
 800adce:	4631      	mov	r1, r6
 800add0:	4628      	mov	r0, r5
 800add2:	47b8      	blx	r7
 800add4:	3001      	adds	r0, #1
 800add6:	f43f aeae 	beq.w	800ab36 <_printf_float+0xb6>
 800adda:	f108 0801 	add.w	r8, r8, #1
 800adde:	e7ec      	b.n	800adba <_printf_float+0x33a>
 800ade0:	4642      	mov	r2, r8
 800ade2:	4631      	mov	r1, r6
 800ade4:	4628      	mov	r0, r5
 800ade6:	47b8      	blx	r7
 800ade8:	3001      	adds	r0, #1
 800adea:	d1c2      	bne.n	800ad72 <_printf_float+0x2f2>
 800adec:	e6a3      	b.n	800ab36 <_printf_float+0xb6>
 800adee:	2301      	movs	r3, #1
 800adf0:	4631      	mov	r1, r6
 800adf2:	4628      	mov	r0, r5
 800adf4:	9206      	str	r2, [sp, #24]
 800adf6:	47b8      	blx	r7
 800adf8:	3001      	adds	r0, #1
 800adfa:	f43f ae9c 	beq.w	800ab36 <_printf_float+0xb6>
 800adfe:	9a06      	ldr	r2, [sp, #24]
 800ae00:	f10b 0b01 	add.w	fp, fp, #1
 800ae04:	e7bb      	b.n	800ad7e <_printf_float+0x2fe>
 800ae06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae0a:	4631      	mov	r1, r6
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	47b8      	blx	r7
 800ae10:	3001      	adds	r0, #1
 800ae12:	d1c0      	bne.n	800ad96 <_printf_float+0x316>
 800ae14:	e68f      	b.n	800ab36 <_printf_float+0xb6>
 800ae16:	9a06      	ldr	r2, [sp, #24]
 800ae18:	464b      	mov	r3, r9
 800ae1a:	4442      	add	r2, r8
 800ae1c:	4631      	mov	r1, r6
 800ae1e:	4628      	mov	r0, r5
 800ae20:	47b8      	blx	r7
 800ae22:	3001      	adds	r0, #1
 800ae24:	d1c3      	bne.n	800adae <_printf_float+0x32e>
 800ae26:	e686      	b.n	800ab36 <_printf_float+0xb6>
 800ae28:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae2c:	f1ba 0f01 	cmp.w	sl, #1
 800ae30:	dc01      	bgt.n	800ae36 <_printf_float+0x3b6>
 800ae32:	07db      	lsls	r3, r3, #31
 800ae34:	d536      	bpl.n	800aea4 <_printf_float+0x424>
 800ae36:	2301      	movs	r3, #1
 800ae38:	4642      	mov	r2, r8
 800ae3a:	4631      	mov	r1, r6
 800ae3c:	4628      	mov	r0, r5
 800ae3e:	47b8      	blx	r7
 800ae40:	3001      	adds	r0, #1
 800ae42:	f43f ae78 	beq.w	800ab36 <_printf_float+0xb6>
 800ae46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae4a:	4631      	mov	r1, r6
 800ae4c:	4628      	mov	r0, r5
 800ae4e:	47b8      	blx	r7
 800ae50:	3001      	adds	r0, #1
 800ae52:	f43f ae70 	beq.w	800ab36 <_printf_float+0xb6>
 800ae56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ae62:	f7f5 fe49 	bl	8000af8 <__aeabi_dcmpeq>
 800ae66:	b9c0      	cbnz	r0, 800ae9a <_printf_float+0x41a>
 800ae68:	4653      	mov	r3, sl
 800ae6a:	f108 0201 	add.w	r2, r8, #1
 800ae6e:	4631      	mov	r1, r6
 800ae70:	4628      	mov	r0, r5
 800ae72:	47b8      	blx	r7
 800ae74:	3001      	adds	r0, #1
 800ae76:	d10c      	bne.n	800ae92 <_printf_float+0x412>
 800ae78:	e65d      	b.n	800ab36 <_printf_float+0xb6>
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	465a      	mov	r2, fp
 800ae7e:	4631      	mov	r1, r6
 800ae80:	4628      	mov	r0, r5
 800ae82:	47b8      	blx	r7
 800ae84:	3001      	adds	r0, #1
 800ae86:	f43f ae56 	beq.w	800ab36 <_printf_float+0xb6>
 800ae8a:	f108 0801 	add.w	r8, r8, #1
 800ae8e:	45d0      	cmp	r8, sl
 800ae90:	dbf3      	blt.n	800ae7a <_printf_float+0x3fa>
 800ae92:	464b      	mov	r3, r9
 800ae94:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ae98:	e6df      	b.n	800ac5a <_printf_float+0x1da>
 800ae9a:	f04f 0800 	mov.w	r8, #0
 800ae9e:	f104 0b1a 	add.w	fp, r4, #26
 800aea2:	e7f4      	b.n	800ae8e <_printf_float+0x40e>
 800aea4:	2301      	movs	r3, #1
 800aea6:	4642      	mov	r2, r8
 800aea8:	e7e1      	b.n	800ae6e <_printf_float+0x3ee>
 800aeaa:	2301      	movs	r3, #1
 800aeac:	464a      	mov	r2, r9
 800aeae:	4631      	mov	r1, r6
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	47b8      	blx	r7
 800aeb4:	3001      	adds	r0, #1
 800aeb6:	f43f ae3e 	beq.w	800ab36 <_printf_float+0xb6>
 800aeba:	f108 0801 	add.w	r8, r8, #1
 800aebe:	68e3      	ldr	r3, [r4, #12]
 800aec0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aec2:	1a5b      	subs	r3, r3, r1
 800aec4:	4543      	cmp	r3, r8
 800aec6:	dcf0      	bgt.n	800aeaa <_printf_float+0x42a>
 800aec8:	e6fc      	b.n	800acc4 <_printf_float+0x244>
 800aeca:	f04f 0800 	mov.w	r8, #0
 800aece:	f104 0919 	add.w	r9, r4, #25
 800aed2:	e7f4      	b.n	800aebe <_printf_float+0x43e>

0800aed4 <_printf_common>:
 800aed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aed8:	4616      	mov	r6, r2
 800aeda:	4698      	mov	r8, r3
 800aedc:	688a      	ldr	r2, [r1, #8]
 800aede:	690b      	ldr	r3, [r1, #16]
 800aee0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aee4:	4293      	cmp	r3, r2
 800aee6:	bfb8      	it	lt
 800aee8:	4613      	movlt	r3, r2
 800aeea:	6033      	str	r3, [r6, #0]
 800aeec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aef0:	4607      	mov	r7, r0
 800aef2:	460c      	mov	r4, r1
 800aef4:	b10a      	cbz	r2, 800aefa <_printf_common+0x26>
 800aef6:	3301      	adds	r3, #1
 800aef8:	6033      	str	r3, [r6, #0]
 800aefa:	6823      	ldr	r3, [r4, #0]
 800aefc:	0699      	lsls	r1, r3, #26
 800aefe:	bf42      	ittt	mi
 800af00:	6833      	ldrmi	r3, [r6, #0]
 800af02:	3302      	addmi	r3, #2
 800af04:	6033      	strmi	r3, [r6, #0]
 800af06:	6825      	ldr	r5, [r4, #0]
 800af08:	f015 0506 	ands.w	r5, r5, #6
 800af0c:	d106      	bne.n	800af1c <_printf_common+0x48>
 800af0e:	f104 0a19 	add.w	sl, r4, #25
 800af12:	68e3      	ldr	r3, [r4, #12]
 800af14:	6832      	ldr	r2, [r6, #0]
 800af16:	1a9b      	subs	r3, r3, r2
 800af18:	42ab      	cmp	r3, r5
 800af1a:	dc26      	bgt.n	800af6a <_printf_common+0x96>
 800af1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800af20:	6822      	ldr	r2, [r4, #0]
 800af22:	3b00      	subs	r3, #0
 800af24:	bf18      	it	ne
 800af26:	2301      	movne	r3, #1
 800af28:	0692      	lsls	r2, r2, #26
 800af2a:	d42b      	bmi.n	800af84 <_printf_common+0xb0>
 800af2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af30:	4641      	mov	r1, r8
 800af32:	4638      	mov	r0, r7
 800af34:	47c8      	blx	r9
 800af36:	3001      	adds	r0, #1
 800af38:	d01e      	beq.n	800af78 <_printf_common+0xa4>
 800af3a:	6823      	ldr	r3, [r4, #0]
 800af3c:	6922      	ldr	r2, [r4, #16]
 800af3e:	f003 0306 	and.w	r3, r3, #6
 800af42:	2b04      	cmp	r3, #4
 800af44:	bf02      	ittt	eq
 800af46:	68e5      	ldreq	r5, [r4, #12]
 800af48:	6833      	ldreq	r3, [r6, #0]
 800af4a:	1aed      	subeq	r5, r5, r3
 800af4c:	68a3      	ldr	r3, [r4, #8]
 800af4e:	bf0c      	ite	eq
 800af50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af54:	2500      	movne	r5, #0
 800af56:	4293      	cmp	r3, r2
 800af58:	bfc4      	itt	gt
 800af5a:	1a9b      	subgt	r3, r3, r2
 800af5c:	18ed      	addgt	r5, r5, r3
 800af5e:	2600      	movs	r6, #0
 800af60:	341a      	adds	r4, #26
 800af62:	42b5      	cmp	r5, r6
 800af64:	d11a      	bne.n	800af9c <_printf_common+0xc8>
 800af66:	2000      	movs	r0, #0
 800af68:	e008      	b.n	800af7c <_printf_common+0xa8>
 800af6a:	2301      	movs	r3, #1
 800af6c:	4652      	mov	r2, sl
 800af6e:	4641      	mov	r1, r8
 800af70:	4638      	mov	r0, r7
 800af72:	47c8      	blx	r9
 800af74:	3001      	adds	r0, #1
 800af76:	d103      	bne.n	800af80 <_printf_common+0xac>
 800af78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af80:	3501      	adds	r5, #1
 800af82:	e7c6      	b.n	800af12 <_printf_common+0x3e>
 800af84:	18e1      	adds	r1, r4, r3
 800af86:	1c5a      	adds	r2, r3, #1
 800af88:	2030      	movs	r0, #48	@ 0x30
 800af8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af8e:	4422      	add	r2, r4
 800af90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af98:	3302      	adds	r3, #2
 800af9a:	e7c7      	b.n	800af2c <_printf_common+0x58>
 800af9c:	2301      	movs	r3, #1
 800af9e:	4622      	mov	r2, r4
 800afa0:	4641      	mov	r1, r8
 800afa2:	4638      	mov	r0, r7
 800afa4:	47c8      	blx	r9
 800afa6:	3001      	adds	r0, #1
 800afa8:	d0e6      	beq.n	800af78 <_printf_common+0xa4>
 800afaa:	3601      	adds	r6, #1
 800afac:	e7d9      	b.n	800af62 <_printf_common+0x8e>
	...

0800afb0 <_printf_i>:
 800afb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afb4:	7e0f      	ldrb	r7, [r1, #24]
 800afb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800afb8:	2f78      	cmp	r7, #120	@ 0x78
 800afba:	4691      	mov	r9, r2
 800afbc:	4680      	mov	r8, r0
 800afbe:	460c      	mov	r4, r1
 800afc0:	469a      	mov	sl, r3
 800afc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800afc6:	d807      	bhi.n	800afd8 <_printf_i+0x28>
 800afc8:	2f62      	cmp	r7, #98	@ 0x62
 800afca:	d80a      	bhi.n	800afe2 <_printf_i+0x32>
 800afcc:	2f00      	cmp	r7, #0
 800afce:	f000 80d1 	beq.w	800b174 <_printf_i+0x1c4>
 800afd2:	2f58      	cmp	r7, #88	@ 0x58
 800afd4:	f000 80b8 	beq.w	800b148 <_printf_i+0x198>
 800afd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800afe0:	e03a      	b.n	800b058 <_printf_i+0xa8>
 800afe2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800afe6:	2b15      	cmp	r3, #21
 800afe8:	d8f6      	bhi.n	800afd8 <_printf_i+0x28>
 800afea:	a101      	add	r1, pc, #4	@ (adr r1, 800aff0 <_printf_i+0x40>)
 800afec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aff0:	0800b049 	.word	0x0800b049
 800aff4:	0800b05d 	.word	0x0800b05d
 800aff8:	0800afd9 	.word	0x0800afd9
 800affc:	0800afd9 	.word	0x0800afd9
 800b000:	0800afd9 	.word	0x0800afd9
 800b004:	0800afd9 	.word	0x0800afd9
 800b008:	0800b05d 	.word	0x0800b05d
 800b00c:	0800afd9 	.word	0x0800afd9
 800b010:	0800afd9 	.word	0x0800afd9
 800b014:	0800afd9 	.word	0x0800afd9
 800b018:	0800afd9 	.word	0x0800afd9
 800b01c:	0800b15b 	.word	0x0800b15b
 800b020:	0800b087 	.word	0x0800b087
 800b024:	0800b115 	.word	0x0800b115
 800b028:	0800afd9 	.word	0x0800afd9
 800b02c:	0800afd9 	.word	0x0800afd9
 800b030:	0800b17d 	.word	0x0800b17d
 800b034:	0800afd9 	.word	0x0800afd9
 800b038:	0800b087 	.word	0x0800b087
 800b03c:	0800afd9 	.word	0x0800afd9
 800b040:	0800afd9 	.word	0x0800afd9
 800b044:	0800b11d 	.word	0x0800b11d
 800b048:	6833      	ldr	r3, [r6, #0]
 800b04a:	1d1a      	adds	r2, r3, #4
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	6032      	str	r2, [r6, #0]
 800b050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b054:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b058:	2301      	movs	r3, #1
 800b05a:	e09c      	b.n	800b196 <_printf_i+0x1e6>
 800b05c:	6833      	ldr	r3, [r6, #0]
 800b05e:	6820      	ldr	r0, [r4, #0]
 800b060:	1d19      	adds	r1, r3, #4
 800b062:	6031      	str	r1, [r6, #0]
 800b064:	0606      	lsls	r6, r0, #24
 800b066:	d501      	bpl.n	800b06c <_printf_i+0xbc>
 800b068:	681d      	ldr	r5, [r3, #0]
 800b06a:	e003      	b.n	800b074 <_printf_i+0xc4>
 800b06c:	0645      	lsls	r5, r0, #25
 800b06e:	d5fb      	bpl.n	800b068 <_printf_i+0xb8>
 800b070:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b074:	2d00      	cmp	r5, #0
 800b076:	da03      	bge.n	800b080 <_printf_i+0xd0>
 800b078:	232d      	movs	r3, #45	@ 0x2d
 800b07a:	426d      	negs	r5, r5
 800b07c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b080:	4858      	ldr	r0, [pc, #352]	@ (800b1e4 <_printf_i+0x234>)
 800b082:	230a      	movs	r3, #10
 800b084:	e011      	b.n	800b0aa <_printf_i+0xfa>
 800b086:	6821      	ldr	r1, [r4, #0]
 800b088:	6833      	ldr	r3, [r6, #0]
 800b08a:	0608      	lsls	r0, r1, #24
 800b08c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b090:	d402      	bmi.n	800b098 <_printf_i+0xe8>
 800b092:	0649      	lsls	r1, r1, #25
 800b094:	bf48      	it	mi
 800b096:	b2ad      	uxthmi	r5, r5
 800b098:	2f6f      	cmp	r7, #111	@ 0x6f
 800b09a:	4852      	ldr	r0, [pc, #328]	@ (800b1e4 <_printf_i+0x234>)
 800b09c:	6033      	str	r3, [r6, #0]
 800b09e:	bf14      	ite	ne
 800b0a0:	230a      	movne	r3, #10
 800b0a2:	2308      	moveq	r3, #8
 800b0a4:	2100      	movs	r1, #0
 800b0a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b0aa:	6866      	ldr	r6, [r4, #4]
 800b0ac:	60a6      	str	r6, [r4, #8]
 800b0ae:	2e00      	cmp	r6, #0
 800b0b0:	db05      	blt.n	800b0be <_printf_i+0x10e>
 800b0b2:	6821      	ldr	r1, [r4, #0]
 800b0b4:	432e      	orrs	r6, r5
 800b0b6:	f021 0104 	bic.w	r1, r1, #4
 800b0ba:	6021      	str	r1, [r4, #0]
 800b0bc:	d04b      	beq.n	800b156 <_printf_i+0x1a6>
 800b0be:	4616      	mov	r6, r2
 800b0c0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b0c4:	fb03 5711 	mls	r7, r3, r1, r5
 800b0c8:	5dc7      	ldrb	r7, [r0, r7]
 800b0ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b0ce:	462f      	mov	r7, r5
 800b0d0:	42bb      	cmp	r3, r7
 800b0d2:	460d      	mov	r5, r1
 800b0d4:	d9f4      	bls.n	800b0c0 <_printf_i+0x110>
 800b0d6:	2b08      	cmp	r3, #8
 800b0d8:	d10b      	bne.n	800b0f2 <_printf_i+0x142>
 800b0da:	6823      	ldr	r3, [r4, #0]
 800b0dc:	07df      	lsls	r7, r3, #31
 800b0de:	d508      	bpl.n	800b0f2 <_printf_i+0x142>
 800b0e0:	6923      	ldr	r3, [r4, #16]
 800b0e2:	6861      	ldr	r1, [r4, #4]
 800b0e4:	4299      	cmp	r1, r3
 800b0e6:	bfde      	ittt	le
 800b0e8:	2330      	movle	r3, #48	@ 0x30
 800b0ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b0ee:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b0f2:	1b92      	subs	r2, r2, r6
 800b0f4:	6122      	str	r2, [r4, #16]
 800b0f6:	f8cd a000 	str.w	sl, [sp]
 800b0fa:	464b      	mov	r3, r9
 800b0fc:	aa03      	add	r2, sp, #12
 800b0fe:	4621      	mov	r1, r4
 800b100:	4640      	mov	r0, r8
 800b102:	f7ff fee7 	bl	800aed4 <_printf_common>
 800b106:	3001      	adds	r0, #1
 800b108:	d14a      	bne.n	800b1a0 <_printf_i+0x1f0>
 800b10a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b10e:	b004      	add	sp, #16
 800b110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b114:	6823      	ldr	r3, [r4, #0]
 800b116:	f043 0320 	orr.w	r3, r3, #32
 800b11a:	6023      	str	r3, [r4, #0]
 800b11c:	4832      	ldr	r0, [pc, #200]	@ (800b1e8 <_printf_i+0x238>)
 800b11e:	2778      	movs	r7, #120	@ 0x78
 800b120:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b124:	6823      	ldr	r3, [r4, #0]
 800b126:	6831      	ldr	r1, [r6, #0]
 800b128:	061f      	lsls	r7, r3, #24
 800b12a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b12e:	d402      	bmi.n	800b136 <_printf_i+0x186>
 800b130:	065f      	lsls	r7, r3, #25
 800b132:	bf48      	it	mi
 800b134:	b2ad      	uxthmi	r5, r5
 800b136:	6031      	str	r1, [r6, #0]
 800b138:	07d9      	lsls	r1, r3, #31
 800b13a:	bf44      	itt	mi
 800b13c:	f043 0320 	orrmi.w	r3, r3, #32
 800b140:	6023      	strmi	r3, [r4, #0]
 800b142:	b11d      	cbz	r5, 800b14c <_printf_i+0x19c>
 800b144:	2310      	movs	r3, #16
 800b146:	e7ad      	b.n	800b0a4 <_printf_i+0xf4>
 800b148:	4826      	ldr	r0, [pc, #152]	@ (800b1e4 <_printf_i+0x234>)
 800b14a:	e7e9      	b.n	800b120 <_printf_i+0x170>
 800b14c:	6823      	ldr	r3, [r4, #0]
 800b14e:	f023 0320 	bic.w	r3, r3, #32
 800b152:	6023      	str	r3, [r4, #0]
 800b154:	e7f6      	b.n	800b144 <_printf_i+0x194>
 800b156:	4616      	mov	r6, r2
 800b158:	e7bd      	b.n	800b0d6 <_printf_i+0x126>
 800b15a:	6833      	ldr	r3, [r6, #0]
 800b15c:	6825      	ldr	r5, [r4, #0]
 800b15e:	6961      	ldr	r1, [r4, #20]
 800b160:	1d18      	adds	r0, r3, #4
 800b162:	6030      	str	r0, [r6, #0]
 800b164:	062e      	lsls	r6, r5, #24
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	d501      	bpl.n	800b16e <_printf_i+0x1be>
 800b16a:	6019      	str	r1, [r3, #0]
 800b16c:	e002      	b.n	800b174 <_printf_i+0x1c4>
 800b16e:	0668      	lsls	r0, r5, #25
 800b170:	d5fb      	bpl.n	800b16a <_printf_i+0x1ba>
 800b172:	8019      	strh	r1, [r3, #0]
 800b174:	2300      	movs	r3, #0
 800b176:	6123      	str	r3, [r4, #16]
 800b178:	4616      	mov	r6, r2
 800b17a:	e7bc      	b.n	800b0f6 <_printf_i+0x146>
 800b17c:	6833      	ldr	r3, [r6, #0]
 800b17e:	1d1a      	adds	r2, r3, #4
 800b180:	6032      	str	r2, [r6, #0]
 800b182:	681e      	ldr	r6, [r3, #0]
 800b184:	6862      	ldr	r2, [r4, #4]
 800b186:	2100      	movs	r1, #0
 800b188:	4630      	mov	r0, r6
 800b18a:	f7f5 f839 	bl	8000200 <memchr>
 800b18e:	b108      	cbz	r0, 800b194 <_printf_i+0x1e4>
 800b190:	1b80      	subs	r0, r0, r6
 800b192:	6060      	str	r0, [r4, #4]
 800b194:	6863      	ldr	r3, [r4, #4]
 800b196:	6123      	str	r3, [r4, #16]
 800b198:	2300      	movs	r3, #0
 800b19a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b19e:	e7aa      	b.n	800b0f6 <_printf_i+0x146>
 800b1a0:	6923      	ldr	r3, [r4, #16]
 800b1a2:	4632      	mov	r2, r6
 800b1a4:	4649      	mov	r1, r9
 800b1a6:	4640      	mov	r0, r8
 800b1a8:	47d0      	blx	sl
 800b1aa:	3001      	adds	r0, #1
 800b1ac:	d0ad      	beq.n	800b10a <_printf_i+0x15a>
 800b1ae:	6823      	ldr	r3, [r4, #0]
 800b1b0:	079b      	lsls	r3, r3, #30
 800b1b2:	d413      	bmi.n	800b1dc <_printf_i+0x22c>
 800b1b4:	68e0      	ldr	r0, [r4, #12]
 800b1b6:	9b03      	ldr	r3, [sp, #12]
 800b1b8:	4298      	cmp	r0, r3
 800b1ba:	bfb8      	it	lt
 800b1bc:	4618      	movlt	r0, r3
 800b1be:	e7a6      	b.n	800b10e <_printf_i+0x15e>
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	4632      	mov	r2, r6
 800b1c4:	4649      	mov	r1, r9
 800b1c6:	4640      	mov	r0, r8
 800b1c8:	47d0      	blx	sl
 800b1ca:	3001      	adds	r0, #1
 800b1cc:	d09d      	beq.n	800b10a <_printf_i+0x15a>
 800b1ce:	3501      	adds	r5, #1
 800b1d0:	68e3      	ldr	r3, [r4, #12]
 800b1d2:	9903      	ldr	r1, [sp, #12]
 800b1d4:	1a5b      	subs	r3, r3, r1
 800b1d6:	42ab      	cmp	r3, r5
 800b1d8:	dcf2      	bgt.n	800b1c0 <_printf_i+0x210>
 800b1da:	e7eb      	b.n	800b1b4 <_printf_i+0x204>
 800b1dc:	2500      	movs	r5, #0
 800b1de:	f104 0619 	add.w	r6, r4, #25
 800b1e2:	e7f5      	b.n	800b1d0 <_printf_i+0x220>
 800b1e4:	0800e4d0 	.word	0x0800e4d0
 800b1e8:	0800e4e1 	.word	0x0800e4e1

0800b1ec <sniprintf>:
 800b1ec:	b40c      	push	{r2, r3}
 800b1ee:	b530      	push	{r4, r5, lr}
 800b1f0:	4b18      	ldr	r3, [pc, #96]	@ (800b254 <sniprintf+0x68>)
 800b1f2:	1e0c      	subs	r4, r1, #0
 800b1f4:	681d      	ldr	r5, [r3, #0]
 800b1f6:	b09d      	sub	sp, #116	@ 0x74
 800b1f8:	da08      	bge.n	800b20c <sniprintf+0x20>
 800b1fa:	238b      	movs	r3, #139	@ 0x8b
 800b1fc:	602b      	str	r3, [r5, #0]
 800b1fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b202:	b01d      	add	sp, #116	@ 0x74
 800b204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b208:	b002      	add	sp, #8
 800b20a:	4770      	bx	lr
 800b20c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b210:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b214:	f04f 0300 	mov.w	r3, #0
 800b218:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b21a:	bf14      	ite	ne
 800b21c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b220:	4623      	moveq	r3, r4
 800b222:	9304      	str	r3, [sp, #16]
 800b224:	9307      	str	r3, [sp, #28]
 800b226:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b22a:	9002      	str	r0, [sp, #8]
 800b22c:	9006      	str	r0, [sp, #24]
 800b22e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b232:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b234:	ab21      	add	r3, sp, #132	@ 0x84
 800b236:	a902      	add	r1, sp, #8
 800b238:	4628      	mov	r0, r5
 800b23a:	9301      	str	r3, [sp, #4]
 800b23c:	f001 f96a 	bl	800c514 <_svfiprintf_r>
 800b240:	1c43      	adds	r3, r0, #1
 800b242:	bfbc      	itt	lt
 800b244:	238b      	movlt	r3, #139	@ 0x8b
 800b246:	602b      	strlt	r3, [r5, #0]
 800b248:	2c00      	cmp	r4, #0
 800b24a:	d0da      	beq.n	800b202 <sniprintf+0x16>
 800b24c:	9b02      	ldr	r3, [sp, #8]
 800b24e:	2200      	movs	r2, #0
 800b250:	701a      	strb	r2, [r3, #0]
 800b252:	e7d6      	b.n	800b202 <sniprintf+0x16>
 800b254:	20040080 	.word	0x20040080

0800b258 <siscanf>:
 800b258:	b40e      	push	{r1, r2, r3}
 800b25a:	b570      	push	{r4, r5, r6, lr}
 800b25c:	b09d      	sub	sp, #116	@ 0x74
 800b25e:	ac21      	add	r4, sp, #132	@ 0x84
 800b260:	2500      	movs	r5, #0
 800b262:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b266:	f854 6b04 	ldr.w	r6, [r4], #4
 800b26a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b26e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800b270:	9002      	str	r0, [sp, #8]
 800b272:	9006      	str	r0, [sp, #24]
 800b274:	f7f5 f814 	bl	80002a0 <strlen>
 800b278:	4b0b      	ldr	r3, [pc, #44]	@ (800b2a8 <siscanf+0x50>)
 800b27a:	9003      	str	r0, [sp, #12]
 800b27c:	9007      	str	r0, [sp, #28]
 800b27e:	480b      	ldr	r0, [pc, #44]	@ (800b2ac <siscanf+0x54>)
 800b280:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b282:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b286:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b28a:	4632      	mov	r2, r6
 800b28c:	4623      	mov	r3, r4
 800b28e:	a902      	add	r1, sp, #8
 800b290:	6800      	ldr	r0, [r0, #0]
 800b292:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b294:	9514      	str	r5, [sp, #80]	@ 0x50
 800b296:	9401      	str	r4, [sp, #4]
 800b298:	f001 fa92 	bl	800c7c0 <__ssvfiscanf_r>
 800b29c:	b01d      	add	sp, #116	@ 0x74
 800b29e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b2a2:	b003      	add	sp, #12
 800b2a4:	4770      	bx	lr
 800b2a6:	bf00      	nop
 800b2a8:	0800b2d3 	.word	0x0800b2d3
 800b2ac:	20040080 	.word	0x20040080

0800b2b0 <__sread>:
 800b2b0:	b510      	push	{r4, lr}
 800b2b2:	460c      	mov	r4, r1
 800b2b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2b8:	f000 f9c8 	bl	800b64c <_read_r>
 800b2bc:	2800      	cmp	r0, #0
 800b2be:	bfab      	itete	ge
 800b2c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b2c2:	89a3      	ldrhlt	r3, [r4, #12]
 800b2c4:	181b      	addge	r3, r3, r0
 800b2c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b2ca:	bfac      	ite	ge
 800b2cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b2ce:	81a3      	strhlt	r3, [r4, #12]
 800b2d0:	bd10      	pop	{r4, pc}

0800b2d2 <__seofread>:
 800b2d2:	2000      	movs	r0, #0
 800b2d4:	4770      	bx	lr

0800b2d6 <__swrite>:
 800b2d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2da:	461f      	mov	r7, r3
 800b2dc:	898b      	ldrh	r3, [r1, #12]
 800b2de:	05db      	lsls	r3, r3, #23
 800b2e0:	4605      	mov	r5, r0
 800b2e2:	460c      	mov	r4, r1
 800b2e4:	4616      	mov	r6, r2
 800b2e6:	d505      	bpl.n	800b2f4 <__swrite+0x1e>
 800b2e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2ec:	2302      	movs	r3, #2
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	f000 f99a 	bl	800b628 <_lseek_r>
 800b2f4:	89a3      	ldrh	r3, [r4, #12]
 800b2f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b2fe:	81a3      	strh	r3, [r4, #12]
 800b300:	4632      	mov	r2, r6
 800b302:	463b      	mov	r3, r7
 800b304:	4628      	mov	r0, r5
 800b306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b30a:	f000 b9b1 	b.w	800b670 <_write_r>

0800b30e <__sseek>:
 800b30e:	b510      	push	{r4, lr}
 800b310:	460c      	mov	r4, r1
 800b312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b316:	f000 f987 	bl	800b628 <_lseek_r>
 800b31a:	1c43      	adds	r3, r0, #1
 800b31c:	89a3      	ldrh	r3, [r4, #12]
 800b31e:	bf15      	itete	ne
 800b320:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b322:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b326:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b32a:	81a3      	strheq	r3, [r4, #12]
 800b32c:	bf18      	it	ne
 800b32e:	81a3      	strhne	r3, [r4, #12]
 800b330:	bd10      	pop	{r4, pc}

0800b332 <__sclose>:
 800b332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b336:	f000 b9df 	b.w	800b6f8 <_close_r>
	...

0800b33c <std>:
 800b33c:	2300      	movs	r3, #0
 800b33e:	b510      	push	{r4, lr}
 800b340:	4604      	mov	r4, r0
 800b342:	e9c0 3300 	strd	r3, r3, [r0]
 800b346:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b34a:	6083      	str	r3, [r0, #8]
 800b34c:	8181      	strh	r1, [r0, #12]
 800b34e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b350:	81c2      	strh	r2, [r0, #14]
 800b352:	6183      	str	r3, [r0, #24]
 800b354:	4619      	mov	r1, r3
 800b356:	2208      	movs	r2, #8
 800b358:	305c      	adds	r0, #92	@ 0x5c
 800b35a:	f000 f95d 	bl	800b618 <memset>
 800b35e:	4b0d      	ldr	r3, [pc, #52]	@ (800b394 <std+0x58>)
 800b360:	6263      	str	r3, [r4, #36]	@ 0x24
 800b362:	4b0d      	ldr	r3, [pc, #52]	@ (800b398 <std+0x5c>)
 800b364:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b366:	4b0d      	ldr	r3, [pc, #52]	@ (800b39c <std+0x60>)
 800b368:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b36a:	4b0d      	ldr	r3, [pc, #52]	@ (800b3a0 <std+0x64>)
 800b36c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b36e:	4b0d      	ldr	r3, [pc, #52]	@ (800b3a4 <std+0x68>)
 800b370:	6224      	str	r4, [r4, #32]
 800b372:	429c      	cmp	r4, r3
 800b374:	d006      	beq.n	800b384 <std+0x48>
 800b376:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b37a:	4294      	cmp	r4, r2
 800b37c:	d002      	beq.n	800b384 <std+0x48>
 800b37e:	33d0      	adds	r3, #208	@ 0xd0
 800b380:	429c      	cmp	r4, r3
 800b382:	d105      	bne.n	800b390 <std+0x54>
 800b384:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b38c:	f000 b9ac 	b.w	800b6e8 <__retarget_lock_init_recursive>
 800b390:	bd10      	pop	{r4, pc}
 800b392:	bf00      	nop
 800b394:	0800b2b1 	.word	0x0800b2b1
 800b398:	0800b2d7 	.word	0x0800b2d7
 800b39c:	0800b30f 	.word	0x0800b30f
 800b3a0:	0800b333 	.word	0x0800b333
 800b3a4:	200408cc 	.word	0x200408cc

0800b3a8 <stdio_exit_handler>:
 800b3a8:	4a02      	ldr	r2, [pc, #8]	@ (800b3b4 <stdio_exit_handler+0xc>)
 800b3aa:	4903      	ldr	r1, [pc, #12]	@ (800b3b8 <stdio_exit_handler+0x10>)
 800b3ac:	4803      	ldr	r0, [pc, #12]	@ (800b3bc <stdio_exit_handler+0x14>)
 800b3ae:	f000 b8a5 	b.w	800b4fc <_fwalk_sglue>
 800b3b2:	bf00      	nop
 800b3b4:	20040074 	.word	0x20040074
 800b3b8:	0800d29d 	.word	0x0800d29d
 800b3bc:	20040084 	.word	0x20040084

0800b3c0 <cleanup_stdio>:
 800b3c0:	6841      	ldr	r1, [r0, #4]
 800b3c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b3f4 <cleanup_stdio+0x34>)
 800b3c4:	4299      	cmp	r1, r3
 800b3c6:	b510      	push	{r4, lr}
 800b3c8:	4604      	mov	r4, r0
 800b3ca:	d001      	beq.n	800b3d0 <cleanup_stdio+0x10>
 800b3cc:	f001 ff66 	bl	800d29c <_fflush_r>
 800b3d0:	68a1      	ldr	r1, [r4, #8]
 800b3d2:	4b09      	ldr	r3, [pc, #36]	@ (800b3f8 <cleanup_stdio+0x38>)
 800b3d4:	4299      	cmp	r1, r3
 800b3d6:	d002      	beq.n	800b3de <cleanup_stdio+0x1e>
 800b3d8:	4620      	mov	r0, r4
 800b3da:	f001 ff5f 	bl	800d29c <_fflush_r>
 800b3de:	68e1      	ldr	r1, [r4, #12]
 800b3e0:	4b06      	ldr	r3, [pc, #24]	@ (800b3fc <cleanup_stdio+0x3c>)
 800b3e2:	4299      	cmp	r1, r3
 800b3e4:	d004      	beq.n	800b3f0 <cleanup_stdio+0x30>
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3ec:	f001 bf56 	b.w	800d29c <_fflush_r>
 800b3f0:	bd10      	pop	{r4, pc}
 800b3f2:	bf00      	nop
 800b3f4:	200408cc 	.word	0x200408cc
 800b3f8:	20040934 	.word	0x20040934
 800b3fc:	2004099c 	.word	0x2004099c

0800b400 <global_stdio_init.part.0>:
 800b400:	b510      	push	{r4, lr}
 800b402:	4b0b      	ldr	r3, [pc, #44]	@ (800b430 <global_stdio_init.part.0+0x30>)
 800b404:	4c0b      	ldr	r4, [pc, #44]	@ (800b434 <global_stdio_init.part.0+0x34>)
 800b406:	4a0c      	ldr	r2, [pc, #48]	@ (800b438 <global_stdio_init.part.0+0x38>)
 800b408:	601a      	str	r2, [r3, #0]
 800b40a:	4620      	mov	r0, r4
 800b40c:	2200      	movs	r2, #0
 800b40e:	2104      	movs	r1, #4
 800b410:	f7ff ff94 	bl	800b33c <std>
 800b414:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b418:	2201      	movs	r2, #1
 800b41a:	2109      	movs	r1, #9
 800b41c:	f7ff ff8e 	bl	800b33c <std>
 800b420:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b424:	2202      	movs	r2, #2
 800b426:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b42a:	2112      	movs	r1, #18
 800b42c:	f7ff bf86 	b.w	800b33c <std>
 800b430:	20040a04 	.word	0x20040a04
 800b434:	200408cc 	.word	0x200408cc
 800b438:	0800b3a9 	.word	0x0800b3a9

0800b43c <__sfp_lock_acquire>:
 800b43c:	4801      	ldr	r0, [pc, #4]	@ (800b444 <__sfp_lock_acquire+0x8>)
 800b43e:	f000 b954 	b.w	800b6ea <__retarget_lock_acquire_recursive>
 800b442:	bf00      	nop
 800b444:	20040a09 	.word	0x20040a09

0800b448 <__sfp_lock_release>:
 800b448:	4801      	ldr	r0, [pc, #4]	@ (800b450 <__sfp_lock_release+0x8>)
 800b44a:	f000 b94f 	b.w	800b6ec <__retarget_lock_release_recursive>
 800b44e:	bf00      	nop
 800b450:	20040a09 	.word	0x20040a09

0800b454 <__sinit>:
 800b454:	b510      	push	{r4, lr}
 800b456:	4604      	mov	r4, r0
 800b458:	f7ff fff0 	bl	800b43c <__sfp_lock_acquire>
 800b45c:	6a23      	ldr	r3, [r4, #32]
 800b45e:	b11b      	cbz	r3, 800b468 <__sinit+0x14>
 800b460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b464:	f7ff bff0 	b.w	800b448 <__sfp_lock_release>
 800b468:	4b04      	ldr	r3, [pc, #16]	@ (800b47c <__sinit+0x28>)
 800b46a:	6223      	str	r3, [r4, #32]
 800b46c:	4b04      	ldr	r3, [pc, #16]	@ (800b480 <__sinit+0x2c>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1f5      	bne.n	800b460 <__sinit+0xc>
 800b474:	f7ff ffc4 	bl	800b400 <global_stdio_init.part.0>
 800b478:	e7f2      	b.n	800b460 <__sinit+0xc>
 800b47a:	bf00      	nop
 800b47c:	0800b3c1 	.word	0x0800b3c1
 800b480:	20040a04 	.word	0x20040a04

0800b484 <_vsniprintf_r>:
 800b484:	b530      	push	{r4, r5, lr}
 800b486:	4614      	mov	r4, r2
 800b488:	2c00      	cmp	r4, #0
 800b48a:	b09b      	sub	sp, #108	@ 0x6c
 800b48c:	4605      	mov	r5, r0
 800b48e:	461a      	mov	r2, r3
 800b490:	da05      	bge.n	800b49e <_vsniprintf_r+0x1a>
 800b492:	238b      	movs	r3, #139	@ 0x8b
 800b494:	6003      	str	r3, [r0, #0]
 800b496:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b49a:	b01b      	add	sp, #108	@ 0x6c
 800b49c:	bd30      	pop	{r4, r5, pc}
 800b49e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b4a2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b4a6:	f04f 0300 	mov.w	r3, #0
 800b4aa:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4ac:	bf14      	ite	ne
 800b4ae:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b4b2:	4623      	moveq	r3, r4
 800b4b4:	9302      	str	r3, [sp, #8]
 800b4b6:	9305      	str	r3, [sp, #20]
 800b4b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b4bc:	9100      	str	r1, [sp, #0]
 800b4be:	9104      	str	r1, [sp, #16]
 800b4c0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b4c4:	4669      	mov	r1, sp
 800b4c6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b4c8:	f001 f824 	bl	800c514 <_svfiprintf_r>
 800b4cc:	1c43      	adds	r3, r0, #1
 800b4ce:	bfbc      	itt	lt
 800b4d0:	238b      	movlt	r3, #139	@ 0x8b
 800b4d2:	602b      	strlt	r3, [r5, #0]
 800b4d4:	2c00      	cmp	r4, #0
 800b4d6:	d0e0      	beq.n	800b49a <_vsniprintf_r+0x16>
 800b4d8:	9b00      	ldr	r3, [sp, #0]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	701a      	strb	r2, [r3, #0]
 800b4de:	e7dc      	b.n	800b49a <_vsniprintf_r+0x16>

0800b4e0 <vsniprintf>:
 800b4e0:	b507      	push	{r0, r1, r2, lr}
 800b4e2:	9300      	str	r3, [sp, #0]
 800b4e4:	4613      	mov	r3, r2
 800b4e6:	460a      	mov	r2, r1
 800b4e8:	4601      	mov	r1, r0
 800b4ea:	4803      	ldr	r0, [pc, #12]	@ (800b4f8 <vsniprintf+0x18>)
 800b4ec:	6800      	ldr	r0, [r0, #0]
 800b4ee:	f7ff ffc9 	bl	800b484 <_vsniprintf_r>
 800b4f2:	b003      	add	sp, #12
 800b4f4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4f8:	20040080 	.word	0x20040080

0800b4fc <_fwalk_sglue>:
 800b4fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b500:	4607      	mov	r7, r0
 800b502:	4688      	mov	r8, r1
 800b504:	4614      	mov	r4, r2
 800b506:	2600      	movs	r6, #0
 800b508:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b50c:	f1b9 0901 	subs.w	r9, r9, #1
 800b510:	d505      	bpl.n	800b51e <_fwalk_sglue+0x22>
 800b512:	6824      	ldr	r4, [r4, #0]
 800b514:	2c00      	cmp	r4, #0
 800b516:	d1f7      	bne.n	800b508 <_fwalk_sglue+0xc>
 800b518:	4630      	mov	r0, r6
 800b51a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b51e:	89ab      	ldrh	r3, [r5, #12]
 800b520:	2b01      	cmp	r3, #1
 800b522:	d907      	bls.n	800b534 <_fwalk_sglue+0x38>
 800b524:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b528:	3301      	adds	r3, #1
 800b52a:	d003      	beq.n	800b534 <_fwalk_sglue+0x38>
 800b52c:	4629      	mov	r1, r5
 800b52e:	4638      	mov	r0, r7
 800b530:	47c0      	blx	r8
 800b532:	4306      	orrs	r6, r0
 800b534:	3568      	adds	r5, #104	@ 0x68
 800b536:	e7e9      	b.n	800b50c <_fwalk_sglue+0x10>

0800b538 <iprintf>:
 800b538:	b40f      	push	{r0, r1, r2, r3}
 800b53a:	b507      	push	{r0, r1, r2, lr}
 800b53c:	4906      	ldr	r1, [pc, #24]	@ (800b558 <iprintf+0x20>)
 800b53e:	ab04      	add	r3, sp, #16
 800b540:	6808      	ldr	r0, [r1, #0]
 800b542:	f853 2b04 	ldr.w	r2, [r3], #4
 800b546:	6881      	ldr	r1, [r0, #8]
 800b548:	9301      	str	r3, [sp, #4]
 800b54a:	f001 fad9 	bl	800cb00 <_vfiprintf_r>
 800b54e:	b003      	add	sp, #12
 800b550:	f85d eb04 	ldr.w	lr, [sp], #4
 800b554:	b004      	add	sp, #16
 800b556:	4770      	bx	lr
 800b558:	20040080 	.word	0x20040080

0800b55c <_puts_r>:
 800b55c:	6a03      	ldr	r3, [r0, #32]
 800b55e:	b570      	push	{r4, r5, r6, lr}
 800b560:	6884      	ldr	r4, [r0, #8]
 800b562:	4605      	mov	r5, r0
 800b564:	460e      	mov	r6, r1
 800b566:	b90b      	cbnz	r3, 800b56c <_puts_r+0x10>
 800b568:	f7ff ff74 	bl	800b454 <__sinit>
 800b56c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b56e:	07db      	lsls	r3, r3, #31
 800b570:	d405      	bmi.n	800b57e <_puts_r+0x22>
 800b572:	89a3      	ldrh	r3, [r4, #12]
 800b574:	0598      	lsls	r0, r3, #22
 800b576:	d402      	bmi.n	800b57e <_puts_r+0x22>
 800b578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b57a:	f000 f8b6 	bl	800b6ea <__retarget_lock_acquire_recursive>
 800b57e:	89a3      	ldrh	r3, [r4, #12]
 800b580:	0719      	lsls	r1, r3, #28
 800b582:	d502      	bpl.n	800b58a <_puts_r+0x2e>
 800b584:	6923      	ldr	r3, [r4, #16]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d135      	bne.n	800b5f6 <_puts_r+0x9a>
 800b58a:	4621      	mov	r1, r4
 800b58c:	4628      	mov	r0, r5
 800b58e:	f002 fbc5 	bl	800dd1c <__swsetup_r>
 800b592:	b380      	cbz	r0, 800b5f6 <_puts_r+0x9a>
 800b594:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b598:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b59a:	07da      	lsls	r2, r3, #31
 800b59c:	d405      	bmi.n	800b5aa <_puts_r+0x4e>
 800b59e:	89a3      	ldrh	r3, [r4, #12]
 800b5a0:	059b      	lsls	r3, r3, #22
 800b5a2:	d402      	bmi.n	800b5aa <_puts_r+0x4e>
 800b5a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b5a6:	f000 f8a1 	bl	800b6ec <__retarget_lock_release_recursive>
 800b5aa:	4628      	mov	r0, r5
 800b5ac:	bd70      	pop	{r4, r5, r6, pc}
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	da04      	bge.n	800b5bc <_puts_r+0x60>
 800b5b2:	69a2      	ldr	r2, [r4, #24]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	dc17      	bgt.n	800b5e8 <_puts_r+0x8c>
 800b5b8:	290a      	cmp	r1, #10
 800b5ba:	d015      	beq.n	800b5e8 <_puts_r+0x8c>
 800b5bc:	6823      	ldr	r3, [r4, #0]
 800b5be:	1c5a      	adds	r2, r3, #1
 800b5c0:	6022      	str	r2, [r4, #0]
 800b5c2:	7019      	strb	r1, [r3, #0]
 800b5c4:	68a3      	ldr	r3, [r4, #8]
 800b5c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b5ca:	3b01      	subs	r3, #1
 800b5cc:	60a3      	str	r3, [r4, #8]
 800b5ce:	2900      	cmp	r1, #0
 800b5d0:	d1ed      	bne.n	800b5ae <_puts_r+0x52>
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	da11      	bge.n	800b5fa <_puts_r+0x9e>
 800b5d6:	4622      	mov	r2, r4
 800b5d8:	210a      	movs	r1, #10
 800b5da:	4628      	mov	r0, r5
 800b5dc:	f002 fa74 	bl	800dac8 <__swbuf_r>
 800b5e0:	3001      	adds	r0, #1
 800b5e2:	d0d7      	beq.n	800b594 <_puts_r+0x38>
 800b5e4:	250a      	movs	r5, #10
 800b5e6:	e7d7      	b.n	800b598 <_puts_r+0x3c>
 800b5e8:	4622      	mov	r2, r4
 800b5ea:	4628      	mov	r0, r5
 800b5ec:	f002 fa6c 	bl	800dac8 <__swbuf_r>
 800b5f0:	3001      	adds	r0, #1
 800b5f2:	d1e7      	bne.n	800b5c4 <_puts_r+0x68>
 800b5f4:	e7ce      	b.n	800b594 <_puts_r+0x38>
 800b5f6:	3e01      	subs	r6, #1
 800b5f8:	e7e4      	b.n	800b5c4 <_puts_r+0x68>
 800b5fa:	6823      	ldr	r3, [r4, #0]
 800b5fc:	1c5a      	adds	r2, r3, #1
 800b5fe:	6022      	str	r2, [r4, #0]
 800b600:	220a      	movs	r2, #10
 800b602:	701a      	strb	r2, [r3, #0]
 800b604:	e7ee      	b.n	800b5e4 <_puts_r+0x88>
	...

0800b608 <puts>:
 800b608:	4b02      	ldr	r3, [pc, #8]	@ (800b614 <puts+0xc>)
 800b60a:	4601      	mov	r1, r0
 800b60c:	6818      	ldr	r0, [r3, #0]
 800b60e:	f7ff bfa5 	b.w	800b55c <_puts_r>
 800b612:	bf00      	nop
 800b614:	20040080 	.word	0x20040080

0800b618 <memset>:
 800b618:	4402      	add	r2, r0
 800b61a:	4603      	mov	r3, r0
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d100      	bne.n	800b622 <memset+0xa>
 800b620:	4770      	bx	lr
 800b622:	f803 1b01 	strb.w	r1, [r3], #1
 800b626:	e7f9      	b.n	800b61c <memset+0x4>

0800b628 <_lseek_r>:
 800b628:	b538      	push	{r3, r4, r5, lr}
 800b62a:	4d07      	ldr	r5, [pc, #28]	@ (800b648 <_lseek_r+0x20>)
 800b62c:	4604      	mov	r4, r0
 800b62e:	4608      	mov	r0, r1
 800b630:	4611      	mov	r1, r2
 800b632:	2200      	movs	r2, #0
 800b634:	602a      	str	r2, [r5, #0]
 800b636:	461a      	mov	r2, r3
 800b638:	f7f8 fa9d 	bl	8003b76 <_lseek>
 800b63c:	1c43      	adds	r3, r0, #1
 800b63e:	d102      	bne.n	800b646 <_lseek_r+0x1e>
 800b640:	682b      	ldr	r3, [r5, #0]
 800b642:	b103      	cbz	r3, 800b646 <_lseek_r+0x1e>
 800b644:	6023      	str	r3, [r4, #0]
 800b646:	bd38      	pop	{r3, r4, r5, pc}
 800b648:	20040a0c 	.word	0x20040a0c

0800b64c <_read_r>:
 800b64c:	b538      	push	{r3, r4, r5, lr}
 800b64e:	4d07      	ldr	r5, [pc, #28]	@ (800b66c <_read_r+0x20>)
 800b650:	4604      	mov	r4, r0
 800b652:	4608      	mov	r0, r1
 800b654:	4611      	mov	r1, r2
 800b656:	2200      	movs	r2, #0
 800b658:	602a      	str	r2, [r5, #0]
 800b65a:	461a      	mov	r2, r3
 800b65c:	f7f8 fa47 	bl	8003aee <_read>
 800b660:	1c43      	adds	r3, r0, #1
 800b662:	d102      	bne.n	800b66a <_read_r+0x1e>
 800b664:	682b      	ldr	r3, [r5, #0]
 800b666:	b103      	cbz	r3, 800b66a <_read_r+0x1e>
 800b668:	6023      	str	r3, [r4, #0]
 800b66a:	bd38      	pop	{r3, r4, r5, pc}
 800b66c:	20040a0c 	.word	0x20040a0c

0800b670 <_write_r>:
 800b670:	b538      	push	{r3, r4, r5, lr}
 800b672:	4d07      	ldr	r5, [pc, #28]	@ (800b690 <_write_r+0x20>)
 800b674:	4604      	mov	r4, r0
 800b676:	4608      	mov	r0, r1
 800b678:	4611      	mov	r1, r2
 800b67a:	2200      	movs	r2, #0
 800b67c:	602a      	str	r2, [r5, #0]
 800b67e:	461a      	mov	r2, r3
 800b680:	f7f5 fd6c 	bl	800115c <_write>
 800b684:	1c43      	adds	r3, r0, #1
 800b686:	d102      	bne.n	800b68e <_write_r+0x1e>
 800b688:	682b      	ldr	r3, [r5, #0]
 800b68a:	b103      	cbz	r3, 800b68e <_write_r+0x1e>
 800b68c:	6023      	str	r3, [r4, #0]
 800b68e:	bd38      	pop	{r3, r4, r5, pc}
 800b690:	20040a0c 	.word	0x20040a0c

0800b694 <__errno>:
 800b694:	4b01      	ldr	r3, [pc, #4]	@ (800b69c <__errno+0x8>)
 800b696:	6818      	ldr	r0, [r3, #0]
 800b698:	4770      	bx	lr
 800b69a:	bf00      	nop
 800b69c:	20040080 	.word	0x20040080

0800b6a0 <__libc_init_array>:
 800b6a0:	b570      	push	{r4, r5, r6, lr}
 800b6a2:	4d0d      	ldr	r5, [pc, #52]	@ (800b6d8 <__libc_init_array+0x38>)
 800b6a4:	4c0d      	ldr	r4, [pc, #52]	@ (800b6dc <__libc_init_array+0x3c>)
 800b6a6:	1b64      	subs	r4, r4, r5
 800b6a8:	10a4      	asrs	r4, r4, #2
 800b6aa:	2600      	movs	r6, #0
 800b6ac:	42a6      	cmp	r6, r4
 800b6ae:	d109      	bne.n	800b6c4 <__libc_init_array+0x24>
 800b6b0:	4d0b      	ldr	r5, [pc, #44]	@ (800b6e0 <__libc_init_array+0x40>)
 800b6b2:	4c0c      	ldr	r4, [pc, #48]	@ (800b6e4 <__libc_init_array+0x44>)
 800b6b4:	f002 fcfa 	bl	800e0ac <_init>
 800b6b8:	1b64      	subs	r4, r4, r5
 800b6ba:	10a4      	asrs	r4, r4, #2
 800b6bc:	2600      	movs	r6, #0
 800b6be:	42a6      	cmp	r6, r4
 800b6c0:	d105      	bne.n	800b6ce <__libc_init_array+0x2e>
 800b6c2:	bd70      	pop	{r4, r5, r6, pc}
 800b6c4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6c8:	4798      	blx	r3
 800b6ca:	3601      	adds	r6, #1
 800b6cc:	e7ee      	b.n	800b6ac <__libc_init_array+0xc>
 800b6ce:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6d2:	4798      	blx	r3
 800b6d4:	3601      	adds	r6, #1
 800b6d6:	e7f2      	b.n	800b6be <__libc_init_array+0x1e>
 800b6d8:	0800e854 	.word	0x0800e854
 800b6dc:	0800e854 	.word	0x0800e854
 800b6e0:	0800e854 	.word	0x0800e854
 800b6e4:	0800e858 	.word	0x0800e858

0800b6e8 <__retarget_lock_init_recursive>:
 800b6e8:	4770      	bx	lr

0800b6ea <__retarget_lock_acquire_recursive>:
 800b6ea:	4770      	bx	lr

0800b6ec <__retarget_lock_release_recursive>:
 800b6ec:	4770      	bx	lr
	...

0800b6f0 <_localeconv_r>:
 800b6f0:	4800      	ldr	r0, [pc, #0]	@ (800b6f4 <_localeconv_r+0x4>)
 800b6f2:	4770      	bx	lr
 800b6f4:	200401c0 	.word	0x200401c0

0800b6f8 <_close_r>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	4d06      	ldr	r5, [pc, #24]	@ (800b714 <_close_r+0x1c>)
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	4604      	mov	r4, r0
 800b700:	4608      	mov	r0, r1
 800b702:	602b      	str	r3, [r5, #0]
 800b704:	f7f8 fa10 	bl	8003b28 <_close>
 800b708:	1c43      	adds	r3, r0, #1
 800b70a:	d102      	bne.n	800b712 <_close_r+0x1a>
 800b70c:	682b      	ldr	r3, [r5, #0]
 800b70e:	b103      	cbz	r3, 800b712 <_close_r+0x1a>
 800b710:	6023      	str	r3, [r4, #0]
 800b712:	bd38      	pop	{r3, r4, r5, pc}
 800b714:	20040a0c 	.word	0x20040a0c

0800b718 <quorem>:
 800b718:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b71c:	6903      	ldr	r3, [r0, #16]
 800b71e:	690c      	ldr	r4, [r1, #16]
 800b720:	42a3      	cmp	r3, r4
 800b722:	4607      	mov	r7, r0
 800b724:	db7e      	blt.n	800b824 <quorem+0x10c>
 800b726:	3c01      	subs	r4, #1
 800b728:	f101 0814 	add.w	r8, r1, #20
 800b72c:	00a3      	lsls	r3, r4, #2
 800b72e:	f100 0514 	add.w	r5, r0, #20
 800b732:	9300      	str	r3, [sp, #0]
 800b734:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b738:	9301      	str	r3, [sp, #4]
 800b73a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b73e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b742:	3301      	adds	r3, #1
 800b744:	429a      	cmp	r2, r3
 800b746:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b74a:	fbb2 f6f3 	udiv	r6, r2, r3
 800b74e:	d32e      	bcc.n	800b7ae <quorem+0x96>
 800b750:	f04f 0a00 	mov.w	sl, #0
 800b754:	46c4      	mov	ip, r8
 800b756:	46ae      	mov	lr, r5
 800b758:	46d3      	mov	fp, sl
 800b75a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b75e:	b298      	uxth	r0, r3
 800b760:	fb06 a000 	mla	r0, r6, r0, sl
 800b764:	0c02      	lsrs	r2, r0, #16
 800b766:	0c1b      	lsrs	r3, r3, #16
 800b768:	fb06 2303 	mla	r3, r6, r3, r2
 800b76c:	f8de 2000 	ldr.w	r2, [lr]
 800b770:	b280      	uxth	r0, r0
 800b772:	b292      	uxth	r2, r2
 800b774:	1a12      	subs	r2, r2, r0
 800b776:	445a      	add	r2, fp
 800b778:	f8de 0000 	ldr.w	r0, [lr]
 800b77c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b780:	b29b      	uxth	r3, r3
 800b782:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b786:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b78a:	b292      	uxth	r2, r2
 800b78c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b790:	45e1      	cmp	r9, ip
 800b792:	f84e 2b04 	str.w	r2, [lr], #4
 800b796:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b79a:	d2de      	bcs.n	800b75a <quorem+0x42>
 800b79c:	9b00      	ldr	r3, [sp, #0]
 800b79e:	58eb      	ldr	r3, [r5, r3]
 800b7a0:	b92b      	cbnz	r3, 800b7ae <quorem+0x96>
 800b7a2:	9b01      	ldr	r3, [sp, #4]
 800b7a4:	3b04      	subs	r3, #4
 800b7a6:	429d      	cmp	r5, r3
 800b7a8:	461a      	mov	r2, r3
 800b7aa:	d32f      	bcc.n	800b80c <quorem+0xf4>
 800b7ac:	613c      	str	r4, [r7, #16]
 800b7ae:	4638      	mov	r0, r7
 800b7b0:	f002 f81a 	bl	800d7e8 <__mcmp>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	db25      	blt.n	800b804 <quorem+0xec>
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	2000      	movs	r0, #0
 800b7bc:	f858 2b04 	ldr.w	r2, [r8], #4
 800b7c0:	f8d1 c000 	ldr.w	ip, [r1]
 800b7c4:	fa1f fe82 	uxth.w	lr, r2
 800b7c8:	fa1f f38c 	uxth.w	r3, ip
 800b7cc:	eba3 030e 	sub.w	r3, r3, lr
 800b7d0:	4403      	add	r3, r0
 800b7d2:	0c12      	lsrs	r2, r2, #16
 800b7d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b7d8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7e2:	45c1      	cmp	r9, r8
 800b7e4:	f841 3b04 	str.w	r3, [r1], #4
 800b7e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b7ec:	d2e6      	bcs.n	800b7bc <quorem+0xa4>
 800b7ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b7f6:	b922      	cbnz	r2, 800b802 <quorem+0xea>
 800b7f8:	3b04      	subs	r3, #4
 800b7fa:	429d      	cmp	r5, r3
 800b7fc:	461a      	mov	r2, r3
 800b7fe:	d30b      	bcc.n	800b818 <quorem+0x100>
 800b800:	613c      	str	r4, [r7, #16]
 800b802:	3601      	adds	r6, #1
 800b804:	4630      	mov	r0, r6
 800b806:	b003      	add	sp, #12
 800b808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80c:	6812      	ldr	r2, [r2, #0]
 800b80e:	3b04      	subs	r3, #4
 800b810:	2a00      	cmp	r2, #0
 800b812:	d1cb      	bne.n	800b7ac <quorem+0x94>
 800b814:	3c01      	subs	r4, #1
 800b816:	e7c6      	b.n	800b7a6 <quorem+0x8e>
 800b818:	6812      	ldr	r2, [r2, #0]
 800b81a:	3b04      	subs	r3, #4
 800b81c:	2a00      	cmp	r2, #0
 800b81e:	d1ef      	bne.n	800b800 <quorem+0xe8>
 800b820:	3c01      	subs	r4, #1
 800b822:	e7ea      	b.n	800b7fa <quorem+0xe2>
 800b824:	2000      	movs	r0, #0
 800b826:	e7ee      	b.n	800b806 <quorem+0xee>

0800b828 <_dtoa_r>:
 800b828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b82c:	69c7      	ldr	r7, [r0, #28]
 800b82e:	b097      	sub	sp, #92	@ 0x5c
 800b830:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b834:	ec55 4b10 	vmov	r4, r5, d0
 800b838:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b83a:	9107      	str	r1, [sp, #28]
 800b83c:	4681      	mov	r9, r0
 800b83e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b840:	9311      	str	r3, [sp, #68]	@ 0x44
 800b842:	b97f      	cbnz	r7, 800b864 <_dtoa_r+0x3c>
 800b844:	2010      	movs	r0, #16
 800b846:	f001 fa73 	bl	800cd30 <malloc>
 800b84a:	4602      	mov	r2, r0
 800b84c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b850:	b920      	cbnz	r0, 800b85c <_dtoa_r+0x34>
 800b852:	4ba9      	ldr	r3, [pc, #676]	@ (800baf8 <_dtoa_r+0x2d0>)
 800b854:	21ef      	movs	r1, #239	@ 0xef
 800b856:	48a9      	ldr	r0, [pc, #676]	@ (800bafc <_dtoa_r+0x2d4>)
 800b858:	f002 fb72 	bl	800df40 <__assert_func>
 800b85c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b860:	6007      	str	r7, [r0, #0]
 800b862:	60c7      	str	r7, [r0, #12]
 800b864:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b868:	6819      	ldr	r1, [r3, #0]
 800b86a:	b159      	cbz	r1, 800b884 <_dtoa_r+0x5c>
 800b86c:	685a      	ldr	r2, [r3, #4]
 800b86e:	604a      	str	r2, [r1, #4]
 800b870:	2301      	movs	r3, #1
 800b872:	4093      	lsls	r3, r2
 800b874:	608b      	str	r3, [r1, #8]
 800b876:	4648      	mov	r0, r9
 800b878:	f001 fd84 	bl	800d384 <_Bfree>
 800b87c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b880:	2200      	movs	r2, #0
 800b882:	601a      	str	r2, [r3, #0]
 800b884:	1e2b      	subs	r3, r5, #0
 800b886:	bfb9      	ittee	lt
 800b888:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b88c:	9305      	strlt	r3, [sp, #20]
 800b88e:	2300      	movge	r3, #0
 800b890:	6033      	strge	r3, [r6, #0]
 800b892:	9f05      	ldr	r7, [sp, #20]
 800b894:	4b9a      	ldr	r3, [pc, #616]	@ (800bb00 <_dtoa_r+0x2d8>)
 800b896:	bfbc      	itt	lt
 800b898:	2201      	movlt	r2, #1
 800b89a:	6032      	strlt	r2, [r6, #0]
 800b89c:	43bb      	bics	r3, r7
 800b89e:	d112      	bne.n	800b8c6 <_dtoa_r+0x9e>
 800b8a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b8a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b8a6:	6013      	str	r3, [r2, #0]
 800b8a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8ac:	4323      	orrs	r3, r4
 800b8ae:	f000 855a 	beq.w	800c366 <_dtoa_r+0xb3e>
 800b8b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb14 <_dtoa_r+0x2ec>
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	f000 855c 	beq.w	800c376 <_dtoa_r+0xb4e>
 800b8be:	f10a 0303 	add.w	r3, sl, #3
 800b8c2:	f000 bd56 	b.w	800c372 <_dtoa_r+0xb4a>
 800b8c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	ec51 0b17 	vmov	r0, r1, d7
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b8d6:	f7f5 f90f 	bl	8000af8 <__aeabi_dcmpeq>
 800b8da:	4680      	mov	r8, r0
 800b8dc:	b158      	cbz	r0, 800b8f6 <_dtoa_r+0xce>
 800b8de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	6013      	str	r3, [r2, #0]
 800b8e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8e6:	b113      	cbz	r3, 800b8ee <_dtoa_r+0xc6>
 800b8e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b8ea:	4b86      	ldr	r3, [pc, #536]	@ (800bb04 <_dtoa_r+0x2dc>)
 800b8ec:	6013      	str	r3, [r2, #0]
 800b8ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bb18 <_dtoa_r+0x2f0>
 800b8f2:	f000 bd40 	b.w	800c376 <_dtoa_r+0xb4e>
 800b8f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b8fa:	aa14      	add	r2, sp, #80	@ 0x50
 800b8fc:	a915      	add	r1, sp, #84	@ 0x54
 800b8fe:	4648      	mov	r0, r9
 800b900:	f002 f822 	bl	800d948 <__d2b>
 800b904:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b908:	9002      	str	r0, [sp, #8]
 800b90a:	2e00      	cmp	r6, #0
 800b90c:	d078      	beq.n	800ba00 <_dtoa_r+0x1d8>
 800b90e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b910:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b918:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b91c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b920:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b924:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b928:	4619      	mov	r1, r3
 800b92a:	2200      	movs	r2, #0
 800b92c:	4b76      	ldr	r3, [pc, #472]	@ (800bb08 <_dtoa_r+0x2e0>)
 800b92e:	f7f4 fcc3 	bl	80002b8 <__aeabi_dsub>
 800b932:	a36b      	add	r3, pc, #428	@ (adr r3, 800bae0 <_dtoa_r+0x2b8>)
 800b934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b938:	f7f4 fe76 	bl	8000628 <__aeabi_dmul>
 800b93c:	a36a      	add	r3, pc, #424	@ (adr r3, 800bae8 <_dtoa_r+0x2c0>)
 800b93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b942:	f7f4 fcbb 	bl	80002bc <__adddf3>
 800b946:	4604      	mov	r4, r0
 800b948:	4630      	mov	r0, r6
 800b94a:	460d      	mov	r5, r1
 800b94c:	f7f4 fe02 	bl	8000554 <__aeabi_i2d>
 800b950:	a367      	add	r3, pc, #412	@ (adr r3, 800baf0 <_dtoa_r+0x2c8>)
 800b952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b956:	f7f4 fe67 	bl	8000628 <__aeabi_dmul>
 800b95a:	4602      	mov	r2, r0
 800b95c:	460b      	mov	r3, r1
 800b95e:	4620      	mov	r0, r4
 800b960:	4629      	mov	r1, r5
 800b962:	f7f4 fcab 	bl	80002bc <__adddf3>
 800b966:	4604      	mov	r4, r0
 800b968:	460d      	mov	r5, r1
 800b96a:	f7f5 f90d 	bl	8000b88 <__aeabi_d2iz>
 800b96e:	2200      	movs	r2, #0
 800b970:	4607      	mov	r7, r0
 800b972:	2300      	movs	r3, #0
 800b974:	4620      	mov	r0, r4
 800b976:	4629      	mov	r1, r5
 800b978:	f7f5 f8c8 	bl	8000b0c <__aeabi_dcmplt>
 800b97c:	b140      	cbz	r0, 800b990 <_dtoa_r+0x168>
 800b97e:	4638      	mov	r0, r7
 800b980:	f7f4 fde8 	bl	8000554 <__aeabi_i2d>
 800b984:	4622      	mov	r2, r4
 800b986:	462b      	mov	r3, r5
 800b988:	f7f5 f8b6 	bl	8000af8 <__aeabi_dcmpeq>
 800b98c:	b900      	cbnz	r0, 800b990 <_dtoa_r+0x168>
 800b98e:	3f01      	subs	r7, #1
 800b990:	2f16      	cmp	r7, #22
 800b992:	d852      	bhi.n	800ba3a <_dtoa_r+0x212>
 800b994:	4b5d      	ldr	r3, [pc, #372]	@ (800bb0c <_dtoa_r+0x2e4>)
 800b996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9a2:	f7f5 f8b3 	bl	8000b0c <__aeabi_dcmplt>
 800b9a6:	2800      	cmp	r0, #0
 800b9a8:	d049      	beq.n	800ba3e <_dtoa_r+0x216>
 800b9aa:	3f01      	subs	r7, #1
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9b2:	1b9b      	subs	r3, r3, r6
 800b9b4:	1e5a      	subs	r2, r3, #1
 800b9b6:	bf45      	ittet	mi
 800b9b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800b9bc:	9300      	strmi	r3, [sp, #0]
 800b9be:	2300      	movpl	r3, #0
 800b9c0:	2300      	movmi	r3, #0
 800b9c2:	9206      	str	r2, [sp, #24]
 800b9c4:	bf54      	ite	pl
 800b9c6:	9300      	strpl	r3, [sp, #0]
 800b9c8:	9306      	strmi	r3, [sp, #24]
 800b9ca:	2f00      	cmp	r7, #0
 800b9cc:	db39      	blt.n	800ba42 <_dtoa_r+0x21a>
 800b9ce:	9b06      	ldr	r3, [sp, #24]
 800b9d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800b9d2:	443b      	add	r3, r7
 800b9d4:	9306      	str	r3, [sp, #24]
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	9308      	str	r3, [sp, #32]
 800b9da:	9b07      	ldr	r3, [sp, #28]
 800b9dc:	2b09      	cmp	r3, #9
 800b9de:	d863      	bhi.n	800baa8 <_dtoa_r+0x280>
 800b9e0:	2b05      	cmp	r3, #5
 800b9e2:	bfc4      	itt	gt
 800b9e4:	3b04      	subgt	r3, #4
 800b9e6:	9307      	strgt	r3, [sp, #28]
 800b9e8:	9b07      	ldr	r3, [sp, #28]
 800b9ea:	f1a3 0302 	sub.w	r3, r3, #2
 800b9ee:	bfcc      	ite	gt
 800b9f0:	2400      	movgt	r4, #0
 800b9f2:	2401      	movle	r4, #1
 800b9f4:	2b03      	cmp	r3, #3
 800b9f6:	d863      	bhi.n	800bac0 <_dtoa_r+0x298>
 800b9f8:	e8df f003 	tbb	[pc, r3]
 800b9fc:	2b375452 	.word	0x2b375452
 800ba00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba04:	441e      	add	r6, r3
 800ba06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba0a:	2b20      	cmp	r3, #32
 800ba0c:	bfc1      	itttt	gt
 800ba0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba12:	409f      	lslgt	r7, r3
 800ba14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba18:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba1c:	bfd6      	itet	le
 800ba1e:	f1c3 0320 	rsble	r3, r3, #32
 800ba22:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba26:	fa04 f003 	lslle.w	r0, r4, r3
 800ba2a:	f7f4 fd83 	bl	8000534 <__aeabi_ui2d>
 800ba2e:	2201      	movs	r2, #1
 800ba30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ba34:	3e01      	subs	r6, #1
 800ba36:	9212      	str	r2, [sp, #72]	@ 0x48
 800ba38:	e776      	b.n	800b928 <_dtoa_r+0x100>
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	e7b7      	b.n	800b9ae <_dtoa_r+0x186>
 800ba3e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ba40:	e7b6      	b.n	800b9b0 <_dtoa_r+0x188>
 800ba42:	9b00      	ldr	r3, [sp, #0]
 800ba44:	1bdb      	subs	r3, r3, r7
 800ba46:	9300      	str	r3, [sp, #0]
 800ba48:	427b      	negs	r3, r7
 800ba4a:	9308      	str	r3, [sp, #32]
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ba50:	e7c3      	b.n	800b9da <_dtoa_r+0x1b2>
 800ba52:	2301      	movs	r3, #1
 800ba54:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba58:	eb07 0b03 	add.w	fp, r7, r3
 800ba5c:	f10b 0301 	add.w	r3, fp, #1
 800ba60:	2b01      	cmp	r3, #1
 800ba62:	9303      	str	r3, [sp, #12]
 800ba64:	bfb8      	it	lt
 800ba66:	2301      	movlt	r3, #1
 800ba68:	e006      	b.n	800ba78 <_dtoa_r+0x250>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	dd28      	ble.n	800bac6 <_dtoa_r+0x29e>
 800ba74:	469b      	mov	fp, r3
 800ba76:	9303      	str	r3, [sp, #12]
 800ba78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	2204      	movs	r2, #4
 800ba80:	f102 0514 	add.w	r5, r2, #20
 800ba84:	429d      	cmp	r5, r3
 800ba86:	d926      	bls.n	800bad6 <_dtoa_r+0x2ae>
 800ba88:	6041      	str	r1, [r0, #4]
 800ba8a:	4648      	mov	r0, r9
 800ba8c:	f001 fc3a 	bl	800d304 <_Balloc>
 800ba90:	4682      	mov	sl, r0
 800ba92:	2800      	cmp	r0, #0
 800ba94:	d142      	bne.n	800bb1c <_dtoa_r+0x2f4>
 800ba96:	4b1e      	ldr	r3, [pc, #120]	@ (800bb10 <_dtoa_r+0x2e8>)
 800ba98:	4602      	mov	r2, r0
 800ba9a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ba9e:	e6da      	b.n	800b856 <_dtoa_r+0x2e>
 800baa0:	2300      	movs	r3, #0
 800baa2:	e7e3      	b.n	800ba6c <_dtoa_r+0x244>
 800baa4:	2300      	movs	r3, #0
 800baa6:	e7d5      	b.n	800ba54 <_dtoa_r+0x22c>
 800baa8:	2401      	movs	r4, #1
 800baaa:	2300      	movs	r3, #0
 800baac:	9307      	str	r3, [sp, #28]
 800baae:	9409      	str	r4, [sp, #36]	@ 0x24
 800bab0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800bab4:	2200      	movs	r2, #0
 800bab6:	f8cd b00c 	str.w	fp, [sp, #12]
 800baba:	2312      	movs	r3, #18
 800babc:	920c      	str	r2, [sp, #48]	@ 0x30
 800babe:	e7db      	b.n	800ba78 <_dtoa_r+0x250>
 800bac0:	2301      	movs	r3, #1
 800bac2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bac4:	e7f4      	b.n	800bab0 <_dtoa_r+0x288>
 800bac6:	f04f 0b01 	mov.w	fp, #1
 800baca:	f8cd b00c 	str.w	fp, [sp, #12]
 800bace:	465b      	mov	r3, fp
 800bad0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bad4:	e7d0      	b.n	800ba78 <_dtoa_r+0x250>
 800bad6:	3101      	adds	r1, #1
 800bad8:	0052      	lsls	r2, r2, #1
 800bada:	e7d1      	b.n	800ba80 <_dtoa_r+0x258>
 800badc:	f3af 8000 	nop.w
 800bae0:	636f4361 	.word	0x636f4361
 800bae4:	3fd287a7 	.word	0x3fd287a7
 800bae8:	8b60c8b3 	.word	0x8b60c8b3
 800baec:	3fc68a28 	.word	0x3fc68a28
 800baf0:	509f79fb 	.word	0x509f79fb
 800baf4:	3fd34413 	.word	0x3fd34413
 800baf8:	0800e4ff 	.word	0x0800e4ff
 800bafc:	0800e516 	.word	0x0800e516
 800bb00:	7ff00000 	.word	0x7ff00000
 800bb04:	0800e5a7 	.word	0x0800e5a7
 800bb08:	3ff80000 	.word	0x3ff80000
 800bb0c:	0800e680 	.word	0x0800e680
 800bb10:	0800e56e 	.word	0x0800e56e
 800bb14:	0800e4fb 	.word	0x0800e4fb
 800bb18:	0800e5a6 	.word	0x0800e5a6
 800bb1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb20:	6018      	str	r0, [r3, #0]
 800bb22:	9b03      	ldr	r3, [sp, #12]
 800bb24:	2b0e      	cmp	r3, #14
 800bb26:	f200 80a1 	bhi.w	800bc6c <_dtoa_r+0x444>
 800bb2a:	2c00      	cmp	r4, #0
 800bb2c:	f000 809e 	beq.w	800bc6c <_dtoa_r+0x444>
 800bb30:	2f00      	cmp	r7, #0
 800bb32:	dd33      	ble.n	800bb9c <_dtoa_r+0x374>
 800bb34:	4b9c      	ldr	r3, [pc, #624]	@ (800bda8 <_dtoa_r+0x580>)
 800bb36:	f007 020f 	and.w	r2, r7, #15
 800bb3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb3e:	ed93 7b00 	vldr	d7, [r3]
 800bb42:	05f8      	lsls	r0, r7, #23
 800bb44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bb48:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bb4c:	d516      	bpl.n	800bb7c <_dtoa_r+0x354>
 800bb4e:	4b97      	ldr	r3, [pc, #604]	@ (800bdac <_dtoa_r+0x584>)
 800bb50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb58:	f7f4 fe90 	bl	800087c <__aeabi_ddiv>
 800bb5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb60:	f004 040f 	and.w	r4, r4, #15
 800bb64:	2603      	movs	r6, #3
 800bb66:	4d91      	ldr	r5, [pc, #580]	@ (800bdac <_dtoa_r+0x584>)
 800bb68:	b954      	cbnz	r4, 800bb80 <_dtoa_r+0x358>
 800bb6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bb6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb72:	f7f4 fe83 	bl	800087c <__aeabi_ddiv>
 800bb76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb7a:	e028      	b.n	800bbce <_dtoa_r+0x3a6>
 800bb7c:	2602      	movs	r6, #2
 800bb7e:	e7f2      	b.n	800bb66 <_dtoa_r+0x33e>
 800bb80:	07e1      	lsls	r1, r4, #31
 800bb82:	d508      	bpl.n	800bb96 <_dtoa_r+0x36e>
 800bb84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bb88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bb8c:	f7f4 fd4c 	bl	8000628 <__aeabi_dmul>
 800bb90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bb94:	3601      	adds	r6, #1
 800bb96:	1064      	asrs	r4, r4, #1
 800bb98:	3508      	adds	r5, #8
 800bb9a:	e7e5      	b.n	800bb68 <_dtoa_r+0x340>
 800bb9c:	f000 80af 	beq.w	800bcfe <_dtoa_r+0x4d6>
 800bba0:	427c      	negs	r4, r7
 800bba2:	4b81      	ldr	r3, [pc, #516]	@ (800bda8 <_dtoa_r+0x580>)
 800bba4:	4d81      	ldr	r5, [pc, #516]	@ (800bdac <_dtoa_r+0x584>)
 800bba6:	f004 020f 	and.w	r2, r4, #15
 800bbaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbb6:	f7f4 fd37 	bl	8000628 <__aeabi_dmul>
 800bbba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbbe:	1124      	asrs	r4, r4, #4
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	2602      	movs	r6, #2
 800bbc4:	2c00      	cmp	r4, #0
 800bbc6:	f040 808f 	bne.w	800bce8 <_dtoa_r+0x4c0>
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d1d3      	bne.n	800bb76 <_dtoa_r+0x34e>
 800bbce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bbd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	f000 8094 	beq.w	800bd02 <_dtoa_r+0x4da>
 800bbda:	4b75      	ldr	r3, [pc, #468]	@ (800bdb0 <_dtoa_r+0x588>)
 800bbdc:	2200      	movs	r2, #0
 800bbde:	4620      	mov	r0, r4
 800bbe0:	4629      	mov	r1, r5
 800bbe2:	f7f4 ff93 	bl	8000b0c <__aeabi_dcmplt>
 800bbe6:	2800      	cmp	r0, #0
 800bbe8:	f000 808b 	beq.w	800bd02 <_dtoa_r+0x4da>
 800bbec:	9b03      	ldr	r3, [sp, #12]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	f000 8087 	beq.w	800bd02 <_dtoa_r+0x4da>
 800bbf4:	f1bb 0f00 	cmp.w	fp, #0
 800bbf8:	dd34      	ble.n	800bc64 <_dtoa_r+0x43c>
 800bbfa:	4620      	mov	r0, r4
 800bbfc:	4b6d      	ldr	r3, [pc, #436]	@ (800bdb4 <_dtoa_r+0x58c>)
 800bbfe:	2200      	movs	r2, #0
 800bc00:	4629      	mov	r1, r5
 800bc02:	f7f4 fd11 	bl	8000628 <__aeabi_dmul>
 800bc06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc0a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800bc0e:	3601      	adds	r6, #1
 800bc10:	465c      	mov	r4, fp
 800bc12:	4630      	mov	r0, r6
 800bc14:	f7f4 fc9e 	bl	8000554 <__aeabi_i2d>
 800bc18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc1c:	f7f4 fd04 	bl	8000628 <__aeabi_dmul>
 800bc20:	4b65      	ldr	r3, [pc, #404]	@ (800bdb8 <_dtoa_r+0x590>)
 800bc22:	2200      	movs	r2, #0
 800bc24:	f7f4 fb4a 	bl	80002bc <__adddf3>
 800bc28:	4605      	mov	r5, r0
 800bc2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bc2e:	2c00      	cmp	r4, #0
 800bc30:	d16a      	bne.n	800bd08 <_dtoa_r+0x4e0>
 800bc32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc36:	4b61      	ldr	r3, [pc, #388]	@ (800bdbc <_dtoa_r+0x594>)
 800bc38:	2200      	movs	r2, #0
 800bc3a:	f7f4 fb3d 	bl	80002b8 <__aeabi_dsub>
 800bc3e:	4602      	mov	r2, r0
 800bc40:	460b      	mov	r3, r1
 800bc42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bc46:	462a      	mov	r2, r5
 800bc48:	4633      	mov	r3, r6
 800bc4a:	f7f4 ff7d 	bl	8000b48 <__aeabi_dcmpgt>
 800bc4e:	2800      	cmp	r0, #0
 800bc50:	f040 8298 	bne.w	800c184 <_dtoa_r+0x95c>
 800bc54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc58:	462a      	mov	r2, r5
 800bc5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bc5e:	f7f4 ff55 	bl	8000b0c <__aeabi_dcmplt>
 800bc62:	bb38      	cbnz	r0, 800bcb4 <_dtoa_r+0x48c>
 800bc64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bc68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bc6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	f2c0 8157 	blt.w	800bf22 <_dtoa_r+0x6fa>
 800bc74:	2f0e      	cmp	r7, #14
 800bc76:	f300 8154 	bgt.w	800bf22 <_dtoa_r+0x6fa>
 800bc7a:	4b4b      	ldr	r3, [pc, #300]	@ (800bda8 <_dtoa_r+0x580>)
 800bc7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bc80:	ed93 7b00 	vldr	d7, [r3]
 800bc84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	ed8d 7b00 	vstr	d7, [sp]
 800bc8c:	f280 80e5 	bge.w	800be5a <_dtoa_r+0x632>
 800bc90:	9b03      	ldr	r3, [sp, #12]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	f300 80e1 	bgt.w	800be5a <_dtoa_r+0x632>
 800bc98:	d10c      	bne.n	800bcb4 <_dtoa_r+0x48c>
 800bc9a:	4b48      	ldr	r3, [pc, #288]	@ (800bdbc <_dtoa_r+0x594>)
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	ec51 0b17 	vmov	r0, r1, d7
 800bca2:	f7f4 fcc1 	bl	8000628 <__aeabi_dmul>
 800bca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcaa:	f7f4 ff43 	bl	8000b34 <__aeabi_dcmpge>
 800bcae:	2800      	cmp	r0, #0
 800bcb0:	f000 8266 	beq.w	800c180 <_dtoa_r+0x958>
 800bcb4:	2400      	movs	r4, #0
 800bcb6:	4625      	mov	r5, r4
 800bcb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcba:	4656      	mov	r6, sl
 800bcbc:	ea6f 0803 	mvn.w	r8, r3
 800bcc0:	2700      	movs	r7, #0
 800bcc2:	4621      	mov	r1, r4
 800bcc4:	4648      	mov	r0, r9
 800bcc6:	f001 fb5d 	bl	800d384 <_Bfree>
 800bcca:	2d00      	cmp	r5, #0
 800bccc:	f000 80bd 	beq.w	800be4a <_dtoa_r+0x622>
 800bcd0:	b12f      	cbz	r7, 800bcde <_dtoa_r+0x4b6>
 800bcd2:	42af      	cmp	r7, r5
 800bcd4:	d003      	beq.n	800bcde <_dtoa_r+0x4b6>
 800bcd6:	4639      	mov	r1, r7
 800bcd8:	4648      	mov	r0, r9
 800bcda:	f001 fb53 	bl	800d384 <_Bfree>
 800bcde:	4629      	mov	r1, r5
 800bce0:	4648      	mov	r0, r9
 800bce2:	f001 fb4f 	bl	800d384 <_Bfree>
 800bce6:	e0b0      	b.n	800be4a <_dtoa_r+0x622>
 800bce8:	07e2      	lsls	r2, r4, #31
 800bcea:	d505      	bpl.n	800bcf8 <_dtoa_r+0x4d0>
 800bcec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bcf0:	f7f4 fc9a 	bl	8000628 <__aeabi_dmul>
 800bcf4:	3601      	adds	r6, #1
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	1064      	asrs	r4, r4, #1
 800bcfa:	3508      	adds	r5, #8
 800bcfc:	e762      	b.n	800bbc4 <_dtoa_r+0x39c>
 800bcfe:	2602      	movs	r6, #2
 800bd00:	e765      	b.n	800bbce <_dtoa_r+0x3a6>
 800bd02:	9c03      	ldr	r4, [sp, #12]
 800bd04:	46b8      	mov	r8, r7
 800bd06:	e784      	b.n	800bc12 <_dtoa_r+0x3ea>
 800bd08:	4b27      	ldr	r3, [pc, #156]	@ (800bda8 <_dtoa_r+0x580>)
 800bd0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd14:	4454      	add	r4, sl
 800bd16:	2900      	cmp	r1, #0
 800bd18:	d054      	beq.n	800bdc4 <_dtoa_r+0x59c>
 800bd1a:	4929      	ldr	r1, [pc, #164]	@ (800bdc0 <_dtoa_r+0x598>)
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	f7f4 fdad 	bl	800087c <__aeabi_ddiv>
 800bd22:	4633      	mov	r3, r6
 800bd24:	462a      	mov	r2, r5
 800bd26:	f7f4 fac7 	bl	80002b8 <__aeabi_dsub>
 800bd2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd2e:	4656      	mov	r6, sl
 800bd30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd34:	f7f4 ff28 	bl	8000b88 <__aeabi_d2iz>
 800bd38:	4605      	mov	r5, r0
 800bd3a:	f7f4 fc0b 	bl	8000554 <__aeabi_i2d>
 800bd3e:	4602      	mov	r2, r0
 800bd40:	460b      	mov	r3, r1
 800bd42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd46:	f7f4 fab7 	bl	80002b8 <__aeabi_dsub>
 800bd4a:	3530      	adds	r5, #48	@ 0x30
 800bd4c:	4602      	mov	r2, r0
 800bd4e:	460b      	mov	r3, r1
 800bd50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd54:	f806 5b01 	strb.w	r5, [r6], #1
 800bd58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd5c:	f7f4 fed6 	bl	8000b0c <__aeabi_dcmplt>
 800bd60:	2800      	cmp	r0, #0
 800bd62:	d172      	bne.n	800be4a <_dtoa_r+0x622>
 800bd64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd68:	4911      	ldr	r1, [pc, #68]	@ (800bdb0 <_dtoa_r+0x588>)
 800bd6a:	2000      	movs	r0, #0
 800bd6c:	f7f4 faa4 	bl	80002b8 <__aeabi_dsub>
 800bd70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd74:	f7f4 feca 	bl	8000b0c <__aeabi_dcmplt>
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	f040 80b4 	bne.w	800bee6 <_dtoa_r+0x6be>
 800bd7e:	42a6      	cmp	r6, r4
 800bd80:	f43f af70 	beq.w	800bc64 <_dtoa_r+0x43c>
 800bd84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bd88:	4b0a      	ldr	r3, [pc, #40]	@ (800bdb4 <_dtoa_r+0x58c>)
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	f7f4 fc4c 	bl	8000628 <__aeabi_dmul>
 800bd90:	4b08      	ldr	r3, [pc, #32]	@ (800bdb4 <_dtoa_r+0x58c>)
 800bd92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd96:	2200      	movs	r2, #0
 800bd98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd9c:	f7f4 fc44 	bl	8000628 <__aeabi_dmul>
 800bda0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bda4:	e7c4      	b.n	800bd30 <_dtoa_r+0x508>
 800bda6:	bf00      	nop
 800bda8:	0800e680 	.word	0x0800e680
 800bdac:	0800e658 	.word	0x0800e658
 800bdb0:	3ff00000 	.word	0x3ff00000
 800bdb4:	40240000 	.word	0x40240000
 800bdb8:	401c0000 	.word	0x401c0000
 800bdbc:	40140000 	.word	0x40140000
 800bdc0:	3fe00000 	.word	0x3fe00000
 800bdc4:	4631      	mov	r1, r6
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	f7f4 fc2e 	bl	8000628 <__aeabi_dmul>
 800bdcc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bdd2:	4656      	mov	r6, sl
 800bdd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdd8:	f7f4 fed6 	bl	8000b88 <__aeabi_d2iz>
 800bddc:	4605      	mov	r5, r0
 800bdde:	f7f4 fbb9 	bl	8000554 <__aeabi_i2d>
 800bde2:	4602      	mov	r2, r0
 800bde4:	460b      	mov	r3, r1
 800bde6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdea:	f7f4 fa65 	bl	80002b8 <__aeabi_dsub>
 800bdee:	3530      	adds	r5, #48	@ 0x30
 800bdf0:	f806 5b01 	strb.w	r5, [r6], #1
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	460b      	mov	r3, r1
 800bdf8:	42a6      	cmp	r6, r4
 800bdfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bdfe:	f04f 0200 	mov.w	r2, #0
 800be02:	d124      	bne.n	800be4e <_dtoa_r+0x626>
 800be04:	4baf      	ldr	r3, [pc, #700]	@ (800c0c4 <_dtoa_r+0x89c>)
 800be06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be0a:	f7f4 fa57 	bl	80002bc <__adddf3>
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be16:	f7f4 fe97 	bl	8000b48 <__aeabi_dcmpgt>
 800be1a:	2800      	cmp	r0, #0
 800be1c:	d163      	bne.n	800bee6 <_dtoa_r+0x6be>
 800be1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be22:	49a8      	ldr	r1, [pc, #672]	@ (800c0c4 <_dtoa_r+0x89c>)
 800be24:	2000      	movs	r0, #0
 800be26:	f7f4 fa47 	bl	80002b8 <__aeabi_dsub>
 800be2a:	4602      	mov	r2, r0
 800be2c:	460b      	mov	r3, r1
 800be2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be32:	f7f4 fe6b 	bl	8000b0c <__aeabi_dcmplt>
 800be36:	2800      	cmp	r0, #0
 800be38:	f43f af14 	beq.w	800bc64 <_dtoa_r+0x43c>
 800be3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800be3e:	1e73      	subs	r3, r6, #1
 800be40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800be46:	2b30      	cmp	r3, #48	@ 0x30
 800be48:	d0f8      	beq.n	800be3c <_dtoa_r+0x614>
 800be4a:	4647      	mov	r7, r8
 800be4c:	e03b      	b.n	800bec6 <_dtoa_r+0x69e>
 800be4e:	4b9e      	ldr	r3, [pc, #632]	@ (800c0c8 <_dtoa_r+0x8a0>)
 800be50:	f7f4 fbea 	bl	8000628 <__aeabi_dmul>
 800be54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be58:	e7bc      	b.n	800bdd4 <_dtoa_r+0x5ac>
 800be5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800be5e:	4656      	mov	r6, sl
 800be60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be64:	4620      	mov	r0, r4
 800be66:	4629      	mov	r1, r5
 800be68:	f7f4 fd08 	bl	800087c <__aeabi_ddiv>
 800be6c:	f7f4 fe8c 	bl	8000b88 <__aeabi_d2iz>
 800be70:	4680      	mov	r8, r0
 800be72:	f7f4 fb6f 	bl	8000554 <__aeabi_i2d>
 800be76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be7a:	f7f4 fbd5 	bl	8000628 <__aeabi_dmul>
 800be7e:	4602      	mov	r2, r0
 800be80:	460b      	mov	r3, r1
 800be82:	4620      	mov	r0, r4
 800be84:	4629      	mov	r1, r5
 800be86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800be8a:	f7f4 fa15 	bl	80002b8 <__aeabi_dsub>
 800be8e:	f806 4b01 	strb.w	r4, [r6], #1
 800be92:	9d03      	ldr	r5, [sp, #12]
 800be94:	eba6 040a 	sub.w	r4, r6, sl
 800be98:	42a5      	cmp	r5, r4
 800be9a:	4602      	mov	r2, r0
 800be9c:	460b      	mov	r3, r1
 800be9e:	d133      	bne.n	800bf08 <_dtoa_r+0x6e0>
 800bea0:	f7f4 fa0c 	bl	80002bc <__adddf3>
 800bea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bea8:	4604      	mov	r4, r0
 800beaa:	460d      	mov	r5, r1
 800beac:	f7f4 fe4c 	bl	8000b48 <__aeabi_dcmpgt>
 800beb0:	b9c0      	cbnz	r0, 800bee4 <_dtoa_r+0x6bc>
 800beb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beb6:	4620      	mov	r0, r4
 800beb8:	4629      	mov	r1, r5
 800beba:	f7f4 fe1d 	bl	8000af8 <__aeabi_dcmpeq>
 800bebe:	b110      	cbz	r0, 800bec6 <_dtoa_r+0x69e>
 800bec0:	f018 0f01 	tst.w	r8, #1
 800bec4:	d10e      	bne.n	800bee4 <_dtoa_r+0x6bc>
 800bec6:	9902      	ldr	r1, [sp, #8]
 800bec8:	4648      	mov	r0, r9
 800beca:	f001 fa5b 	bl	800d384 <_Bfree>
 800bece:	2300      	movs	r3, #0
 800bed0:	7033      	strb	r3, [r6, #0]
 800bed2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bed4:	3701      	adds	r7, #1
 800bed6:	601f      	str	r7, [r3, #0]
 800bed8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800beda:	2b00      	cmp	r3, #0
 800bedc:	f000 824b 	beq.w	800c376 <_dtoa_r+0xb4e>
 800bee0:	601e      	str	r6, [r3, #0]
 800bee2:	e248      	b.n	800c376 <_dtoa_r+0xb4e>
 800bee4:	46b8      	mov	r8, r7
 800bee6:	4633      	mov	r3, r6
 800bee8:	461e      	mov	r6, r3
 800beea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800beee:	2a39      	cmp	r2, #57	@ 0x39
 800bef0:	d106      	bne.n	800bf00 <_dtoa_r+0x6d8>
 800bef2:	459a      	cmp	sl, r3
 800bef4:	d1f8      	bne.n	800bee8 <_dtoa_r+0x6c0>
 800bef6:	2230      	movs	r2, #48	@ 0x30
 800bef8:	f108 0801 	add.w	r8, r8, #1
 800befc:	f88a 2000 	strb.w	r2, [sl]
 800bf00:	781a      	ldrb	r2, [r3, #0]
 800bf02:	3201      	adds	r2, #1
 800bf04:	701a      	strb	r2, [r3, #0]
 800bf06:	e7a0      	b.n	800be4a <_dtoa_r+0x622>
 800bf08:	4b6f      	ldr	r3, [pc, #444]	@ (800c0c8 <_dtoa_r+0x8a0>)
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f7f4 fb8c 	bl	8000628 <__aeabi_dmul>
 800bf10:	2200      	movs	r2, #0
 800bf12:	2300      	movs	r3, #0
 800bf14:	4604      	mov	r4, r0
 800bf16:	460d      	mov	r5, r1
 800bf18:	f7f4 fdee 	bl	8000af8 <__aeabi_dcmpeq>
 800bf1c:	2800      	cmp	r0, #0
 800bf1e:	d09f      	beq.n	800be60 <_dtoa_r+0x638>
 800bf20:	e7d1      	b.n	800bec6 <_dtoa_r+0x69e>
 800bf22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf24:	2a00      	cmp	r2, #0
 800bf26:	f000 80ea 	beq.w	800c0fe <_dtoa_r+0x8d6>
 800bf2a:	9a07      	ldr	r2, [sp, #28]
 800bf2c:	2a01      	cmp	r2, #1
 800bf2e:	f300 80cd 	bgt.w	800c0cc <_dtoa_r+0x8a4>
 800bf32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bf34:	2a00      	cmp	r2, #0
 800bf36:	f000 80c1 	beq.w	800c0bc <_dtoa_r+0x894>
 800bf3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bf3e:	9c08      	ldr	r4, [sp, #32]
 800bf40:	9e00      	ldr	r6, [sp, #0]
 800bf42:	9a00      	ldr	r2, [sp, #0]
 800bf44:	441a      	add	r2, r3
 800bf46:	9200      	str	r2, [sp, #0]
 800bf48:	9a06      	ldr	r2, [sp, #24]
 800bf4a:	2101      	movs	r1, #1
 800bf4c:	441a      	add	r2, r3
 800bf4e:	4648      	mov	r0, r9
 800bf50:	9206      	str	r2, [sp, #24]
 800bf52:	f001 facb 	bl	800d4ec <__i2b>
 800bf56:	4605      	mov	r5, r0
 800bf58:	b166      	cbz	r6, 800bf74 <_dtoa_r+0x74c>
 800bf5a:	9b06      	ldr	r3, [sp, #24]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	dd09      	ble.n	800bf74 <_dtoa_r+0x74c>
 800bf60:	42b3      	cmp	r3, r6
 800bf62:	9a00      	ldr	r2, [sp, #0]
 800bf64:	bfa8      	it	ge
 800bf66:	4633      	movge	r3, r6
 800bf68:	1ad2      	subs	r2, r2, r3
 800bf6a:	9200      	str	r2, [sp, #0]
 800bf6c:	9a06      	ldr	r2, [sp, #24]
 800bf6e:	1af6      	subs	r6, r6, r3
 800bf70:	1ad3      	subs	r3, r2, r3
 800bf72:	9306      	str	r3, [sp, #24]
 800bf74:	9b08      	ldr	r3, [sp, #32]
 800bf76:	b30b      	cbz	r3, 800bfbc <_dtoa_r+0x794>
 800bf78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f000 80c6 	beq.w	800c10c <_dtoa_r+0x8e4>
 800bf80:	2c00      	cmp	r4, #0
 800bf82:	f000 80c0 	beq.w	800c106 <_dtoa_r+0x8de>
 800bf86:	4629      	mov	r1, r5
 800bf88:	4622      	mov	r2, r4
 800bf8a:	4648      	mov	r0, r9
 800bf8c:	f001 fb66 	bl	800d65c <__pow5mult>
 800bf90:	9a02      	ldr	r2, [sp, #8]
 800bf92:	4601      	mov	r1, r0
 800bf94:	4605      	mov	r5, r0
 800bf96:	4648      	mov	r0, r9
 800bf98:	f001 fabe 	bl	800d518 <__multiply>
 800bf9c:	9902      	ldr	r1, [sp, #8]
 800bf9e:	4680      	mov	r8, r0
 800bfa0:	4648      	mov	r0, r9
 800bfa2:	f001 f9ef 	bl	800d384 <_Bfree>
 800bfa6:	9b08      	ldr	r3, [sp, #32]
 800bfa8:	1b1b      	subs	r3, r3, r4
 800bfaa:	9308      	str	r3, [sp, #32]
 800bfac:	f000 80b1 	beq.w	800c112 <_dtoa_r+0x8ea>
 800bfb0:	9a08      	ldr	r2, [sp, #32]
 800bfb2:	4641      	mov	r1, r8
 800bfb4:	4648      	mov	r0, r9
 800bfb6:	f001 fb51 	bl	800d65c <__pow5mult>
 800bfba:	9002      	str	r0, [sp, #8]
 800bfbc:	2101      	movs	r1, #1
 800bfbe:	4648      	mov	r0, r9
 800bfc0:	f001 fa94 	bl	800d4ec <__i2b>
 800bfc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfc6:	4604      	mov	r4, r0
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	f000 81d8 	beq.w	800c37e <_dtoa_r+0xb56>
 800bfce:	461a      	mov	r2, r3
 800bfd0:	4601      	mov	r1, r0
 800bfd2:	4648      	mov	r0, r9
 800bfd4:	f001 fb42 	bl	800d65c <__pow5mult>
 800bfd8:	9b07      	ldr	r3, [sp, #28]
 800bfda:	2b01      	cmp	r3, #1
 800bfdc:	4604      	mov	r4, r0
 800bfde:	f300 809f 	bgt.w	800c120 <_dtoa_r+0x8f8>
 800bfe2:	9b04      	ldr	r3, [sp, #16]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	f040 8097 	bne.w	800c118 <_dtoa_r+0x8f0>
 800bfea:	9b05      	ldr	r3, [sp, #20]
 800bfec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	f040 8093 	bne.w	800c11c <_dtoa_r+0x8f4>
 800bff6:	9b05      	ldr	r3, [sp, #20]
 800bff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bffc:	0d1b      	lsrs	r3, r3, #20
 800bffe:	051b      	lsls	r3, r3, #20
 800c000:	b133      	cbz	r3, 800c010 <_dtoa_r+0x7e8>
 800c002:	9b00      	ldr	r3, [sp, #0]
 800c004:	3301      	adds	r3, #1
 800c006:	9300      	str	r3, [sp, #0]
 800c008:	9b06      	ldr	r3, [sp, #24]
 800c00a:	3301      	adds	r3, #1
 800c00c:	9306      	str	r3, [sp, #24]
 800c00e:	2301      	movs	r3, #1
 800c010:	9308      	str	r3, [sp, #32]
 800c012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c014:	2b00      	cmp	r3, #0
 800c016:	f000 81b8 	beq.w	800c38a <_dtoa_r+0xb62>
 800c01a:	6923      	ldr	r3, [r4, #16]
 800c01c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c020:	6918      	ldr	r0, [r3, #16]
 800c022:	f001 fa17 	bl	800d454 <__hi0bits>
 800c026:	f1c0 0020 	rsb	r0, r0, #32
 800c02a:	9b06      	ldr	r3, [sp, #24]
 800c02c:	4418      	add	r0, r3
 800c02e:	f010 001f 	ands.w	r0, r0, #31
 800c032:	f000 8082 	beq.w	800c13a <_dtoa_r+0x912>
 800c036:	f1c0 0320 	rsb	r3, r0, #32
 800c03a:	2b04      	cmp	r3, #4
 800c03c:	dd73      	ble.n	800c126 <_dtoa_r+0x8fe>
 800c03e:	9b00      	ldr	r3, [sp, #0]
 800c040:	f1c0 001c 	rsb	r0, r0, #28
 800c044:	4403      	add	r3, r0
 800c046:	9300      	str	r3, [sp, #0]
 800c048:	9b06      	ldr	r3, [sp, #24]
 800c04a:	4403      	add	r3, r0
 800c04c:	4406      	add	r6, r0
 800c04e:	9306      	str	r3, [sp, #24]
 800c050:	9b00      	ldr	r3, [sp, #0]
 800c052:	2b00      	cmp	r3, #0
 800c054:	dd05      	ble.n	800c062 <_dtoa_r+0x83a>
 800c056:	9902      	ldr	r1, [sp, #8]
 800c058:	461a      	mov	r2, r3
 800c05a:	4648      	mov	r0, r9
 800c05c:	f001 fb58 	bl	800d710 <__lshift>
 800c060:	9002      	str	r0, [sp, #8]
 800c062:	9b06      	ldr	r3, [sp, #24]
 800c064:	2b00      	cmp	r3, #0
 800c066:	dd05      	ble.n	800c074 <_dtoa_r+0x84c>
 800c068:	4621      	mov	r1, r4
 800c06a:	461a      	mov	r2, r3
 800c06c:	4648      	mov	r0, r9
 800c06e:	f001 fb4f 	bl	800d710 <__lshift>
 800c072:	4604      	mov	r4, r0
 800c074:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c076:	2b00      	cmp	r3, #0
 800c078:	d061      	beq.n	800c13e <_dtoa_r+0x916>
 800c07a:	9802      	ldr	r0, [sp, #8]
 800c07c:	4621      	mov	r1, r4
 800c07e:	f001 fbb3 	bl	800d7e8 <__mcmp>
 800c082:	2800      	cmp	r0, #0
 800c084:	da5b      	bge.n	800c13e <_dtoa_r+0x916>
 800c086:	2300      	movs	r3, #0
 800c088:	9902      	ldr	r1, [sp, #8]
 800c08a:	220a      	movs	r2, #10
 800c08c:	4648      	mov	r0, r9
 800c08e:	f001 f99b 	bl	800d3c8 <__multadd>
 800c092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c094:	9002      	str	r0, [sp, #8]
 800c096:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	f000 8177 	beq.w	800c38e <_dtoa_r+0xb66>
 800c0a0:	4629      	mov	r1, r5
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	220a      	movs	r2, #10
 800c0a6:	4648      	mov	r0, r9
 800c0a8:	f001 f98e 	bl	800d3c8 <__multadd>
 800c0ac:	f1bb 0f00 	cmp.w	fp, #0
 800c0b0:	4605      	mov	r5, r0
 800c0b2:	dc6f      	bgt.n	800c194 <_dtoa_r+0x96c>
 800c0b4:	9b07      	ldr	r3, [sp, #28]
 800c0b6:	2b02      	cmp	r3, #2
 800c0b8:	dc49      	bgt.n	800c14e <_dtoa_r+0x926>
 800c0ba:	e06b      	b.n	800c194 <_dtoa_r+0x96c>
 800c0bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c0be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c0c2:	e73c      	b.n	800bf3e <_dtoa_r+0x716>
 800c0c4:	3fe00000 	.word	0x3fe00000
 800c0c8:	40240000 	.word	0x40240000
 800c0cc:	9b03      	ldr	r3, [sp, #12]
 800c0ce:	1e5c      	subs	r4, r3, #1
 800c0d0:	9b08      	ldr	r3, [sp, #32]
 800c0d2:	42a3      	cmp	r3, r4
 800c0d4:	db09      	blt.n	800c0ea <_dtoa_r+0x8c2>
 800c0d6:	1b1c      	subs	r4, r3, r4
 800c0d8:	9b03      	ldr	r3, [sp, #12]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f6bf af30 	bge.w	800bf40 <_dtoa_r+0x718>
 800c0e0:	9b00      	ldr	r3, [sp, #0]
 800c0e2:	9a03      	ldr	r2, [sp, #12]
 800c0e4:	1a9e      	subs	r6, r3, r2
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	e72b      	b.n	800bf42 <_dtoa_r+0x71a>
 800c0ea:	9b08      	ldr	r3, [sp, #32]
 800c0ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c0ee:	9408      	str	r4, [sp, #32]
 800c0f0:	1ae3      	subs	r3, r4, r3
 800c0f2:	441a      	add	r2, r3
 800c0f4:	9e00      	ldr	r6, [sp, #0]
 800c0f6:	9b03      	ldr	r3, [sp, #12]
 800c0f8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c0fa:	2400      	movs	r4, #0
 800c0fc:	e721      	b.n	800bf42 <_dtoa_r+0x71a>
 800c0fe:	9c08      	ldr	r4, [sp, #32]
 800c100:	9e00      	ldr	r6, [sp, #0]
 800c102:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c104:	e728      	b.n	800bf58 <_dtoa_r+0x730>
 800c106:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c10a:	e751      	b.n	800bfb0 <_dtoa_r+0x788>
 800c10c:	9a08      	ldr	r2, [sp, #32]
 800c10e:	9902      	ldr	r1, [sp, #8]
 800c110:	e750      	b.n	800bfb4 <_dtoa_r+0x78c>
 800c112:	f8cd 8008 	str.w	r8, [sp, #8]
 800c116:	e751      	b.n	800bfbc <_dtoa_r+0x794>
 800c118:	2300      	movs	r3, #0
 800c11a:	e779      	b.n	800c010 <_dtoa_r+0x7e8>
 800c11c:	9b04      	ldr	r3, [sp, #16]
 800c11e:	e777      	b.n	800c010 <_dtoa_r+0x7e8>
 800c120:	2300      	movs	r3, #0
 800c122:	9308      	str	r3, [sp, #32]
 800c124:	e779      	b.n	800c01a <_dtoa_r+0x7f2>
 800c126:	d093      	beq.n	800c050 <_dtoa_r+0x828>
 800c128:	9a00      	ldr	r2, [sp, #0]
 800c12a:	331c      	adds	r3, #28
 800c12c:	441a      	add	r2, r3
 800c12e:	9200      	str	r2, [sp, #0]
 800c130:	9a06      	ldr	r2, [sp, #24]
 800c132:	441a      	add	r2, r3
 800c134:	441e      	add	r6, r3
 800c136:	9206      	str	r2, [sp, #24]
 800c138:	e78a      	b.n	800c050 <_dtoa_r+0x828>
 800c13a:	4603      	mov	r3, r0
 800c13c:	e7f4      	b.n	800c128 <_dtoa_r+0x900>
 800c13e:	9b03      	ldr	r3, [sp, #12]
 800c140:	2b00      	cmp	r3, #0
 800c142:	46b8      	mov	r8, r7
 800c144:	dc20      	bgt.n	800c188 <_dtoa_r+0x960>
 800c146:	469b      	mov	fp, r3
 800c148:	9b07      	ldr	r3, [sp, #28]
 800c14a:	2b02      	cmp	r3, #2
 800c14c:	dd1e      	ble.n	800c18c <_dtoa_r+0x964>
 800c14e:	f1bb 0f00 	cmp.w	fp, #0
 800c152:	f47f adb1 	bne.w	800bcb8 <_dtoa_r+0x490>
 800c156:	4621      	mov	r1, r4
 800c158:	465b      	mov	r3, fp
 800c15a:	2205      	movs	r2, #5
 800c15c:	4648      	mov	r0, r9
 800c15e:	f001 f933 	bl	800d3c8 <__multadd>
 800c162:	4601      	mov	r1, r0
 800c164:	4604      	mov	r4, r0
 800c166:	9802      	ldr	r0, [sp, #8]
 800c168:	f001 fb3e 	bl	800d7e8 <__mcmp>
 800c16c:	2800      	cmp	r0, #0
 800c16e:	f77f ada3 	ble.w	800bcb8 <_dtoa_r+0x490>
 800c172:	4656      	mov	r6, sl
 800c174:	2331      	movs	r3, #49	@ 0x31
 800c176:	f806 3b01 	strb.w	r3, [r6], #1
 800c17a:	f108 0801 	add.w	r8, r8, #1
 800c17e:	e59f      	b.n	800bcc0 <_dtoa_r+0x498>
 800c180:	9c03      	ldr	r4, [sp, #12]
 800c182:	46b8      	mov	r8, r7
 800c184:	4625      	mov	r5, r4
 800c186:	e7f4      	b.n	800c172 <_dtoa_r+0x94a>
 800c188:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c18e:	2b00      	cmp	r3, #0
 800c190:	f000 8101 	beq.w	800c396 <_dtoa_r+0xb6e>
 800c194:	2e00      	cmp	r6, #0
 800c196:	dd05      	ble.n	800c1a4 <_dtoa_r+0x97c>
 800c198:	4629      	mov	r1, r5
 800c19a:	4632      	mov	r2, r6
 800c19c:	4648      	mov	r0, r9
 800c19e:	f001 fab7 	bl	800d710 <__lshift>
 800c1a2:	4605      	mov	r5, r0
 800c1a4:	9b08      	ldr	r3, [sp, #32]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d05c      	beq.n	800c264 <_dtoa_r+0xa3c>
 800c1aa:	6869      	ldr	r1, [r5, #4]
 800c1ac:	4648      	mov	r0, r9
 800c1ae:	f001 f8a9 	bl	800d304 <_Balloc>
 800c1b2:	4606      	mov	r6, r0
 800c1b4:	b928      	cbnz	r0, 800c1c2 <_dtoa_r+0x99a>
 800c1b6:	4b82      	ldr	r3, [pc, #520]	@ (800c3c0 <_dtoa_r+0xb98>)
 800c1b8:	4602      	mov	r2, r0
 800c1ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c1be:	f7ff bb4a 	b.w	800b856 <_dtoa_r+0x2e>
 800c1c2:	692a      	ldr	r2, [r5, #16]
 800c1c4:	3202      	adds	r2, #2
 800c1c6:	0092      	lsls	r2, r2, #2
 800c1c8:	f105 010c 	add.w	r1, r5, #12
 800c1cc:	300c      	adds	r0, #12
 800c1ce:	f001 fea9 	bl	800df24 <memcpy>
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	4631      	mov	r1, r6
 800c1d6:	4648      	mov	r0, r9
 800c1d8:	f001 fa9a 	bl	800d710 <__lshift>
 800c1dc:	f10a 0301 	add.w	r3, sl, #1
 800c1e0:	9300      	str	r3, [sp, #0]
 800c1e2:	eb0a 030b 	add.w	r3, sl, fp
 800c1e6:	9308      	str	r3, [sp, #32]
 800c1e8:	9b04      	ldr	r3, [sp, #16]
 800c1ea:	f003 0301 	and.w	r3, r3, #1
 800c1ee:	462f      	mov	r7, r5
 800c1f0:	9306      	str	r3, [sp, #24]
 800c1f2:	4605      	mov	r5, r0
 800c1f4:	9b00      	ldr	r3, [sp, #0]
 800c1f6:	9802      	ldr	r0, [sp, #8]
 800c1f8:	4621      	mov	r1, r4
 800c1fa:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c1fe:	f7ff fa8b 	bl	800b718 <quorem>
 800c202:	4603      	mov	r3, r0
 800c204:	3330      	adds	r3, #48	@ 0x30
 800c206:	9003      	str	r0, [sp, #12]
 800c208:	4639      	mov	r1, r7
 800c20a:	9802      	ldr	r0, [sp, #8]
 800c20c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c20e:	f001 faeb 	bl	800d7e8 <__mcmp>
 800c212:	462a      	mov	r2, r5
 800c214:	9004      	str	r0, [sp, #16]
 800c216:	4621      	mov	r1, r4
 800c218:	4648      	mov	r0, r9
 800c21a:	f001 fb01 	bl	800d820 <__mdiff>
 800c21e:	68c2      	ldr	r2, [r0, #12]
 800c220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c222:	4606      	mov	r6, r0
 800c224:	bb02      	cbnz	r2, 800c268 <_dtoa_r+0xa40>
 800c226:	4601      	mov	r1, r0
 800c228:	9802      	ldr	r0, [sp, #8]
 800c22a:	f001 fadd 	bl	800d7e8 <__mcmp>
 800c22e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c230:	4602      	mov	r2, r0
 800c232:	4631      	mov	r1, r6
 800c234:	4648      	mov	r0, r9
 800c236:	920c      	str	r2, [sp, #48]	@ 0x30
 800c238:	9309      	str	r3, [sp, #36]	@ 0x24
 800c23a:	f001 f8a3 	bl	800d384 <_Bfree>
 800c23e:	9b07      	ldr	r3, [sp, #28]
 800c240:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c242:	9e00      	ldr	r6, [sp, #0]
 800c244:	ea42 0103 	orr.w	r1, r2, r3
 800c248:	9b06      	ldr	r3, [sp, #24]
 800c24a:	4319      	orrs	r1, r3
 800c24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c24e:	d10d      	bne.n	800c26c <_dtoa_r+0xa44>
 800c250:	2b39      	cmp	r3, #57	@ 0x39
 800c252:	d027      	beq.n	800c2a4 <_dtoa_r+0xa7c>
 800c254:	9a04      	ldr	r2, [sp, #16]
 800c256:	2a00      	cmp	r2, #0
 800c258:	dd01      	ble.n	800c25e <_dtoa_r+0xa36>
 800c25a:	9b03      	ldr	r3, [sp, #12]
 800c25c:	3331      	adds	r3, #49	@ 0x31
 800c25e:	f88b 3000 	strb.w	r3, [fp]
 800c262:	e52e      	b.n	800bcc2 <_dtoa_r+0x49a>
 800c264:	4628      	mov	r0, r5
 800c266:	e7b9      	b.n	800c1dc <_dtoa_r+0x9b4>
 800c268:	2201      	movs	r2, #1
 800c26a:	e7e2      	b.n	800c232 <_dtoa_r+0xa0a>
 800c26c:	9904      	ldr	r1, [sp, #16]
 800c26e:	2900      	cmp	r1, #0
 800c270:	db04      	blt.n	800c27c <_dtoa_r+0xa54>
 800c272:	9807      	ldr	r0, [sp, #28]
 800c274:	4301      	orrs	r1, r0
 800c276:	9806      	ldr	r0, [sp, #24]
 800c278:	4301      	orrs	r1, r0
 800c27a:	d120      	bne.n	800c2be <_dtoa_r+0xa96>
 800c27c:	2a00      	cmp	r2, #0
 800c27e:	ddee      	ble.n	800c25e <_dtoa_r+0xa36>
 800c280:	9902      	ldr	r1, [sp, #8]
 800c282:	9300      	str	r3, [sp, #0]
 800c284:	2201      	movs	r2, #1
 800c286:	4648      	mov	r0, r9
 800c288:	f001 fa42 	bl	800d710 <__lshift>
 800c28c:	4621      	mov	r1, r4
 800c28e:	9002      	str	r0, [sp, #8]
 800c290:	f001 faaa 	bl	800d7e8 <__mcmp>
 800c294:	2800      	cmp	r0, #0
 800c296:	9b00      	ldr	r3, [sp, #0]
 800c298:	dc02      	bgt.n	800c2a0 <_dtoa_r+0xa78>
 800c29a:	d1e0      	bne.n	800c25e <_dtoa_r+0xa36>
 800c29c:	07da      	lsls	r2, r3, #31
 800c29e:	d5de      	bpl.n	800c25e <_dtoa_r+0xa36>
 800c2a0:	2b39      	cmp	r3, #57	@ 0x39
 800c2a2:	d1da      	bne.n	800c25a <_dtoa_r+0xa32>
 800c2a4:	2339      	movs	r3, #57	@ 0x39
 800c2a6:	f88b 3000 	strb.w	r3, [fp]
 800c2aa:	4633      	mov	r3, r6
 800c2ac:	461e      	mov	r6, r3
 800c2ae:	3b01      	subs	r3, #1
 800c2b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c2b4:	2a39      	cmp	r2, #57	@ 0x39
 800c2b6:	d04e      	beq.n	800c356 <_dtoa_r+0xb2e>
 800c2b8:	3201      	adds	r2, #1
 800c2ba:	701a      	strb	r2, [r3, #0]
 800c2bc:	e501      	b.n	800bcc2 <_dtoa_r+0x49a>
 800c2be:	2a00      	cmp	r2, #0
 800c2c0:	dd03      	ble.n	800c2ca <_dtoa_r+0xaa2>
 800c2c2:	2b39      	cmp	r3, #57	@ 0x39
 800c2c4:	d0ee      	beq.n	800c2a4 <_dtoa_r+0xa7c>
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	e7c9      	b.n	800c25e <_dtoa_r+0xa36>
 800c2ca:	9a00      	ldr	r2, [sp, #0]
 800c2cc:	9908      	ldr	r1, [sp, #32]
 800c2ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c2d2:	428a      	cmp	r2, r1
 800c2d4:	d028      	beq.n	800c328 <_dtoa_r+0xb00>
 800c2d6:	9902      	ldr	r1, [sp, #8]
 800c2d8:	2300      	movs	r3, #0
 800c2da:	220a      	movs	r2, #10
 800c2dc:	4648      	mov	r0, r9
 800c2de:	f001 f873 	bl	800d3c8 <__multadd>
 800c2e2:	42af      	cmp	r7, r5
 800c2e4:	9002      	str	r0, [sp, #8]
 800c2e6:	f04f 0300 	mov.w	r3, #0
 800c2ea:	f04f 020a 	mov.w	r2, #10
 800c2ee:	4639      	mov	r1, r7
 800c2f0:	4648      	mov	r0, r9
 800c2f2:	d107      	bne.n	800c304 <_dtoa_r+0xadc>
 800c2f4:	f001 f868 	bl	800d3c8 <__multadd>
 800c2f8:	4607      	mov	r7, r0
 800c2fa:	4605      	mov	r5, r0
 800c2fc:	9b00      	ldr	r3, [sp, #0]
 800c2fe:	3301      	adds	r3, #1
 800c300:	9300      	str	r3, [sp, #0]
 800c302:	e777      	b.n	800c1f4 <_dtoa_r+0x9cc>
 800c304:	f001 f860 	bl	800d3c8 <__multadd>
 800c308:	4629      	mov	r1, r5
 800c30a:	4607      	mov	r7, r0
 800c30c:	2300      	movs	r3, #0
 800c30e:	220a      	movs	r2, #10
 800c310:	4648      	mov	r0, r9
 800c312:	f001 f859 	bl	800d3c8 <__multadd>
 800c316:	4605      	mov	r5, r0
 800c318:	e7f0      	b.n	800c2fc <_dtoa_r+0xad4>
 800c31a:	f1bb 0f00 	cmp.w	fp, #0
 800c31e:	bfcc      	ite	gt
 800c320:	465e      	movgt	r6, fp
 800c322:	2601      	movle	r6, #1
 800c324:	4456      	add	r6, sl
 800c326:	2700      	movs	r7, #0
 800c328:	9902      	ldr	r1, [sp, #8]
 800c32a:	9300      	str	r3, [sp, #0]
 800c32c:	2201      	movs	r2, #1
 800c32e:	4648      	mov	r0, r9
 800c330:	f001 f9ee 	bl	800d710 <__lshift>
 800c334:	4621      	mov	r1, r4
 800c336:	9002      	str	r0, [sp, #8]
 800c338:	f001 fa56 	bl	800d7e8 <__mcmp>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	dcb4      	bgt.n	800c2aa <_dtoa_r+0xa82>
 800c340:	d102      	bne.n	800c348 <_dtoa_r+0xb20>
 800c342:	9b00      	ldr	r3, [sp, #0]
 800c344:	07db      	lsls	r3, r3, #31
 800c346:	d4b0      	bmi.n	800c2aa <_dtoa_r+0xa82>
 800c348:	4633      	mov	r3, r6
 800c34a:	461e      	mov	r6, r3
 800c34c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c350:	2a30      	cmp	r2, #48	@ 0x30
 800c352:	d0fa      	beq.n	800c34a <_dtoa_r+0xb22>
 800c354:	e4b5      	b.n	800bcc2 <_dtoa_r+0x49a>
 800c356:	459a      	cmp	sl, r3
 800c358:	d1a8      	bne.n	800c2ac <_dtoa_r+0xa84>
 800c35a:	2331      	movs	r3, #49	@ 0x31
 800c35c:	f108 0801 	add.w	r8, r8, #1
 800c360:	f88a 3000 	strb.w	r3, [sl]
 800c364:	e4ad      	b.n	800bcc2 <_dtoa_r+0x49a>
 800c366:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c368:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c3c4 <_dtoa_r+0xb9c>
 800c36c:	b11b      	cbz	r3, 800c376 <_dtoa_r+0xb4e>
 800c36e:	f10a 0308 	add.w	r3, sl, #8
 800c372:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c374:	6013      	str	r3, [r2, #0]
 800c376:	4650      	mov	r0, sl
 800c378:	b017      	add	sp, #92	@ 0x5c
 800c37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c37e:	9b07      	ldr	r3, [sp, #28]
 800c380:	2b01      	cmp	r3, #1
 800c382:	f77f ae2e 	ble.w	800bfe2 <_dtoa_r+0x7ba>
 800c386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c388:	9308      	str	r3, [sp, #32]
 800c38a:	2001      	movs	r0, #1
 800c38c:	e64d      	b.n	800c02a <_dtoa_r+0x802>
 800c38e:	f1bb 0f00 	cmp.w	fp, #0
 800c392:	f77f aed9 	ble.w	800c148 <_dtoa_r+0x920>
 800c396:	4656      	mov	r6, sl
 800c398:	9802      	ldr	r0, [sp, #8]
 800c39a:	4621      	mov	r1, r4
 800c39c:	f7ff f9bc 	bl	800b718 <quorem>
 800c3a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c3a4:	f806 3b01 	strb.w	r3, [r6], #1
 800c3a8:	eba6 020a 	sub.w	r2, r6, sl
 800c3ac:	4593      	cmp	fp, r2
 800c3ae:	ddb4      	ble.n	800c31a <_dtoa_r+0xaf2>
 800c3b0:	9902      	ldr	r1, [sp, #8]
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	220a      	movs	r2, #10
 800c3b6:	4648      	mov	r0, r9
 800c3b8:	f001 f806 	bl	800d3c8 <__multadd>
 800c3bc:	9002      	str	r0, [sp, #8]
 800c3be:	e7eb      	b.n	800c398 <_dtoa_r+0xb70>
 800c3c0:	0800e56e 	.word	0x0800e56e
 800c3c4:	0800e4f2 	.word	0x0800e4f2

0800c3c8 <_free_r>:
 800c3c8:	b538      	push	{r3, r4, r5, lr}
 800c3ca:	4605      	mov	r5, r0
 800c3cc:	2900      	cmp	r1, #0
 800c3ce:	d041      	beq.n	800c454 <_free_r+0x8c>
 800c3d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3d4:	1f0c      	subs	r4, r1, #4
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	bfb8      	it	lt
 800c3da:	18e4      	addlt	r4, r4, r3
 800c3dc:	f000 ff86 	bl	800d2ec <__malloc_lock>
 800c3e0:	4a1d      	ldr	r2, [pc, #116]	@ (800c458 <_free_r+0x90>)
 800c3e2:	6813      	ldr	r3, [r2, #0]
 800c3e4:	b933      	cbnz	r3, 800c3f4 <_free_r+0x2c>
 800c3e6:	6063      	str	r3, [r4, #4]
 800c3e8:	6014      	str	r4, [r2, #0]
 800c3ea:	4628      	mov	r0, r5
 800c3ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3f0:	f000 bf82 	b.w	800d2f8 <__malloc_unlock>
 800c3f4:	42a3      	cmp	r3, r4
 800c3f6:	d908      	bls.n	800c40a <_free_r+0x42>
 800c3f8:	6820      	ldr	r0, [r4, #0]
 800c3fa:	1821      	adds	r1, r4, r0
 800c3fc:	428b      	cmp	r3, r1
 800c3fe:	bf01      	itttt	eq
 800c400:	6819      	ldreq	r1, [r3, #0]
 800c402:	685b      	ldreq	r3, [r3, #4]
 800c404:	1809      	addeq	r1, r1, r0
 800c406:	6021      	streq	r1, [r4, #0]
 800c408:	e7ed      	b.n	800c3e6 <_free_r+0x1e>
 800c40a:	461a      	mov	r2, r3
 800c40c:	685b      	ldr	r3, [r3, #4]
 800c40e:	b10b      	cbz	r3, 800c414 <_free_r+0x4c>
 800c410:	42a3      	cmp	r3, r4
 800c412:	d9fa      	bls.n	800c40a <_free_r+0x42>
 800c414:	6811      	ldr	r1, [r2, #0]
 800c416:	1850      	adds	r0, r2, r1
 800c418:	42a0      	cmp	r0, r4
 800c41a:	d10b      	bne.n	800c434 <_free_r+0x6c>
 800c41c:	6820      	ldr	r0, [r4, #0]
 800c41e:	4401      	add	r1, r0
 800c420:	1850      	adds	r0, r2, r1
 800c422:	4283      	cmp	r3, r0
 800c424:	6011      	str	r1, [r2, #0]
 800c426:	d1e0      	bne.n	800c3ea <_free_r+0x22>
 800c428:	6818      	ldr	r0, [r3, #0]
 800c42a:	685b      	ldr	r3, [r3, #4]
 800c42c:	6053      	str	r3, [r2, #4]
 800c42e:	4408      	add	r0, r1
 800c430:	6010      	str	r0, [r2, #0]
 800c432:	e7da      	b.n	800c3ea <_free_r+0x22>
 800c434:	d902      	bls.n	800c43c <_free_r+0x74>
 800c436:	230c      	movs	r3, #12
 800c438:	602b      	str	r3, [r5, #0]
 800c43a:	e7d6      	b.n	800c3ea <_free_r+0x22>
 800c43c:	6820      	ldr	r0, [r4, #0]
 800c43e:	1821      	adds	r1, r4, r0
 800c440:	428b      	cmp	r3, r1
 800c442:	bf04      	itt	eq
 800c444:	6819      	ldreq	r1, [r3, #0]
 800c446:	685b      	ldreq	r3, [r3, #4]
 800c448:	6063      	str	r3, [r4, #4]
 800c44a:	bf04      	itt	eq
 800c44c:	1809      	addeq	r1, r1, r0
 800c44e:	6021      	streq	r1, [r4, #0]
 800c450:	6054      	str	r4, [r2, #4]
 800c452:	e7ca      	b.n	800c3ea <_free_r+0x22>
 800c454:	bd38      	pop	{r3, r4, r5, pc}
 800c456:	bf00      	nop
 800c458:	20040a14 	.word	0x20040a14

0800c45c <__ssputs_r>:
 800c45c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c460:	688e      	ldr	r6, [r1, #8]
 800c462:	461f      	mov	r7, r3
 800c464:	42be      	cmp	r6, r7
 800c466:	680b      	ldr	r3, [r1, #0]
 800c468:	4682      	mov	sl, r0
 800c46a:	460c      	mov	r4, r1
 800c46c:	4690      	mov	r8, r2
 800c46e:	d82d      	bhi.n	800c4cc <__ssputs_r+0x70>
 800c470:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c474:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c478:	d026      	beq.n	800c4c8 <__ssputs_r+0x6c>
 800c47a:	6965      	ldr	r5, [r4, #20]
 800c47c:	6909      	ldr	r1, [r1, #16]
 800c47e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c482:	eba3 0901 	sub.w	r9, r3, r1
 800c486:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c48a:	1c7b      	adds	r3, r7, #1
 800c48c:	444b      	add	r3, r9
 800c48e:	106d      	asrs	r5, r5, #1
 800c490:	429d      	cmp	r5, r3
 800c492:	bf38      	it	cc
 800c494:	461d      	movcc	r5, r3
 800c496:	0553      	lsls	r3, r2, #21
 800c498:	d527      	bpl.n	800c4ea <__ssputs_r+0x8e>
 800c49a:	4629      	mov	r1, r5
 800c49c:	f000 fc72 	bl	800cd84 <_malloc_r>
 800c4a0:	4606      	mov	r6, r0
 800c4a2:	b360      	cbz	r0, 800c4fe <__ssputs_r+0xa2>
 800c4a4:	6921      	ldr	r1, [r4, #16]
 800c4a6:	464a      	mov	r2, r9
 800c4a8:	f001 fd3c 	bl	800df24 <memcpy>
 800c4ac:	89a3      	ldrh	r3, [r4, #12]
 800c4ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c4b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4b6:	81a3      	strh	r3, [r4, #12]
 800c4b8:	6126      	str	r6, [r4, #16]
 800c4ba:	6165      	str	r5, [r4, #20]
 800c4bc:	444e      	add	r6, r9
 800c4be:	eba5 0509 	sub.w	r5, r5, r9
 800c4c2:	6026      	str	r6, [r4, #0]
 800c4c4:	60a5      	str	r5, [r4, #8]
 800c4c6:	463e      	mov	r6, r7
 800c4c8:	42be      	cmp	r6, r7
 800c4ca:	d900      	bls.n	800c4ce <__ssputs_r+0x72>
 800c4cc:	463e      	mov	r6, r7
 800c4ce:	6820      	ldr	r0, [r4, #0]
 800c4d0:	4632      	mov	r2, r6
 800c4d2:	4641      	mov	r1, r8
 800c4d4:	f001 fcda 	bl	800de8c <memmove>
 800c4d8:	68a3      	ldr	r3, [r4, #8]
 800c4da:	1b9b      	subs	r3, r3, r6
 800c4dc:	60a3      	str	r3, [r4, #8]
 800c4de:	6823      	ldr	r3, [r4, #0]
 800c4e0:	4433      	add	r3, r6
 800c4e2:	6023      	str	r3, [r4, #0]
 800c4e4:	2000      	movs	r0, #0
 800c4e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4ea:	462a      	mov	r2, r5
 800c4ec:	f001 fabe 	bl	800da6c <_realloc_r>
 800c4f0:	4606      	mov	r6, r0
 800c4f2:	2800      	cmp	r0, #0
 800c4f4:	d1e0      	bne.n	800c4b8 <__ssputs_r+0x5c>
 800c4f6:	6921      	ldr	r1, [r4, #16]
 800c4f8:	4650      	mov	r0, sl
 800c4fa:	f7ff ff65 	bl	800c3c8 <_free_r>
 800c4fe:	230c      	movs	r3, #12
 800c500:	f8ca 3000 	str.w	r3, [sl]
 800c504:	89a3      	ldrh	r3, [r4, #12]
 800c506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c50a:	81a3      	strh	r3, [r4, #12]
 800c50c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c510:	e7e9      	b.n	800c4e6 <__ssputs_r+0x8a>
	...

0800c514 <_svfiprintf_r>:
 800c514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c518:	4698      	mov	r8, r3
 800c51a:	898b      	ldrh	r3, [r1, #12]
 800c51c:	061b      	lsls	r3, r3, #24
 800c51e:	b09d      	sub	sp, #116	@ 0x74
 800c520:	4607      	mov	r7, r0
 800c522:	460d      	mov	r5, r1
 800c524:	4614      	mov	r4, r2
 800c526:	d510      	bpl.n	800c54a <_svfiprintf_r+0x36>
 800c528:	690b      	ldr	r3, [r1, #16]
 800c52a:	b973      	cbnz	r3, 800c54a <_svfiprintf_r+0x36>
 800c52c:	2140      	movs	r1, #64	@ 0x40
 800c52e:	f000 fc29 	bl	800cd84 <_malloc_r>
 800c532:	6028      	str	r0, [r5, #0]
 800c534:	6128      	str	r0, [r5, #16]
 800c536:	b930      	cbnz	r0, 800c546 <_svfiprintf_r+0x32>
 800c538:	230c      	movs	r3, #12
 800c53a:	603b      	str	r3, [r7, #0]
 800c53c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c540:	b01d      	add	sp, #116	@ 0x74
 800c542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c546:	2340      	movs	r3, #64	@ 0x40
 800c548:	616b      	str	r3, [r5, #20]
 800c54a:	2300      	movs	r3, #0
 800c54c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c54e:	2320      	movs	r3, #32
 800c550:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c554:	f8cd 800c 	str.w	r8, [sp, #12]
 800c558:	2330      	movs	r3, #48	@ 0x30
 800c55a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c6f8 <_svfiprintf_r+0x1e4>
 800c55e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c562:	f04f 0901 	mov.w	r9, #1
 800c566:	4623      	mov	r3, r4
 800c568:	469a      	mov	sl, r3
 800c56a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c56e:	b10a      	cbz	r2, 800c574 <_svfiprintf_r+0x60>
 800c570:	2a25      	cmp	r2, #37	@ 0x25
 800c572:	d1f9      	bne.n	800c568 <_svfiprintf_r+0x54>
 800c574:	ebba 0b04 	subs.w	fp, sl, r4
 800c578:	d00b      	beq.n	800c592 <_svfiprintf_r+0x7e>
 800c57a:	465b      	mov	r3, fp
 800c57c:	4622      	mov	r2, r4
 800c57e:	4629      	mov	r1, r5
 800c580:	4638      	mov	r0, r7
 800c582:	f7ff ff6b 	bl	800c45c <__ssputs_r>
 800c586:	3001      	adds	r0, #1
 800c588:	f000 80a7 	beq.w	800c6da <_svfiprintf_r+0x1c6>
 800c58c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c58e:	445a      	add	r2, fp
 800c590:	9209      	str	r2, [sp, #36]	@ 0x24
 800c592:	f89a 3000 	ldrb.w	r3, [sl]
 800c596:	2b00      	cmp	r3, #0
 800c598:	f000 809f 	beq.w	800c6da <_svfiprintf_r+0x1c6>
 800c59c:	2300      	movs	r3, #0
 800c59e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c5a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5a6:	f10a 0a01 	add.w	sl, sl, #1
 800c5aa:	9304      	str	r3, [sp, #16]
 800c5ac:	9307      	str	r3, [sp, #28]
 800c5ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c5b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c5b4:	4654      	mov	r4, sl
 800c5b6:	2205      	movs	r2, #5
 800c5b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5bc:	484e      	ldr	r0, [pc, #312]	@ (800c6f8 <_svfiprintf_r+0x1e4>)
 800c5be:	f7f3 fe1f 	bl	8000200 <memchr>
 800c5c2:	9a04      	ldr	r2, [sp, #16]
 800c5c4:	b9d8      	cbnz	r0, 800c5fe <_svfiprintf_r+0xea>
 800c5c6:	06d0      	lsls	r0, r2, #27
 800c5c8:	bf44      	itt	mi
 800c5ca:	2320      	movmi	r3, #32
 800c5cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5d0:	0711      	lsls	r1, r2, #28
 800c5d2:	bf44      	itt	mi
 800c5d4:	232b      	movmi	r3, #43	@ 0x2b
 800c5d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5da:	f89a 3000 	ldrb.w	r3, [sl]
 800c5de:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5e0:	d015      	beq.n	800c60e <_svfiprintf_r+0xfa>
 800c5e2:	9a07      	ldr	r2, [sp, #28]
 800c5e4:	4654      	mov	r4, sl
 800c5e6:	2000      	movs	r0, #0
 800c5e8:	f04f 0c0a 	mov.w	ip, #10
 800c5ec:	4621      	mov	r1, r4
 800c5ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5f2:	3b30      	subs	r3, #48	@ 0x30
 800c5f4:	2b09      	cmp	r3, #9
 800c5f6:	d94b      	bls.n	800c690 <_svfiprintf_r+0x17c>
 800c5f8:	b1b0      	cbz	r0, 800c628 <_svfiprintf_r+0x114>
 800c5fa:	9207      	str	r2, [sp, #28]
 800c5fc:	e014      	b.n	800c628 <_svfiprintf_r+0x114>
 800c5fe:	eba0 0308 	sub.w	r3, r0, r8
 800c602:	fa09 f303 	lsl.w	r3, r9, r3
 800c606:	4313      	orrs	r3, r2
 800c608:	9304      	str	r3, [sp, #16]
 800c60a:	46a2      	mov	sl, r4
 800c60c:	e7d2      	b.n	800c5b4 <_svfiprintf_r+0xa0>
 800c60e:	9b03      	ldr	r3, [sp, #12]
 800c610:	1d19      	adds	r1, r3, #4
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	9103      	str	r1, [sp, #12]
 800c616:	2b00      	cmp	r3, #0
 800c618:	bfbb      	ittet	lt
 800c61a:	425b      	neglt	r3, r3
 800c61c:	f042 0202 	orrlt.w	r2, r2, #2
 800c620:	9307      	strge	r3, [sp, #28]
 800c622:	9307      	strlt	r3, [sp, #28]
 800c624:	bfb8      	it	lt
 800c626:	9204      	strlt	r2, [sp, #16]
 800c628:	7823      	ldrb	r3, [r4, #0]
 800c62a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c62c:	d10a      	bne.n	800c644 <_svfiprintf_r+0x130>
 800c62e:	7863      	ldrb	r3, [r4, #1]
 800c630:	2b2a      	cmp	r3, #42	@ 0x2a
 800c632:	d132      	bne.n	800c69a <_svfiprintf_r+0x186>
 800c634:	9b03      	ldr	r3, [sp, #12]
 800c636:	1d1a      	adds	r2, r3, #4
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	9203      	str	r2, [sp, #12]
 800c63c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c640:	3402      	adds	r4, #2
 800c642:	9305      	str	r3, [sp, #20]
 800c644:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c708 <_svfiprintf_r+0x1f4>
 800c648:	7821      	ldrb	r1, [r4, #0]
 800c64a:	2203      	movs	r2, #3
 800c64c:	4650      	mov	r0, sl
 800c64e:	f7f3 fdd7 	bl	8000200 <memchr>
 800c652:	b138      	cbz	r0, 800c664 <_svfiprintf_r+0x150>
 800c654:	9b04      	ldr	r3, [sp, #16]
 800c656:	eba0 000a 	sub.w	r0, r0, sl
 800c65a:	2240      	movs	r2, #64	@ 0x40
 800c65c:	4082      	lsls	r2, r0
 800c65e:	4313      	orrs	r3, r2
 800c660:	3401      	adds	r4, #1
 800c662:	9304      	str	r3, [sp, #16]
 800c664:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c668:	4824      	ldr	r0, [pc, #144]	@ (800c6fc <_svfiprintf_r+0x1e8>)
 800c66a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c66e:	2206      	movs	r2, #6
 800c670:	f7f3 fdc6 	bl	8000200 <memchr>
 800c674:	2800      	cmp	r0, #0
 800c676:	d036      	beq.n	800c6e6 <_svfiprintf_r+0x1d2>
 800c678:	4b21      	ldr	r3, [pc, #132]	@ (800c700 <_svfiprintf_r+0x1ec>)
 800c67a:	bb1b      	cbnz	r3, 800c6c4 <_svfiprintf_r+0x1b0>
 800c67c:	9b03      	ldr	r3, [sp, #12]
 800c67e:	3307      	adds	r3, #7
 800c680:	f023 0307 	bic.w	r3, r3, #7
 800c684:	3308      	adds	r3, #8
 800c686:	9303      	str	r3, [sp, #12]
 800c688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c68a:	4433      	add	r3, r6
 800c68c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c68e:	e76a      	b.n	800c566 <_svfiprintf_r+0x52>
 800c690:	fb0c 3202 	mla	r2, ip, r2, r3
 800c694:	460c      	mov	r4, r1
 800c696:	2001      	movs	r0, #1
 800c698:	e7a8      	b.n	800c5ec <_svfiprintf_r+0xd8>
 800c69a:	2300      	movs	r3, #0
 800c69c:	3401      	adds	r4, #1
 800c69e:	9305      	str	r3, [sp, #20]
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	f04f 0c0a 	mov.w	ip, #10
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6ac:	3a30      	subs	r2, #48	@ 0x30
 800c6ae:	2a09      	cmp	r2, #9
 800c6b0:	d903      	bls.n	800c6ba <_svfiprintf_r+0x1a6>
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d0c6      	beq.n	800c644 <_svfiprintf_r+0x130>
 800c6b6:	9105      	str	r1, [sp, #20]
 800c6b8:	e7c4      	b.n	800c644 <_svfiprintf_r+0x130>
 800c6ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6be:	4604      	mov	r4, r0
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	e7f0      	b.n	800c6a6 <_svfiprintf_r+0x192>
 800c6c4:	ab03      	add	r3, sp, #12
 800c6c6:	9300      	str	r3, [sp, #0]
 800c6c8:	462a      	mov	r2, r5
 800c6ca:	4b0e      	ldr	r3, [pc, #56]	@ (800c704 <_svfiprintf_r+0x1f0>)
 800c6cc:	a904      	add	r1, sp, #16
 800c6ce:	4638      	mov	r0, r7
 800c6d0:	f7fe f9d6 	bl	800aa80 <_printf_float>
 800c6d4:	1c42      	adds	r2, r0, #1
 800c6d6:	4606      	mov	r6, r0
 800c6d8:	d1d6      	bne.n	800c688 <_svfiprintf_r+0x174>
 800c6da:	89ab      	ldrh	r3, [r5, #12]
 800c6dc:	065b      	lsls	r3, r3, #25
 800c6de:	f53f af2d 	bmi.w	800c53c <_svfiprintf_r+0x28>
 800c6e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c6e4:	e72c      	b.n	800c540 <_svfiprintf_r+0x2c>
 800c6e6:	ab03      	add	r3, sp, #12
 800c6e8:	9300      	str	r3, [sp, #0]
 800c6ea:	462a      	mov	r2, r5
 800c6ec:	4b05      	ldr	r3, [pc, #20]	@ (800c704 <_svfiprintf_r+0x1f0>)
 800c6ee:	a904      	add	r1, sp, #16
 800c6f0:	4638      	mov	r0, r7
 800c6f2:	f7fe fc5d 	bl	800afb0 <_printf_i>
 800c6f6:	e7ed      	b.n	800c6d4 <_svfiprintf_r+0x1c0>
 800c6f8:	0800e57f 	.word	0x0800e57f
 800c6fc:	0800e589 	.word	0x0800e589
 800c700:	0800aa81 	.word	0x0800aa81
 800c704:	0800c45d 	.word	0x0800c45d
 800c708:	0800e585 	.word	0x0800e585

0800c70c <_sungetc_r>:
 800c70c:	b538      	push	{r3, r4, r5, lr}
 800c70e:	1c4b      	adds	r3, r1, #1
 800c710:	4614      	mov	r4, r2
 800c712:	d103      	bne.n	800c71c <_sungetc_r+0x10>
 800c714:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c718:	4628      	mov	r0, r5
 800c71a:	bd38      	pop	{r3, r4, r5, pc}
 800c71c:	8993      	ldrh	r3, [r2, #12]
 800c71e:	f023 0320 	bic.w	r3, r3, #32
 800c722:	8193      	strh	r3, [r2, #12]
 800c724:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c726:	6852      	ldr	r2, [r2, #4]
 800c728:	b2cd      	uxtb	r5, r1
 800c72a:	b18b      	cbz	r3, 800c750 <_sungetc_r+0x44>
 800c72c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c72e:	4293      	cmp	r3, r2
 800c730:	dd08      	ble.n	800c744 <_sungetc_r+0x38>
 800c732:	6823      	ldr	r3, [r4, #0]
 800c734:	1e5a      	subs	r2, r3, #1
 800c736:	6022      	str	r2, [r4, #0]
 800c738:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c73c:	6863      	ldr	r3, [r4, #4]
 800c73e:	3301      	adds	r3, #1
 800c740:	6063      	str	r3, [r4, #4]
 800c742:	e7e9      	b.n	800c718 <_sungetc_r+0xc>
 800c744:	4621      	mov	r1, r4
 800c746:	f001 f957 	bl	800d9f8 <__submore>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	d0f1      	beq.n	800c732 <_sungetc_r+0x26>
 800c74e:	e7e1      	b.n	800c714 <_sungetc_r+0x8>
 800c750:	6921      	ldr	r1, [r4, #16]
 800c752:	6823      	ldr	r3, [r4, #0]
 800c754:	b151      	cbz	r1, 800c76c <_sungetc_r+0x60>
 800c756:	4299      	cmp	r1, r3
 800c758:	d208      	bcs.n	800c76c <_sungetc_r+0x60>
 800c75a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c75e:	42a9      	cmp	r1, r5
 800c760:	d104      	bne.n	800c76c <_sungetc_r+0x60>
 800c762:	3b01      	subs	r3, #1
 800c764:	3201      	adds	r2, #1
 800c766:	6023      	str	r3, [r4, #0]
 800c768:	6062      	str	r2, [r4, #4]
 800c76a:	e7d5      	b.n	800c718 <_sungetc_r+0xc>
 800c76c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c770:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c774:	6363      	str	r3, [r4, #52]	@ 0x34
 800c776:	2303      	movs	r3, #3
 800c778:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c77a:	4623      	mov	r3, r4
 800c77c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c780:	6023      	str	r3, [r4, #0]
 800c782:	2301      	movs	r3, #1
 800c784:	e7dc      	b.n	800c740 <_sungetc_r+0x34>

0800c786 <__ssrefill_r>:
 800c786:	b510      	push	{r4, lr}
 800c788:	460c      	mov	r4, r1
 800c78a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c78c:	b169      	cbz	r1, 800c7aa <__ssrefill_r+0x24>
 800c78e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c792:	4299      	cmp	r1, r3
 800c794:	d001      	beq.n	800c79a <__ssrefill_r+0x14>
 800c796:	f7ff fe17 	bl	800c3c8 <_free_r>
 800c79a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c79c:	6063      	str	r3, [r4, #4]
 800c79e:	2000      	movs	r0, #0
 800c7a0:	6360      	str	r0, [r4, #52]	@ 0x34
 800c7a2:	b113      	cbz	r3, 800c7aa <__ssrefill_r+0x24>
 800c7a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c7a6:	6023      	str	r3, [r4, #0]
 800c7a8:	bd10      	pop	{r4, pc}
 800c7aa:	6923      	ldr	r3, [r4, #16]
 800c7ac:	6023      	str	r3, [r4, #0]
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	6063      	str	r3, [r4, #4]
 800c7b2:	89a3      	ldrh	r3, [r4, #12]
 800c7b4:	f043 0320 	orr.w	r3, r3, #32
 800c7b8:	81a3      	strh	r3, [r4, #12]
 800c7ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c7be:	e7f3      	b.n	800c7a8 <__ssrefill_r+0x22>

0800c7c0 <__ssvfiscanf_r>:
 800c7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c4:	460c      	mov	r4, r1
 800c7c6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c7ca:	2100      	movs	r1, #0
 800c7cc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c7d0:	49a6      	ldr	r1, [pc, #664]	@ (800ca6c <__ssvfiscanf_r+0x2ac>)
 800c7d2:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c7d4:	f10d 0804 	add.w	r8, sp, #4
 800c7d8:	49a5      	ldr	r1, [pc, #660]	@ (800ca70 <__ssvfiscanf_r+0x2b0>)
 800c7da:	4fa6      	ldr	r7, [pc, #664]	@ (800ca74 <__ssvfiscanf_r+0x2b4>)
 800c7dc:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c7e0:	4606      	mov	r6, r0
 800c7e2:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c7e4:	9300      	str	r3, [sp, #0]
 800c7e6:	f892 9000 	ldrb.w	r9, [r2]
 800c7ea:	f1b9 0f00 	cmp.w	r9, #0
 800c7ee:	f000 8158 	beq.w	800caa2 <__ssvfiscanf_r+0x2e2>
 800c7f2:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c7f6:	f013 0308 	ands.w	r3, r3, #8
 800c7fa:	f102 0501 	add.w	r5, r2, #1
 800c7fe:	d019      	beq.n	800c834 <__ssvfiscanf_r+0x74>
 800c800:	6863      	ldr	r3, [r4, #4]
 800c802:	2b00      	cmp	r3, #0
 800c804:	dd0f      	ble.n	800c826 <__ssvfiscanf_r+0x66>
 800c806:	6823      	ldr	r3, [r4, #0]
 800c808:	781a      	ldrb	r2, [r3, #0]
 800c80a:	5cba      	ldrb	r2, [r7, r2]
 800c80c:	0712      	lsls	r2, r2, #28
 800c80e:	d401      	bmi.n	800c814 <__ssvfiscanf_r+0x54>
 800c810:	462a      	mov	r2, r5
 800c812:	e7e8      	b.n	800c7e6 <__ssvfiscanf_r+0x26>
 800c814:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c816:	3201      	adds	r2, #1
 800c818:	9245      	str	r2, [sp, #276]	@ 0x114
 800c81a:	6862      	ldr	r2, [r4, #4]
 800c81c:	3301      	adds	r3, #1
 800c81e:	3a01      	subs	r2, #1
 800c820:	6062      	str	r2, [r4, #4]
 800c822:	6023      	str	r3, [r4, #0]
 800c824:	e7ec      	b.n	800c800 <__ssvfiscanf_r+0x40>
 800c826:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c828:	4621      	mov	r1, r4
 800c82a:	4630      	mov	r0, r6
 800c82c:	4798      	blx	r3
 800c82e:	2800      	cmp	r0, #0
 800c830:	d0e9      	beq.n	800c806 <__ssvfiscanf_r+0x46>
 800c832:	e7ed      	b.n	800c810 <__ssvfiscanf_r+0x50>
 800c834:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c838:	f040 8085 	bne.w	800c946 <__ssvfiscanf_r+0x186>
 800c83c:	9341      	str	r3, [sp, #260]	@ 0x104
 800c83e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c840:	7853      	ldrb	r3, [r2, #1]
 800c842:	2b2a      	cmp	r3, #42	@ 0x2a
 800c844:	bf02      	ittt	eq
 800c846:	2310      	moveq	r3, #16
 800c848:	1c95      	addeq	r5, r2, #2
 800c84a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c84c:	220a      	movs	r2, #10
 800c84e:	46aa      	mov	sl, r5
 800c850:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c854:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c858:	2b09      	cmp	r3, #9
 800c85a:	d91e      	bls.n	800c89a <__ssvfiscanf_r+0xda>
 800c85c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800ca78 <__ssvfiscanf_r+0x2b8>
 800c860:	2203      	movs	r2, #3
 800c862:	4658      	mov	r0, fp
 800c864:	f7f3 fccc 	bl	8000200 <memchr>
 800c868:	b138      	cbz	r0, 800c87a <__ssvfiscanf_r+0xba>
 800c86a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c86c:	eba0 000b 	sub.w	r0, r0, fp
 800c870:	2301      	movs	r3, #1
 800c872:	4083      	lsls	r3, r0
 800c874:	4313      	orrs	r3, r2
 800c876:	9341      	str	r3, [sp, #260]	@ 0x104
 800c878:	4655      	mov	r5, sl
 800c87a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c87e:	2b78      	cmp	r3, #120	@ 0x78
 800c880:	d806      	bhi.n	800c890 <__ssvfiscanf_r+0xd0>
 800c882:	2b57      	cmp	r3, #87	@ 0x57
 800c884:	d810      	bhi.n	800c8a8 <__ssvfiscanf_r+0xe8>
 800c886:	2b25      	cmp	r3, #37	@ 0x25
 800c888:	d05d      	beq.n	800c946 <__ssvfiscanf_r+0x186>
 800c88a:	d857      	bhi.n	800c93c <__ssvfiscanf_r+0x17c>
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d075      	beq.n	800c97c <__ssvfiscanf_r+0x1bc>
 800c890:	2303      	movs	r3, #3
 800c892:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c894:	230a      	movs	r3, #10
 800c896:	9342      	str	r3, [sp, #264]	@ 0x108
 800c898:	e088      	b.n	800c9ac <__ssvfiscanf_r+0x1ec>
 800c89a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c89c:	fb02 1103 	mla	r1, r2, r3, r1
 800c8a0:	3930      	subs	r1, #48	@ 0x30
 800c8a2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c8a4:	4655      	mov	r5, sl
 800c8a6:	e7d2      	b.n	800c84e <__ssvfiscanf_r+0x8e>
 800c8a8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c8ac:	2a20      	cmp	r2, #32
 800c8ae:	d8ef      	bhi.n	800c890 <__ssvfiscanf_r+0xd0>
 800c8b0:	a101      	add	r1, pc, #4	@ (adr r1, 800c8b8 <__ssvfiscanf_r+0xf8>)
 800c8b2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c8b6:	bf00      	nop
 800c8b8:	0800c98b 	.word	0x0800c98b
 800c8bc:	0800c891 	.word	0x0800c891
 800c8c0:	0800c891 	.word	0x0800c891
 800c8c4:	0800c9e5 	.word	0x0800c9e5
 800c8c8:	0800c891 	.word	0x0800c891
 800c8cc:	0800c891 	.word	0x0800c891
 800c8d0:	0800c891 	.word	0x0800c891
 800c8d4:	0800c891 	.word	0x0800c891
 800c8d8:	0800c891 	.word	0x0800c891
 800c8dc:	0800c891 	.word	0x0800c891
 800c8e0:	0800c891 	.word	0x0800c891
 800c8e4:	0800c9fb 	.word	0x0800c9fb
 800c8e8:	0800c9e1 	.word	0x0800c9e1
 800c8ec:	0800c943 	.word	0x0800c943
 800c8f0:	0800c943 	.word	0x0800c943
 800c8f4:	0800c943 	.word	0x0800c943
 800c8f8:	0800c891 	.word	0x0800c891
 800c8fc:	0800c99d 	.word	0x0800c99d
 800c900:	0800c891 	.word	0x0800c891
 800c904:	0800c891 	.word	0x0800c891
 800c908:	0800c891 	.word	0x0800c891
 800c90c:	0800c891 	.word	0x0800c891
 800c910:	0800ca0b 	.word	0x0800ca0b
 800c914:	0800c9a5 	.word	0x0800c9a5
 800c918:	0800c983 	.word	0x0800c983
 800c91c:	0800c891 	.word	0x0800c891
 800c920:	0800c891 	.word	0x0800c891
 800c924:	0800ca07 	.word	0x0800ca07
 800c928:	0800c891 	.word	0x0800c891
 800c92c:	0800c9e1 	.word	0x0800c9e1
 800c930:	0800c891 	.word	0x0800c891
 800c934:	0800c891 	.word	0x0800c891
 800c938:	0800c98b 	.word	0x0800c98b
 800c93c:	3b45      	subs	r3, #69	@ 0x45
 800c93e:	2b02      	cmp	r3, #2
 800c940:	d8a6      	bhi.n	800c890 <__ssvfiscanf_r+0xd0>
 800c942:	2305      	movs	r3, #5
 800c944:	e031      	b.n	800c9aa <__ssvfiscanf_r+0x1ea>
 800c946:	6863      	ldr	r3, [r4, #4]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	dd0d      	ble.n	800c968 <__ssvfiscanf_r+0x1a8>
 800c94c:	6823      	ldr	r3, [r4, #0]
 800c94e:	781a      	ldrb	r2, [r3, #0]
 800c950:	454a      	cmp	r2, r9
 800c952:	f040 80a6 	bne.w	800caa2 <__ssvfiscanf_r+0x2e2>
 800c956:	3301      	adds	r3, #1
 800c958:	6862      	ldr	r2, [r4, #4]
 800c95a:	6023      	str	r3, [r4, #0]
 800c95c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c95e:	3a01      	subs	r2, #1
 800c960:	3301      	adds	r3, #1
 800c962:	6062      	str	r2, [r4, #4]
 800c964:	9345      	str	r3, [sp, #276]	@ 0x114
 800c966:	e753      	b.n	800c810 <__ssvfiscanf_r+0x50>
 800c968:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c96a:	4621      	mov	r1, r4
 800c96c:	4630      	mov	r0, r6
 800c96e:	4798      	blx	r3
 800c970:	2800      	cmp	r0, #0
 800c972:	d0eb      	beq.n	800c94c <__ssvfiscanf_r+0x18c>
 800c974:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c976:	2800      	cmp	r0, #0
 800c978:	f040 808b 	bne.w	800ca92 <__ssvfiscanf_r+0x2d2>
 800c97c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c980:	e08b      	b.n	800ca9a <__ssvfiscanf_r+0x2da>
 800c982:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c984:	f042 0220 	orr.w	r2, r2, #32
 800c988:	9241      	str	r2, [sp, #260]	@ 0x104
 800c98a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c98c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c990:	9241      	str	r2, [sp, #260]	@ 0x104
 800c992:	2210      	movs	r2, #16
 800c994:	2b6e      	cmp	r3, #110	@ 0x6e
 800c996:	9242      	str	r2, [sp, #264]	@ 0x108
 800c998:	d902      	bls.n	800c9a0 <__ssvfiscanf_r+0x1e0>
 800c99a:	e005      	b.n	800c9a8 <__ssvfiscanf_r+0x1e8>
 800c99c:	2300      	movs	r3, #0
 800c99e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c9a0:	2303      	movs	r3, #3
 800c9a2:	e002      	b.n	800c9aa <__ssvfiscanf_r+0x1ea>
 800c9a4:	2308      	movs	r3, #8
 800c9a6:	9342      	str	r3, [sp, #264]	@ 0x108
 800c9a8:	2304      	movs	r3, #4
 800c9aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c9ac:	6863      	ldr	r3, [r4, #4]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	dd39      	ble.n	800ca26 <__ssvfiscanf_r+0x266>
 800c9b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c9b4:	0659      	lsls	r1, r3, #25
 800c9b6:	d404      	bmi.n	800c9c2 <__ssvfiscanf_r+0x202>
 800c9b8:	6823      	ldr	r3, [r4, #0]
 800c9ba:	781a      	ldrb	r2, [r3, #0]
 800c9bc:	5cba      	ldrb	r2, [r7, r2]
 800c9be:	0712      	lsls	r2, r2, #28
 800c9c0:	d438      	bmi.n	800ca34 <__ssvfiscanf_r+0x274>
 800c9c2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c9c4:	2b02      	cmp	r3, #2
 800c9c6:	dc47      	bgt.n	800ca58 <__ssvfiscanf_r+0x298>
 800c9c8:	466b      	mov	r3, sp
 800c9ca:	4622      	mov	r2, r4
 800c9cc:	a941      	add	r1, sp, #260	@ 0x104
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	f000 fa58 	bl	800ce84 <_scanf_chars>
 800c9d4:	2801      	cmp	r0, #1
 800c9d6:	d064      	beq.n	800caa2 <__ssvfiscanf_r+0x2e2>
 800c9d8:	2802      	cmp	r0, #2
 800c9da:	f47f af19 	bne.w	800c810 <__ssvfiscanf_r+0x50>
 800c9de:	e7c9      	b.n	800c974 <__ssvfiscanf_r+0x1b4>
 800c9e0:	220a      	movs	r2, #10
 800c9e2:	e7d7      	b.n	800c994 <__ssvfiscanf_r+0x1d4>
 800c9e4:	4629      	mov	r1, r5
 800c9e6:	4640      	mov	r0, r8
 800c9e8:	f000 fb9a 	bl	800d120 <__sccl>
 800c9ec:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c9ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9f2:	9341      	str	r3, [sp, #260]	@ 0x104
 800c9f4:	4605      	mov	r5, r0
 800c9f6:	2301      	movs	r3, #1
 800c9f8:	e7d7      	b.n	800c9aa <__ssvfiscanf_r+0x1ea>
 800c9fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c9fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca00:	9341      	str	r3, [sp, #260]	@ 0x104
 800ca02:	2300      	movs	r3, #0
 800ca04:	e7d1      	b.n	800c9aa <__ssvfiscanf_r+0x1ea>
 800ca06:	2302      	movs	r3, #2
 800ca08:	e7cf      	b.n	800c9aa <__ssvfiscanf_r+0x1ea>
 800ca0a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800ca0c:	06c3      	lsls	r3, r0, #27
 800ca0e:	f53f aeff 	bmi.w	800c810 <__ssvfiscanf_r+0x50>
 800ca12:	9b00      	ldr	r3, [sp, #0]
 800ca14:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ca16:	1d19      	adds	r1, r3, #4
 800ca18:	9100      	str	r1, [sp, #0]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	07c0      	lsls	r0, r0, #31
 800ca1e:	bf4c      	ite	mi
 800ca20:	801a      	strhmi	r2, [r3, #0]
 800ca22:	601a      	strpl	r2, [r3, #0]
 800ca24:	e6f4      	b.n	800c810 <__ssvfiscanf_r+0x50>
 800ca26:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ca28:	4621      	mov	r1, r4
 800ca2a:	4630      	mov	r0, r6
 800ca2c:	4798      	blx	r3
 800ca2e:	2800      	cmp	r0, #0
 800ca30:	d0bf      	beq.n	800c9b2 <__ssvfiscanf_r+0x1f2>
 800ca32:	e79f      	b.n	800c974 <__ssvfiscanf_r+0x1b4>
 800ca34:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ca36:	3201      	adds	r2, #1
 800ca38:	9245      	str	r2, [sp, #276]	@ 0x114
 800ca3a:	6862      	ldr	r2, [r4, #4]
 800ca3c:	3a01      	subs	r2, #1
 800ca3e:	2a00      	cmp	r2, #0
 800ca40:	6062      	str	r2, [r4, #4]
 800ca42:	dd02      	ble.n	800ca4a <__ssvfiscanf_r+0x28a>
 800ca44:	3301      	adds	r3, #1
 800ca46:	6023      	str	r3, [r4, #0]
 800ca48:	e7b6      	b.n	800c9b8 <__ssvfiscanf_r+0x1f8>
 800ca4a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ca4c:	4621      	mov	r1, r4
 800ca4e:	4630      	mov	r0, r6
 800ca50:	4798      	blx	r3
 800ca52:	2800      	cmp	r0, #0
 800ca54:	d0b0      	beq.n	800c9b8 <__ssvfiscanf_r+0x1f8>
 800ca56:	e78d      	b.n	800c974 <__ssvfiscanf_r+0x1b4>
 800ca58:	2b04      	cmp	r3, #4
 800ca5a:	dc0f      	bgt.n	800ca7c <__ssvfiscanf_r+0x2bc>
 800ca5c:	466b      	mov	r3, sp
 800ca5e:	4622      	mov	r2, r4
 800ca60:	a941      	add	r1, sp, #260	@ 0x104
 800ca62:	4630      	mov	r0, r6
 800ca64:	f000 fa68 	bl	800cf38 <_scanf_i>
 800ca68:	e7b4      	b.n	800c9d4 <__ssvfiscanf_r+0x214>
 800ca6a:	bf00      	nop
 800ca6c:	0800c70d 	.word	0x0800c70d
 800ca70:	0800c787 	.word	0x0800c787
 800ca74:	0800e749 	.word	0x0800e749
 800ca78:	0800e585 	.word	0x0800e585
 800ca7c:	4b0a      	ldr	r3, [pc, #40]	@ (800caa8 <__ssvfiscanf_r+0x2e8>)
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	f43f aec6 	beq.w	800c810 <__ssvfiscanf_r+0x50>
 800ca84:	466b      	mov	r3, sp
 800ca86:	4622      	mov	r2, r4
 800ca88:	a941      	add	r1, sp, #260	@ 0x104
 800ca8a:	4630      	mov	r0, r6
 800ca8c:	f3af 8000 	nop.w
 800ca90:	e7a0      	b.n	800c9d4 <__ssvfiscanf_r+0x214>
 800ca92:	89a3      	ldrh	r3, [r4, #12]
 800ca94:	065b      	lsls	r3, r3, #25
 800ca96:	f53f af71 	bmi.w	800c97c <__ssvfiscanf_r+0x1bc>
 800ca9a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800ca9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caa2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800caa4:	e7f9      	b.n	800ca9a <__ssvfiscanf_r+0x2da>
 800caa6:	bf00      	nop
 800caa8:	00000000 	.word	0x00000000

0800caac <__sfputc_r>:
 800caac:	6893      	ldr	r3, [r2, #8]
 800caae:	3b01      	subs	r3, #1
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	b410      	push	{r4}
 800cab4:	6093      	str	r3, [r2, #8]
 800cab6:	da08      	bge.n	800caca <__sfputc_r+0x1e>
 800cab8:	6994      	ldr	r4, [r2, #24]
 800caba:	42a3      	cmp	r3, r4
 800cabc:	db01      	blt.n	800cac2 <__sfputc_r+0x16>
 800cabe:	290a      	cmp	r1, #10
 800cac0:	d103      	bne.n	800caca <__sfputc_r+0x1e>
 800cac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cac6:	f000 bfff 	b.w	800dac8 <__swbuf_r>
 800caca:	6813      	ldr	r3, [r2, #0]
 800cacc:	1c58      	adds	r0, r3, #1
 800cace:	6010      	str	r0, [r2, #0]
 800cad0:	7019      	strb	r1, [r3, #0]
 800cad2:	4608      	mov	r0, r1
 800cad4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cad8:	4770      	bx	lr

0800cada <__sfputs_r>:
 800cada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cadc:	4606      	mov	r6, r0
 800cade:	460f      	mov	r7, r1
 800cae0:	4614      	mov	r4, r2
 800cae2:	18d5      	adds	r5, r2, r3
 800cae4:	42ac      	cmp	r4, r5
 800cae6:	d101      	bne.n	800caec <__sfputs_r+0x12>
 800cae8:	2000      	movs	r0, #0
 800caea:	e007      	b.n	800cafc <__sfputs_r+0x22>
 800caec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caf0:	463a      	mov	r2, r7
 800caf2:	4630      	mov	r0, r6
 800caf4:	f7ff ffda 	bl	800caac <__sfputc_r>
 800caf8:	1c43      	adds	r3, r0, #1
 800cafa:	d1f3      	bne.n	800cae4 <__sfputs_r+0xa>
 800cafc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cb00 <_vfiprintf_r>:
 800cb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb04:	460d      	mov	r5, r1
 800cb06:	b09d      	sub	sp, #116	@ 0x74
 800cb08:	4614      	mov	r4, r2
 800cb0a:	4698      	mov	r8, r3
 800cb0c:	4606      	mov	r6, r0
 800cb0e:	b118      	cbz	r0, 800cb18 <_vfiprintf_r+0x18>
 800cb10:	6a03      	ldr	r3, [r0, #32]
 800cb12:	b90b      	cbnz	r3, 800cb18 <_vfiprintf_r+0x18>
 800cb14:	f7fe fc9e 	bl	800b454 <__sinit>
 800cb18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb1a:	07d9      	lsls	r1, r3, #31
 800cb1c:	d405      	bmi.n	800cb2a <_vfiprintf_r+0x2a>
 800cb1e:	89ab      	ldrh	r3, [r5, #12]
 800cb20:	059a      	lsls	r2, r3, #22
 800cb22:	d402      	bmi.n	800cb2a <_vfiprintf_r+0x2a>
 800cb24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb26:	f7fe fde0 	bl	800b6ea <__retarget_lock_acquire_recursive>
 800cb2a:	89ab      	ldrh	r3, [r5, #12]
 800cb2c:	071b      	lsls	r3, r3, #28
 800cb2e:	d501      	bpl.n	800cb34 <_vfiprintf_r+0x34>
 800cb30:	692b      	ldr	r3, [r5, #16]
 800cb32:	b99b      	cbnz	r3, 800cb5c <_vfiprintf_r+0x5c>
 800cb34:	4629      	mov	r1, r5
 800cb36:	4630      	mov	r0, r6
 800cb38:	f001 f8f0 	bl	800dd1c <__swsetup_r>
 800cb3c:	b170      	cbz	r0, 800cb5c <_vfiprintf_r+0x5c>
 800cb3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb40:	07dc      	lsls	r4, r3, #31
 800cb42:	d504      	bpl.n	800cb4e <_vfiprintf_r+0x4e>
 800cb44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb48:	b01d      	add	sp, #116	@ 0x74
 800cb4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb4e:	89ab      	ldrh	r3, [r5, #12]
 800cb50:	0598      	lsls	r0, r3, #22
 800cb52:	d4f7      	bmi.n	800cb44 <_vfiprintf_r+0x44>
 800cb54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb56:	f7fe fdc9 	bl	800b6ec <__retarget_lock_release_recursive>
 800cb5a:	e7f3      	b.n	800cb44 <_vfiprintf_r+0x44>
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb60:	2320      	movs	r3, #32
 800cb62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb66:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb6a:	2330      	movs	r3, #48	@ 0x30
 800cb6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cd1c <_vfiprintf_r+0x21c>
 800cb70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb74:	f04f 0901 	mov.w	r9, #1
 800cb78:	4623      	mov	r3, r4
 800cb7a:	469a      	mov	sl, r3
 800cb7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb80:	b10a      	cbz	r2, 800cb86 <_vfiprintf_r+0x86>
 800cb82:	2a25      	cmp	r2, #37	@ 0x25
 800cb84:	d1f9      	bne.n	800cb7a <_vfiprintf_r+0x7a>
 800cb86:	ebba 0b04 	subs.w	fp, sl, r4
 800cb8a:	d00b      	beq.n	800cba4 <_vfiprintf_r+0xa4>
 800cb8c:	465b      	mov	r3, fp
 800cb8e:	4622      	mov	r2, r4
 800cb90:	4629      	mov	r1, r5
 800cb92:	4630      	mov	r0, r6
 800cb94:	f7ff ffa1 	bl	800cada <__sfputs_r>
 800cb98:	3001      	adds	r0, #1
 800cb9a:	f000 80a7 	beq.w	800ccec <_vfiprintf_r+0x1ec>
 800cb9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cba0:	445a      	add	r2, fp
 800cba2:	9209      	str	r2, [sp, #36]	@ 0x24
 800cba4:	f89a 3000 	ldrb.w	r3, [sl]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	f000 809f 	beq.w	800ccec <_vfiprintf_r+0x1ec>
 800cbae:	2300      	movs	r3, #0
 800cbb0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cbb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbb8:	f10a 0a01 	add.w	sl, sl, #1
 800cbbc:	9304      	str	r3, [sp, #16]
 800cbbe:	9307      	str	r3, [sp, #28]
 800cbc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cbc4:	931a      	str	r3, [sp, #104]	@ 0x68
 800cbc6:	4654      	mov	r4, sl
 800cbc8:	2205      	movs	r2, #5
 800cbca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbce:	4853      	ldr	r0, [pc, #332]	@ (800cd1c <_vfiprintf_r+0x21c>)
 800cbd0:	f7f3 fb16 	bl	8000200 <memchr>
 800cbd4:	9a04      	ldr	r2, [sp, #16]
 800cbd6:	b9d8      	cbnz	r0, 800cc10 <_vfiprintf_r+0x110>
 800cbd8:	06d1      	lsls	r1, r2, #27
 800cbda:	bf44      	itt	mi
 800cbdc:	2320      	movmi	r3, #32
 800cbde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbe2:	0713      	lsls	r3, r2, #28
 800cbe4:	bf44      	itt	mi
 800cbe6:	232b      	movmi	r3, #43	@ 0x2b
 800cbe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbec:	f89a 3000 	ldrb.w	r3, [sl]
 800cbf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbf2:	d015      	beq.n	800cc20 <_vfiprintf_r+0x120>
 800cbf4:	9a07      	ldr	r2, [sp, #28]
 800cbf6:	4654      	mov	r4, sl
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	f04f 0c0a 	mov.w	ip, #10
 800cbfe:	4621      	mov	r1, r4
 800cc00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc04:	3b30      	subs	r3, #48	@ 0x30
 800cc06:	2b09      	cmp	r3, #9
 800cc08:	d94b      	bls.n	800cca2 <_vfiprintf_r+0x1a2>
 800cc0a:	b1b0      	cbz	r0, 800cc3a <_vfiprintf_r+0x13a>
 800cc0c:	9207      	str	r2, [sp, #28]
 800cc0e:	e014      	b.n	800cc3a <_vfiprintf_r+0x13a>
 800cc10:	eba0 0308 	sub.w	r3, r0, r8
 800cc14:	fa09 f303 	lsl.w	r3, r9, r3
 800cc18:	4313      	orrs	r3, r2
 800cc1a:	9304      	str	r3, [sp, #16]
 800cc1c:	46a2      	mov	sl, r4
 800cc1e:	e7d2      	b.n	800cbc6 <_vfiprintf_r+0xc6>
 800cc20:	9b03      	ldr	r3, [sp, #12]
 800cc22:	1d19      	adds	r1, r3, #4
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	9103      	str	r1, [sp, #12]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	bfbb      	ittet	lt
 800cc2c:	425b      	neglt	r3, r3
 800cc2e:	f042 0202 	orrlt.w	r2, r2, #2
 800cc32:	9307      	strge	r3, [sp, #28]
 800cc34:	9307      	strlt	r3, [sp, #28]
 800cc36:	bfb8      	it	lt
 800cc38:	9204      	strlt	r2, [sp, #16]
 800cc3a:	7823      	ldrb	r3, [r4, #0]
 800cc3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc3e:	d10a      	bne.n	800cc56 <_vfiprintf_r+0x156>
 800cc40:	7863      	ldrb	r3, [r4, #1]
 800cc42:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc44:	d132      	bne.n	800ccac <_vfiprintf_r+0x1ac>
 800cc46:	9b03      	ldr	r3, [sp, #12]
 800cc48:	1d1a      	adds	r2, r3, #4
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	9203      	str	r2, [sp, #12]
 800cc4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc52:	3402      	adds	r4, #2
 800cc54:	9305      	str	r3, [sp, #20]
 800cc56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cd2c <_vfiprintf_r+0x22c>
 800cc5a:	7821      	ldrb	r1, [r4, #0]
 800cc5c:	2203      	movs	r2, #3
 800cc5e:	4650      	mov	r0, sl
 800cc60:	f7f3 face 	bl	8000200 <memchr>
 800cc64:	b138      	cbz	r0, 800cc76 <_vfiprintf_r+0x176>
 800cc66:	9b04      	ldr	r3, [sp, #16]
 800cc68:	eba0 000a 	sub.w	r0, r0, sl
 800cc6c:	2240      	movs	r2, #64	@ 0x40
 800cc6e:	4082      	lsls	r2, r0
 800cc70:	4313      	orrs	r3, r2
 800cc72:	3401      	adds	r4, #1
 800cc74:	9304      	str	r3, [sp, #16]
 800cc76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc7a:	4829      	ldr	r0, [pc, #164]	@ (800cd20 <_vfiprintf_r+0x220>)
 800cc7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc80:	2206      	movs	r2, #6
 800cc82:	f7f3 fabd 	bl	8000200 <memchr>
 800cc86:	2800      	cmp	r0, #0
 800cc88:	d03f      	beq.n	800cd0a <_vfiprintf_r+0x20a>
 800cc8a:	4b26      	ldr	r3, [pc, #152]	@ (800cd24 <_vfiprintf_r+0x224>)
 800cc8c:	bb1b      	cbnz	r3, 800ccd6 <_vfiprintf_r+0x1d6>
 800cc8e:	9b03      	ldr	r3, [sp, #12]
 800cc90:	3307      	adds	r3, #7
 800cc92:	f023 0307 	bic.w	r3, r3, #7
 800cc96:	3308      	adds	r3, #8
 800cc98:	9303      	str	r3, [sp, #12]
 800cc9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc9c:	443b      	add	r3, r7
 800cc9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cca0:	e76a      	b.n	800cb78 <_vfiprintf_r+0x78>
 800cca2:	fb0c 3202 	mla	r2, ip, r2, r3
 800cca6:	460c      	mov	r4, r1
 800cca8:	2001      	movs	r0, #1
 800ccaa:	e7a8      	b.n	800cbfe <_vfiprintf_r+0xfe>
 800ccac:	2300      	movs	r3, #0
 800ccae:	3401      	adds	r4, #1
 800ccb0:	9305      	str	r3, [sp, #20]
 800ccb2:	4619      	mov	r1, r3
 800ccb4:	f04f 0c0a 	mov.w	ip, #10
 800ccb8:	4620      	mov	r0, r4
 800ccba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccbe:	3a30      	subs	r2, #48	@ 0x30
 800ccc0:	2a09      	cmp	r2, #9
 800ccc2:	d903      	bls.n	800cccc <_vfiprintf_r+0x1cc>
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d0c6      	beq.n	800cc56 <_vfiprintf_r+0x156>
 800ccc8:	9105      	str	r1, [sp, #20]
 800ccca:	e7c4      	b.n	800cc56 <_vfiprintf_r+0x156>
 800cccc:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccd0:	4604      	mov	r4, r0
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	e7f0      	b.n	800ccb8 <_vfiprintf_r+0x1b8>
 800ccd6:	ab03      	add	r3, sp, #12
 800ccd8:	9300      	str	r3, [sp, #0]
 800ccda:	462a      	mov	r2, r5
 800ccdc:	4b12      	ldr	r3, [pc, #72]	@ (800cd28 <_vfiprintf_r+0x228>)
 800ccde:	a904      	add	r1, sp, #16
 800cce0:	4630      	mov	r0, r6
 800cce2:	f7fd fecd 	bl	800aa80 <_printf_float>
 800cce6:	4607      	mov	r7, r0
 800cce8:	1c78      	adds	r0, r7, #1
 800ccea:	d1d6      	bne.n	800cc9a <_vfiprintf_r+0x19a>
 800ccec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ccee:	07d9      	lsls	r1, r3, #31
 800ccf0:	d405      	bmi.n	800ccfe <_vfiprintf_r+0x1fe>
 800ccf2:	89ab      	ldrh	r3, [r5, #12]
 800ccf4:	059a      	lsls	r2, r3, #22
 800ccf6:	d402      	bmi.n	800ccfe <_vfiprintf_r+0x1fe>
 800ccf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccfa:	f7fe fcf7 	bl	800b6ec <__retarget_lock_release_recursive>
 800ccfe:	89ab      	ldrh	r3, [r5, #12]
 800cd00:	065b      	lsls	r3, r3, #25
 800cd02:	f53f af1f 	bmi.w	800cb44 <_vfiprintf_r+0x44>
 800cd06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd08:	e71e      	b.n	800cb48 <_vfiprintf_r+0x48>
 800cd0a:	ab03      	add	r3, sp, #12
 800cd0c:	9300      	str	r3, [sp, #0]
 800cd0e:	462a      	mov	r2, r5
 800cd10:	4b05      	ldr	r3, [pc, #20]	@ (800cd28 <_vfiprintf_r+0x228>)
 800cd12:	a904      	add	r1, sp, #16
 800cd14:	4630      	mov	r0, r6
 800cd16:	f7fe f94b 	bl	800afb0 <_printf_i>
 800cd1a:	e7e4      	b.n	800cce6 <_vfiprintf_r+0x1e6>
 800cd1c:	0800e57f 	.word	0x0800e57f
 800cd20:	0800e589 	.word	0x0800e589
 800cd24:	0800aa81 	.word	0x0800aa81
 800cd28:	0800cadb 	.word	0x0800cadb
 800cd2c:	0800e585 	.word	0x0800e585

0800cd30 <malloc>:
 800cd30:	4b02      	ldr	r3, [pc, #8]	@ (800cd3c <malloc+0xc>)
 800cd32:	4601      	mov	r1, r0
 800cd34:	6818      	ldr	r0, [r3, #0]
 800cd36:	f000 b825 	b.w	800cd84 <_malloc_r>
 800cd3a:	bf00      	nop
 800cd3c:	20040080 	.word	0x20040080

0800cd40 <sbrk_aligned>:
 800cd40:	b570      	push	{r4, r5, r6, lr}
 800cd42:	4e0f      	ldr	r6, [pc, #60]	@ (800cd80 <sbrk_aligned+0x40>)
 800cd44:	460c      	mov	r4, r1
 800cd46:	6831      	ldr	r1, [r6, #0]
 800cd48:	4605      	mov	r5, r0
 800cd4a:	b911      	cbnz	r1, 800cd52 <sbrk_aligned+0x12>
 800cd4c:	f001 f8c8 	bl	800dee0 <_sbrk_r>
 800cd50:	6030      	str	r0, [r6, #0]
 800cd52:	4621      	mov	r1, r4
 800cd54:	4628      	mov	r0, r5
 800cd56:	f001 f8c3 	bl	800dee0 <_sbrk_r>
 800cd5a:	1c43      	adds	r3, r0, #1
 800cd5c:	d103      	bne.n	800cd66 <sbrk_aligned+0x26>
 800cd5e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cd62:	4620      	mov	r0, r4
 800cd64:	bd70      	pop	{r4, r5, r6, pc}
 800cd66:	1cc4      	adds	r4, r0, #3
 800cd68:	f024 0403 	bic.w	r4, r4, #3
 800cd6c:	42a0      	cmp	r0, r4
 800cd6e:	d0f8      	beq.n	800cd62 <sbrk_aligned+0x22>
 800cd70:	1a21      	subs	r1, r4, r0
 800cd72:	4628      	mov	r0, r5
 800cd74:	f001 f8b4 	bl	800dee0 <_sbrk_r>
 800cd78:	3001      	adds	r0, #1
 800cd7a:	d1f2      	bne.n	800cd62 <sbrk_aligned+0x22>
 800cd7c:	e7ef      	b.n	800cd5e <sbrk_aligned+0x1e>
 800cd7e:	bf00      	nop
 800cd80:	20040a10 	.word	0x20040a10

0800cd84 <_malloc_r>:
 800cd84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd88:	1ccd      	adds	r5, r1, #3
 800cd8a:	f025 0503 	bic.w	r5, r5, #3
 800cd8e:	3508      	adds	r5, #8
 800cd90:	2d0c      	cmp	r5, #12
 800cd92:	bf38      	it	cc
 800cd94:	250c      	movcc	r5, #12
 800cd96:	2d00      	cmp	r5, #0
 800cd98:	4606      	mov	r6, r0
 800cd9a:	db01      	blt.n	800cda0 <_malloc_r+0x1c>
 800cd9c:	42a9      	cmp	r1, r5
 800cd9e:	d904      	bls.n	800cdaa <_malloc_r+0x26>
 800cda0:	230c      	movs	r3, #12
 800cda2:	6033      	str	r3, [r6, #0]
 800cda4:	2000      	movs	r0, #0
 800cda6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ce80 <_malloc_r+0xfc>
 800cdae:	f000 fa9d 	bl	800d2ec <__malloc_lock>
 800cdb2:	f8d8 3000 	ldr.w	r3, [r8]
 800cdb6:	461c      	mov	r4, r3
 800cdb8:	bb44      	cbnz	r4, 800ce0c <_malloc_r+0x88>
 800cdba:	4629      	mov	r1, r5
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	f7ff ffbf 	bl	800cd40 <sbrk_aligned>
 800cdc2:	1c43      	adds	r3, r0, #1
 800cdc4:	4604      	mov	r4, r0
 800cdc6:	d158      	bne.n	800ce7a <_malloc_r+0xf6>
 800cdc8:	f8d8 4000 	ldr.w	r4, [r8]
 800cdcc:	4627      	mov	r7, r4
 800cdce:	2f00      	cmp	r7, #0
 800cdd0:	d143      	bne.n	800ce5a <_malloc_r+0xd6>
 800cdd2:	2c00      	cmp	r4, #0
 800cdd4:	d04b      	beq.n	800ce6e <_malloc_r+0xea>
 800cdd6:	6823      	ldr	r3, [r4, #0]
 800cdd8:	4639      	mov	r1, r7
 800cdda:	4630      	mov	r0, r6
 800cddc:	eb04 0903 	add.w	r9, r4, r3
 800cde0:	f001 f87e 	bl	800dee0 <_sbrk_r>
 800cde4:	4581      	cmp	r9, r0
 800cde6:	d142      	bne.n	800ce6e <_malloc_r+0xea>
 800cde8:	6821      	ldr	r1, [r4, #0]
 800cdea:	1a6d      	subs	r5, r5, r1
 800cdec:	4629      	mov	r1, r5
 800cdee:	4630      	mov	r0, r6
 800cdf0:	f7ff ffa6 	bl	800cd40 <sbrk_aligned>
 800cdf4:	3001      	adds	r0, #1
 800cdf6:	d03a      	beq.n	800ce6e <_malloc_r+0xea>
 800cdf8:	6823      	ldr	r3, [r4, #0]
 800cdfa:	442b      	add	r3, r5
 800cdfc:	6023      	str	r3, [r4, #0]
 800cdfe:	f8d8 3000 	ldr.w	r3, [r8]
 800ce02:	685a      	ldr	r2, [r3, #4]
 800ce04:	bb62      	cbnz	r2, 800ce60 <_malloc_r+0xdc>
 800ce06:	f8c8 7000 	str.w	r7, [r8]
 800ce0a:	e00f      	b.n	800ce2c <_malloc_r+0xa8>
 800ce0c:	6822      	ldr	r2, [r4, #0]
 800ce0e:	1b52      	subs	r2, r2, r5
 800ce10:	d420      	bmi.n	800ce54 <_malloc_r+0xd0>
 800ce12:	2a0b      	cmp	r2, #11
 800ce14:	d917      	bls.n	800ce46 <_malloc_r+0xc2>
 800ce16:	1961      	adds	r1, r4, r5
 800ce18:	42a3      	cmp	r3, r4
 800ce1a:	6025      	str	r5, [r4, #0]
 800ce1c:	bf18      	it	ne
 800ce1e:	6059      	strne	r1, [r3, #4]
 800ce20:	6863      	ldr	r3, [r4, #4]
 800ce22:	bf08      	it	eq
 800ce24:	f8c8 1000 	streq.w	r1, [r8]
 800ce28:	5162      	str	r2, [r4, r5]
 800ce2a:	604b      	str	r3, [r1, #4]
 800ce2c:	4630      	mov	r0, r6
 800ce2e:	f000 fa63 	bl	800d2f8 <__malloc_unlock>
 800ce32:	f104 000b 	add.w	r0, r4, #11
 800ce36:	1d23      	adds	r3, r4, #4
 800ce38:	f020 0007 	bic.w	r0, r0, #7
 800ce3c:	1ac2      	subs	r2, r0, r3
 800ce3e:	bf1c      	itt	ne
 800ce40:	1a1b      	subne	r3, r3, r0
 800ce42:	50a3      	strne	r3, [r4, r2]
 800ce44:	e7af      	b.n	800cda6 <_malloc_r+0x22>
 800ce46:	6862      	ldr	r2, [r4, #4]
 800ce48:	42a3      	cmp	r3, r4
 800ce4a:	bf0c      	ite	eq
 800ce4c:	f8c8 2000 	streq.w	r2, [r8]
 800ce50:	605a      	strne	r2, [r3, #4]
 800ce52:	e7eb      	b.n	800ce2c <_malloc_r+0xa8>
 800ce54:	4623      	mov	r3, r4
 800ce56:	6864      	ldr	r4, [r4, #4]
 800ce58:	e7ae      	b.n	800cdb8 <_malloc_r+0x34>
 800ce5a:	463c      	mov	r4, r7
 800ce5c:	687f      	ldr	r7, [r7, #4]
 800ce5e:	e7b6      	b.n	800cdce <_malloc_r+0x4a>
 800ce60:	461a      	mov	r2, r3
 800ce62:	685b      	ldr	r3, [r3, #4]
 800ce64:	42a3      	cmp	r3, r4
 800ce66:	d1fb      	bne.n	800ce60 <_malloc_r+0xdc>
 800ce68:	2300      	movs	r3, #0
 800ce6a:	6053      	str	r3, [r2, #4]
 800ce6c:	e7de      	b.n	800ce2c <_malloc_r+0xa8>
 800ce6e:	230c      	movs	r3, #12
 800ce70:	6033      	str	r3, [r6, #0]
 800ce72:	4630      	mov	r0, r6
 800ce74:	f000 fa40 	bl	800d2f8 <__malloc_unlock>
 800ce78:	e794      	b.n	800cda4 <_malloc_r+0x20>
 800ce7a:	6005      	str	r5, [r0, #0]
 800ce7c:	e7d6      	b.n	800ce2c <_malloc_r+0xa8>
 800ce7e:	bf00      	nop
 800ce80:	20040a14 	.word	0x20040a14

0800ce84 <_scanf_chars>:
 800ce84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce88:	4615      	mov	r5, r2
 800ce8a:	688a      	ldr	r2, [r1, #8]
 800ce8c:	4680      	mov	r8, r0
 800ce8e:	460c      	mov	r4, r1
 800ce90:	b932      	cbnz	r2, 800cea0 <_scanf_chars+0x1c>
 800ce92:	698a      	ldr	r2, [r1, #24]
 800ce94:	2a00      	cmp	r2, #0
 800ce96:	bf14      	ite	ne
 800ce98:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800ce9c:	2201      	moveq	r2, #1
 800ce9e:	608a      	str	r2, [r1, #8]
 800cea0:	6822      	ldr	r2, [r4, #0]
 800cea2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800cf34 <_scanf_chars+0xb0>
 800cea6:	06d1      	lsls	r1, r2, #27
 800cea8:	bf5f      	itttt	pl
 800ceaa:	681a      	ldrpl	r2, [r3, #0]
 800ceac:	1d11      	addpl	r1, r2, #4
 800ceae:	6019      	strpl	r1, [r3, #0]
 800ceb0:	6816      	ldrpl	r6, [r2, #0]
 800ceb2:	2700      	movs	r7, #0
 800ceb4:	69a0      	ldr	r0, [r4, #24]
 800ceb6:	b188      	cbz	r0, 800cedc <_scanf_chars+0x58>
 800ceb8:	2801      	cmp	r0, #1
 800ceba:	d107      	bne.n	800cecc <_scanf_chars+0x48>
 800cebc:	682b      	ldr	r3, [r5, #0]
 800cebe:	781a      	ldrb	r2, [r3, #0]
 800cec0:	6963      	ldr	r3, [r4, #20]
 800cec2:	5c9b      	ldrb	r3, [r3, r2]
 800cec4:	b953      	cbnz	r3, 800cedc <_scanf_chars+0x58>
 800cec6:	2f00      	cmp	r7, #0
 800cec8:	d031      	beq.n	800cf2e <_scanf_chars+0xaa>
 800ceca:	e022      	b.n	800cf12 <_scanf_chars+0x8e>
 800cecc:	2802      	cmp	r0, #2
 800cece:	d120      	bne.n	800cf12 <_scanf_chars+0x8e>
 800ced0:	682b      	ldr	r3, [r5, #0]
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ced8:	071b      	lsls	r3, r3, #28
 800ceda:	d41a      	bmi.n	800cf12 <_scanf_chars+0x8e>
 800cedc:	6823      	ldr	r3, [r4, #0]
 800cede:	06da      	lsls	r2, r3, #27
 800cee0:	bf5e      	ittt	pl
 800cee2:	682b      	ldrpl	r3, [r5, #0]
 800cee4:	781b      	ldrbpl	r3, [r3, #0]
 800cee6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ceea:	682a      	ldr	r2, [r5, #0]
 800ceec:	686b      	ldr	r3, [r5, #4]
 800ceee:	3201      	adds	r2, #1
 800cef0:	602a      	str	r2, [r5, #0]
 800cef2:	68a2      	ldr	r2, [r4, #8]
 800cef4:	3b01      	subs	r3, #1
 800cef6:	3a01      	subs	r2, #1
 800cef8:	606b      	str	r3, [r5, #4]
 800cefa:	3701      	adds	r7, #1
 800cefc:	60a2      	str	r2, [r4, #8]
 800cefe:	b142      	cbz	r2, 800cf12 <_scanf_chars+0x8e>
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	dcd7      	bgt.n	800ceb4 <_scanf_chars+0x30>
 800cf04:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cf08:	4629      	mov	r1, r5
 800cf0a:	4640      	mov	r0, r8
 800cf0c:	4798      	blx	r3
 800cf0e:	2800      	cmp	r0, #0
 800cf10:	d0d0      	beq.n	800ceb4 <_scanf_chars+0x30>
 800cf12:	6823      	ldr	r3, [r4, #0]
 800cf14:	f013 0310 	ands.w	r3, r3, #16
 800cf18:	d105      	bne.n	800cf26 <_scanf_chars+0xa2>
 800cf1a:	68e2      	ldr	r2, [r4, #12]
 800cf1c:	3201      	adds	r2, #1
 800cf1e:	60e2      	str	r2, [r4, #12]
 800cf20:	69a2      	ldr	r2, [r4, #24]
 800cf22:	b102      	cbz	r2, 800cf26 <_scanf_chars+0xa2>
 800cf24:	7033      	strb	r3, [r6, #0]
 800cf26:	6923      	ldr	r3, [r4, #16]
 800cf28:	443b      	add	r3, r7
 800cf2a:	6123      	str	r3, [r4, #16]
 800cf2c:	2000      	movs	r0, #0
 800cf2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf32:	bf00      	nop
 800cf34:	0800e749 	.word	0x0800e749

0800cf38 <_scanf_i>:
 800cf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf3c:	4698      	mov	r8, r3
 800cf3e:	4b74      	ldr	r3, [pc, #464]	@ (800d110 <_scanf_i+0x1d8>)
 800cf40:	460c      	mov	r4, r1
 800cf42:	4682      	mov	sl, r0
 800cf44:	4616      	mov	r6, r2
 800cf46:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cf4a:	b087      	sub	sp, #28
 800cf4c:	ab03      	add	r3, sp, #12
 800cf4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cf52:	4b70      	ldr	r3, [pc, #448]	@ (800d114 <_scanf_i+0x1dc>)
 800cf54:	69a1      	ldr	r1, [r4, #24]
 800cf56:	4a70      	ldr	r2, [pc, #448]	@ (800d118 <_scanf_i+0x1e0>)
 800cf58:	2903      	cmp	r1, #3
 800cf5a:	bf08      	it	eq
 800cf5c:	461a      	moveq	r2, r3
 800cf5e:	68a3      	ldr	r3, [r4, #8]
 800cf60:	9201      	str	r2, [sp, #4]
 800cf62:	1e5a      	subs	r2, r3, #1
 800cf64:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cf68:	bf88      	it	hi
 800cf6a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cf6e:	4627      	mov	r7, r4
 800cf70:	bf82      	ittt	hi
 800cf72:	eb03 0905 	addhi.w	r9, r3, r5
 800cf76:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cf7a:	60a3      	strhi	r3, [r4, #8]
 800cf7c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cf80:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800cf84:	bf98      	it	ls
 800cf86:	f04f 0900 	movls.w	r9, #0
 800cf8a:	6023      	str	r3, [r4, #0]
 800cf8c:	463d      	mov	r5, r7
 800cf8e:	f04f 0b00 	mov.w	fp, #0
 800cf92:	6831      	ldr	r1, [r6, #0]
 800cf94:	ab03      	add	r3, sp, #12
 800cf96:	7809      	ldrb	r1, [r1, #0]
 800cf98:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cf9c:	2202      	movs	r2, #2
 800cf9e:	f7f3 f92f 	bl	8000200 <memchr>
 800cfa2:	b328      	cbz	r0, 800cff0 <_scanf_i+0xb8>
 800cfa4:	f1bb 0f01 	cmp.w	fp, #1
 800cfa8:	d159      	bne.n	800d05e <_scanf_i+0x126>
 800cfaa:	6862      	ldr	r2, [r4, #4]
 800cfac:	b92a      	cbnz	r2, 800cfba <_scanf_i+0x82>
 800cfae:	6822      	ldr	r2, [r4, #0]
 800cfb0:	2108      	movs	r1, #8
 800cfb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cfb6:	6061      	str	r1, [r4, #4]
 800cfb8:	6022      	str	r2, [r4, #0]
 800cfba:	6822      	ldr	r2, [r4, #0]
 800cfbc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800cfc0:	6022      	str	r2, [r4, #0]
 800cfc2:	68a2      	ldr	r2, [r4, #8]
 800cfc4:	1e51      	subs	r1, r2, #1
 800cfc6:	60a1      	str	r1, [r4, #8]
 800cfc8:	b192      	cbz	r2, 800cff0 <_scanf_i+0xb8>
 800cfca:	6832      	ldr	r2, [r6, #0]
 800cfcc:	1c51      	adds	r1, r2, #1
 800cfce:	6031      	str	r1, [r6, #0]
 800cfd0:	7812      	ldrb	r2, [r2, #0]
 800cfd2:	f805 2b01 	strb.w	r2, [r5], #1
 800cfd6:	6872      	ldr	r2, [r6, #4]
 800cfd8:	3a01      	subs	r2, #1
 800cfda:	2a00      	cmp	r2, #0
 800cfdc:	6072      	str	r2, [r6, #4]
 800cfde:	dc07      	bgt.n	800cff0 <_scanf_i+0xb8>
 800cfe0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800cfe4:	4631      	mov	r1, r6
 800cfe6:	4650      	mov	r0, sl
 800cfe8:	4790      	blx	r2
 800cfea:	2800      	cmp	r0, #0
 800cfec:	f040 8085 	bne.w	800d0fa <_scanf_i+0x1c2>
 800cff0:	f10b 0b01 	add.w	fp, fp, #1
 800cff4:	f1bb 0f03 	cmp.w	fp, #3
 800cff8:	d1cb      	bne.n	800cf92 <_scanf_i+0x5a>
 800cffa:	6863      	ldr	r3, [r4, #4]
 800cffc:	b90b      	cbnz	r3, 800d002 <_scanf_i+0xca>
 800cffe:	230a      	movs	r3, #10
 800d000:	6063      	str	r3, [r4, #4]
 800d002:	6863      	ldr	r3, [r4, #4]
 800d004:	4945      	ldr	r1, [pc, #276]	@ (800d11c <_scanf_i+0x1e4>)
 800d006:	6960      	ldr	r0, [r4, #20]
 800d008:	1ac9      	subs	r1, r1, r3
 800d00a:	f000 f889 	bl	800d120 <__sccl>
 800d00e:	f04f 0b00 	mov.w	fp, #0
 800d012:	68a3      	ldr	r3, [r4, #8]
 800d014:	6822      	ldr	r2, [r4, #0]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d03d      	beq.n	800d096 <_scanf_i+0x15e>
 800d01a:	6831      	ldr	r1, [r6, #0]
 800d01c:	6960      	ldr	r0, [r4, #20]
 800d01e:	f891 c000 	ldrb.w	ip, [r1]
 800d022:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d026:	2800      	cmp	r0, #0
 800d028:	d035      	beq.n	800d096 <_scanf_i+0x15e>
 800d02a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d02e:	d124      	bne.n	800d07a <_scanf_i+0x142>
 800d030:	0510      	lsls	r0, r2, #20
 800d032:	d522      	bpl.n	800d07a <_scanf_i+0x142>
 800d034:	f10b 0b01 	add.w	fp, fp, #1
 800d038:	f1b9 0f00 	cmp.w	r9, #0
 800d03c:	d003      	beq.n	800d046 <_scanf_i+0x10e>
 800d03e:	3301      	adds	r3, #1
 800d040:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800d044:	60a3      	str	r3, [r4, #8]
 800d046:	6873      	ldr	r3, [r6, #4]
 800d048:	3b01      	subs	r3, #1
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	6073      	str	r3, [r6, #4]
 800d04e:	dd1b      	ble.n	800d088 <_scanf_i+0x150>
 800d050:	6833      	ldr	r3, [r6, #0]
 800d052:	3301      	adds	r3, #1
 800d054:	6033      	str	r3, [r6, #0]
 800d056:	68a3      	ldr	r3, [r4, #8]
 800d058:	3b01      	subs	r3, #1
 800d05a:	60a3      	str	r3, [r4, #8]
 800d05c:	e7d9      	b.n	800d012 <_scanf_i+0xda>
 800d05e:	f1bb 0f02 	cmp.w	fp, #2
 800d062:	d1ae      	bne.n	800cfc2 <_scanf_i+0x8a>
 800d064:	6822      	ldr	r2, [r4, #0]
 800d066:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d06a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d06e:	d1c4      	bne.n	800cffa <_scanf_i+0xc2>
 800d070:	2110      	movs	r1, #16
 800d072:	6061      	str	r1, [r4, #4]
 800d074:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d078:	e7a2      	b.n	800cfc0 <_scanf_i+0x88>
 800d07a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d07e:	6022      	str	r2, [r4, #0]
 800d080:	780b      	ldrb	r3, [r1, #0]
 800d082:	f805 3b01 	strb.w	r3, [r5], #1
 800d086:	e7de      	b.n	800d046 <_scanf_i+0x10e>
 800d088:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d08c:	4631      	mov	r1, r6
 800d08e:	4650      	mov	r0, sl
 800d090:	4798      	blx	r3
 800d092:	2800      	cmp	r0, #0
 800d094:	d0df      	beq.n	800d056 <_scanf_i+0x11e>
 800d096:	6823      	ldr	r3, [r4, #0]
 800d098:	05d9      	lsls	r1, r3, #23
 800d09a:	d50d      	bpl.n	800d0b8 <_scanf_i+0x180>
 800d09c:	42bd      	cmp	r5, r7
 800d09e:	d909      	bls.n	800d0b4 <_scanf_i+0x17c>
 800d0a0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d0a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d0a8:	4632      	mov	r2, r6
 800d0aa:	4650      	mov	r0, sl
 800d0ac:	4798      	blx	r3
 800d0ae:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800d0b2:	464d      	mov	r5, r9
 800d0b4:	42bd      	cmp	r5, r7
 800d0b6:	d028      	beq.n	800d10a <_scanf_i+0x1d2>
 800d0b8:	6822      	ldr	r2, [r4, #0]
 800d0ba:	f012 0210 	ands.w	r2, r2, #16
 800d0be:	d113      	bne.n	800d0e8 <_scanf_i+0x1b0>
 800d0c0:	702a      	strb	r2, [r5, #0]
 800d0c2:	6863      	ldr	r3, [r4, #4]
 800d0c4:	9e01      	ldr	r6, [sp, #4]
 800d0c6:	4639      	mov	r1, r7
 800d0c8:	4650      	mov	r0, sl
 800d0ca:	47b0      	blx	r6
 800d0cc:	f8d8 3000 	ldr.w	r3, [r8]
 800d0d0:	6821      	ldr	r1, [r4, #0]
 800d0d2:	1d1a      	adds	r2, r3, #4
 800d0d4:	f8c8 2000 	str.w	r2, [r8]
 800d0d8:	f011 0f20 	tst.w	r1, #32
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	d00f      	beq.n	800d100 <_scanf_i+0x1c8>
 800d0e0:	6018      	str	r0, [r3, #0]
 800d0e2:	68e3      	ldr	r3, [r4, #12]
 800d0e4:	3301      	adds	r3, #1
 800d0e6:	60e3      	str	r3, [r4, #12]
 800d0e8:	6923      	ldr	r3, [r4, #16]
 800d0ea:	1bed      	subs	r5, r5, r7
 800d0ec:	445d      	add	r5, fp
 800d0ee:	442b      	add	r3, r5
 800d0f0:	6123      	str	r3, [r4, #16]
 800d0f2:	2000      	movs	r0, #0
 800d0f4:	b007      	add	sp, #28
 800d0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0fa:	f04f 0b00 	mov.w	fp, #0
 800d0fe:	e7ca      	b.n	800d096 <_scanf_i+0x15e>
 800d100:	07ca      	lsls	r2, r1, #31
 800d102:	bf4c      	ite	mi
 800d104:	8018      	strhmi	r0, [r3, #0]
 800d106:	6018      	strpl	r0, [r3, #0]
 800d108:	e7eb      	b.n	800d0e2 <_scanf_i+0x1aa>
 800d10a:	2001      	movs	r0, #1
 800d10c:	e7f2      	b.n	800d0f4 <_scanf_i+0x1bc>
 800d10e:	bf00      	nop
 800d110:	0800e42c 	.word	0x0800e42c
 800d114:	0800dc39 	.word	0x0800dc39
 800d118:	0800dd19 	.word	0x0800dd19
 800d11c:	0800e5a0 	.word	0x0800e5a0

0800d120 <__sccl>:
 800d120:	b570      	push	{r4, r5, r6, lr}
 800d122:	780b      	ldrb	r3, [r1, #0]
 800d124:	4604      	mov	r4, r0
 800d126:	2b5e      	cmp	r3, #94	@ 0x5e
 800d128:	bf0b      	itete	eq
 800d12a:	784b      	ldrbeq	r3, [r1, #1]
 800d12c:	1c4a      	addne	r2, r1, #1
 800d12e:	1c8a      	addeq	r2, r1, #2
 800d130:	2100      	movne	r1, #0
 800d132:	bf08      	it	eq
 800d134:	2101      	moveq	r1, #1
 800d136:	3801      	subs	r0, #1
 800d138:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d13c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d140:	42a8      	cmp	r0, r5
 800d142:	d1fb      	bne.n	800d13c <__sccl+0x1c>
 800d144:	b90b      	cbnz	r3, 800d14a <__sccl+0x2a>
 800d146:	1e50      	subs	r0, r2, #1
 800d148:	bd70      	pop	{r4, r5, r6, pc}
 800d14a:	f081 0101 	eor.w	r1, r1, #1
 800d14e:	54e1      	strb	r1, [r4, r3]
 800d150:	4610      	mov	r0, r2
 800d152:	4602      	mov	r2, r0
 800d154:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d158:	2d2d      	cmp	r5, #45	@ 0x2d
 800d15a:	d005      	beq.n	800d168 <__sccl+0x48>
 800d15c:	2d5d      	cmp	r5, #93	@ 0x5d
 800d15e:	d016      	beq.n	800d18e <__sccl+0x6e>
 800d160:	2d00      	cmp	r5, #0
 800d162:	d0f1      	beq.n	800d148 <__sccl+0x28>
 800d164:	462b      	mov	r3, r5
 800d166:	e7f2      	b.n	800d14e <__sccl+0x2e>
 800d168:	7846      	ldrb	r6, [r0, #1]
 800d16a:	2e5d      	cmp	r6, #93	@ 0x5d
 800d16c:	d0fa      	beq.n	800d164 <__sccl+0x44>
 800d16e:	42b3      	cmp	r3, r6
 800d170:	dcf8      	bgt.n	800d164 <__sccl+0x44>
 800d172:	3002      	adds	r0, #2
 800d174:	461a      	mov	r2, r3
 800d176:	3201      	adds	r2, #1
 800d178:	4296      	cmp	r6, r2
 800d17a:	54a1      	strb	r1, [r4, r2]
 800d17c:	dcfb      	bgt.n	800d176 <__sccl+0x56>
 800d17e:	1af2      	subs	r2, r6, r3
 800d180:	3a01      	subs	r2, #1
 800d182:	1c5d      	adds	r5, r3, #1
 800d184:	42b3      	cmp	r3, r6
 800d186:	bfa8      	it	ge
 800d188:	2200      	movge	r2, #0
 800d18a:	18ab      	adds	r3, r5, r2
 800d18c:	e7e1      	b.n	800d152 <__sccl+0x32>
 800d18e:	4610      	mov	r0, r2
 800d190:	e7da      	b.n	800d148 <__sccl+0x28>
	...

0800d194 <__sflush_r>:
 800d194:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d19c:	0716      	lsls	r6, r2, #28
 800d19e:	4605      	mov	r5, r0
 800d1a0:	460c      	mov	r4, r1
 800d1a2:	d454      	bmi.n	800d24e <__sflush_r+0xba>
 800d1a4:	684b      	ldr	r3, [r1, #4]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	dc02      	bgt.n	800d1b0 <__sflush_r+0x1c>
 800d1aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	dd48      	ble.n	800d242 <__sflush_r+0xae>
 800d1b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d1b2:	2e00      	cmp	r6, #0
 800d1b4:	d045      	beq.n	800d242 <__sflush_r+0xae>
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d1bc:	682f      	ldr	r7, [r5, #0]
 800d1be:	6a21      	ldr	r1, [r4, #32]
 800d1c0:	602b      	str	r3, [r5, #0]
 800d1c2:	d030      	beq.n	800d226 <__sflush_r+0x92>
 800d1c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d1c6:	89a3      	ldrh	r3, [r4, #12]
 800d1c8:	0759      	lsls	r1, r3, #29
 800d1ca:	d505      	bpl.n	800d1d8 <__sflush_r+0x44>
 800d1cc:	6863      	ldr	r3, [r4, #4]
 800d1ce:	1ad2      	subs	r2, r2, r3
 800d1d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d1d2:	b10b      	cbz	r3, 800d1d8 <__sflush_r+0x44>
 800d1d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d1d6:	1ad2      	subs	r2, r2, r3
 800d1d8:	2300      	movs	r3, #0
 800d1da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d1dc:	6a21      	ldr	r1, [r4, #32]
 800d1de:	4628      	mov	r0, r5
 800d1e0:	47b0      	blx	r6
 800d1e2:	1c43      	adds	r3, r0, #1
 800d1e4:	89a3      	ldrh	r3, [r4, #12]
 800d1e6:	d106      	bne.n	800d1f6 <__sflush_r+0x62>
 800d1e8:	6829      	ldr	r1, [r5, #0]
 800d1ea:	291d      	cmp	r1, #29
 800d1ec:	d82b      	bhi.n	800d246 <__sflush_r+0xb2>
 800d1ee:	4a2a      	ldr	r2, [pc, #168]	@ (800d298 <__sflush_r+0x104>)
 800d1f0:	40ca      	lsrs	r2, r1
 800d1f2:	07d6      	lsls	r6, r2, #31
 800d1f4:	d527      	bpl.n	800d246 <__sflush_r+0xb2>
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	6062      	str	r2, [r4, #4]
 800d1fa:	04d9      	lsls	r1, r3, #19
 800d1fc:	6922      	ldr	r2, [r4, #16]
 800d1fe:	6022      	str	r2, [r4, #0]
 800d200:	d504      	bpl.n	800d20c <__sflush_r+0x78>
 800d202:	1c42      	adds	r2, r0, #1
 800d204:	d101      	bne.n	800d20a <__sflush_r+0x76>
 800d206:	682b      	ldr	r3, [r5, #0]
 800d208:	b903      	cbnz	r3, 800d20c <__sflush_r+0x78>
 800d20a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d20c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d20e:	602f      	str	r7, [r5, #0]
 800d210:	b1b9      	cbz	r1, 800d242 <__sflush_r+0xae>
 800d212:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d216:	4299      	cmp	r1, r3
 800d218:	d002      	beq.n	800d220 <__sflush_r+0x8c>
 800d21a:	4628      	mov	r0, r5
 800d21c:	f7ff f8d4 	bl	800c3c8 <_free_r>
 800d220:	2300      	movs	r3, #0
 800d222:	6363      	str	r3, [r4, #52]	@ 0x34
 800d224:	e00d      	b.n	800d242 <__sflush_r+0xae>
 800d226:	2301      	movs	r3, #1
 800d228:	4628      	mov	r0, r5
 800d22a:	47b0      	blx	r6
 800d22c:	4602      	mov	r2, r0
 800d22e:	1c50      	adds	r0, r2, #1
 800d230:	d1c9      	bne.n	800d1c6 <__sflush_r+0x32>
 800d232:	682b      	ldr	r3, [r5, #0]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d0c6      	beq.n	800d1c6 <__sflush_r+0x32>
 800d238:	2b1d      	cmp	r3, #29
 800d23a:	d001      	beq.n	800d240 <__sflush_r+0xac>
 800d23c:	2b16      	cmp	r3, #22
 800d23e:	d11e      	bne.n	800d27e <__sflush_r+0xea>
 800d240:	602f      	str	r7, [r5, #0]
 800d242:	2000      	movs	r0, #0
 800d244:	e022      	b.n	800d28c <__sflush_r+0xf8>
 800d246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d24a:	b21b      	sxth	r3, r3
 800d24c:	e01b      	b.n	800d286 <__sflush_r+0xf2>
 800d24e:	690f      	ldr	r7, [r1, #16]
 800d250:	2f00      	cmp	r7, #0
 800d252:	d0f6      	beq.n	800d242 <__sflush_r+0xae>
 800d254:	0793      	lsls	r3, r2, #30
 800d256:	680e      	ldr	r6, [r1, #0]
 800d258:	bf08      	it	eq
 800d25a:	694b      	ldreq	r3, [r1, #20]
 800d25c:	600f      	str	r7, [r1, #0]
 800d25e:	bf18      	it	ne
 800d260:	2300      	movne	r3, #0
 800d262:	eba6 0807 	sub.w	r8, r6, r7
 800d266:	608b      	str	r3, [r1, #8]
 800d268:	f1b8 0f00 	cmp.w	r8, #0
 800d26c:	dde9      	ble.n	800d242 <__sflush_r+0xae>
 800d26e:	6a21      	ldr	r1, [r4, #32]
 800d270:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d272:	4643      	mov	r3, r8
 800d274:	463a      	mov	r2, r7
 800d276:	4628      	mov	r0, r5
 800d278:	47b0      	blx	r6
 800d27a:	2800      	cmp	r0, #0
 800d27c:	dc08      	bgt.n	800d290 <__sflush_r+0xfc>
 800d27e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d282:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d286:	81a3      	strh	r3, [r4, #12]
 800d288:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d290:	4407      	add	r7, r0
 800d292:	eba8 0800 	sub.w	r8, r8, r0
 800d296:	e7e7      	b.n	800d268 <__sflush_r+0xd4>
 800d298:	20400001 	.word	0x20400001

0800d29c <_fflush_r>:
 800d29c:	b538      	push	{r3, r4, r5, lr}
 800d29e:	690b      	ldr	r3, [r1, #16]
 800d2a0:	4605      	mov	r5, r0
 800d2a2:	460c      	mov	r4, r1
 800d2a4:	b913      	cbnz	r3, 800d2ac <_fflush_r+0x10>
 800d2a6:	2500      	movs	r5, #0
 800d2a8:	4628      	mov	r0, r5
 800d2aa:	bd38      	pop	{r3, r4, r5, pc}
 800d2ac:	b118      	cbz	r0, 800d2b6 <_fflush_r+0x1a>
 800d2ae:	6a03      	ldr	r3, [r0, #32]
 800d2b0:	b90b      	cbnz	r3, 800d2b6 <_fflush_r+0x1a>
 800d2b2:	f7fe f8cf 	bl	800b454 <__sinit>
 800d2b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d0f3      	beq.n	800d2a6 <_fflush_r+0xa>
 800d2be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d2c0:	07d0      	lsls	r0, r2, #31
 800d2c2:	d404      	bmi.n	800d2ce <_fflush_r+0x32>
 800d2c4:	0599      	lsls	r1, r3, #22
 800d2c6:	d402      	bmi.n	800d2ce <_fflush_r+0x32>
 800d2c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2ca:	f7fe fa0e 	bl	800b6ea <__retarget_lock_acquire_recursive>
 800d2ce:	4628      	mov	r0, r5
 800d2d0:	4621      	mov	r1, r4
 800d2d2:	f7ff ff5f 	bl	800d194 <__sflush_r>
 800d2d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d2d8:	07da      	lsls	r2, r3, #31
 800d2da:	4605      	mov	r5, r0
 800d2dc:	d4e4      	bmi.n	800d2a8 <_fflush_r+0xc>
 800d2de:	89a3      	ldrh	r3, [r4, #12]
 800d2e0:	059b      	lsls	r3, r3, #22
 800d2e2:	d4e1      	bmi.n	800d2a8 <_fflush_r+0xc>
 800d2e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2e6:	f7fe fa01 	bl	800b6ec <__retarget_lock_release_recursive>
 800d2ea:	e7dd      	b.n	800d2a8 <_fflush_r+0xc>

0800d2ec <__malloc_lock>:
 800d2ec:	4801      	ldr	r0, [pc, #4]	@ (800d2f4 <__malloc_lock+0x8>)
 800d2ee:	f7fe b9fc 	b.w	800b6ea <__retarget_lock_acquire_recursive>
 800d2f2:	bf00      	nop
 800d2f4:	20040a08 	.word	0x20040a08

0800d2f8 <__malloc_unlock>:
 800d2f8:	4801      	ldr	r0, [pc, #4]	@ (800d300 <__malloc_unlock+0x8>)
 800d2fa:	f7fe b9f7 	b.w	800b6ec <__retarget_lock_release_recursive>
 800d2fe:	bf00      	nop
 800d300:	20040a08 	.word	0x20040a08

0800d304 <_Balloc>:
 800d304:	b570      	push	{r4, r5, r6, lr}
 800d306:	69c6      	ldr	r6, [r0, #28]
 800d308:	4604      	mov	r4, r0
 800d30a:	460d      	mov	r5, r1
 800d30c:	b976      	cbnz	r6, 800d32c <_Balloc+0x28>
 800d30e:	2010      	movs	r0, #16
 800d310:	f7ff fd0e 	bl	800cd30 <malloc>
 800d314:	4602      	mov	r2, r0
 800d316:	61e0      	str	r0, [r4, #28]
 800d318:	b920      	cbnz	r0, 800d324 <_Balloc+0x20>
 800d31a:	4b18      	ldr	r3, [pc, #96]	@ (800d37c <_Balloc+0x78>)
 800d31c:	4818      	ldr	r0, [pc, #96]	@ (800d380 <_Balloc+0x7c>)
 800d31e:	216b      	movs	r1, #107	@ 0x6b
 800d320:	f000 fe0e 	bl	800df40 <__assert_func>
 800d324:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d328:	6006      	str	r6, [r0, #0]
 800d32a:	60c6      	str	r6, [r0, #12]
 800d32c:	69e6      	ldr	r6, [r4, #28]
 800d32e:	68f3      	ldr	r3, [r6, #12]
 800d330:	b183      	cbz	r3, 800d354 <_Balloc+0x50>
 800d332:	69e3      	ldr	r3, [r4, #28]
 800d334:	68db      	ldr	r3, [r3, #12]
 800d336:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d33a:	b9b8      	cbnz	r0, 800d36c <_Balloc+0x68>
 800d33c:	2101      	movs	r1, #1
 800d33e:	fa01 f605 	lsl.w	r6, r1, r5
 800d342:	1d72      	adds	r2, r6, #5
 800d344:	0092      	lsls	r2, r2, #2
 800d346:	4620      	mov	r0, r4
 800d348:	f000 fe18 	bl	800df7c <_calloc_r>
 800d34c:	b160      	cbz	r0, 800d368 <_Balloc+0x64>
 800d34e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d352:	e00e      	b.n	800d372 <_Balloc+0x6e>
 800d354:	2221      	movs	r2, #33	@ 0x21
 800d356:	2104      	movs	r1, #4
 800d358:	4620      	mov	r0, r4
 800d35a:	f000 fe0f 	bl	800df7c <_calloc_r>
 800d35e:	69e3      	ldr	r3, [r4, #28]
 800d360:	60f0      	str	r0, [r6, #12]
 800d362:	68db      	ldr	r3, [r3, #12]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d1e4      	bne.n	800d332 <_Balloc+0x2e>
 800d368:	2000      	movs	r0, #0
 800d36a:	bd70      	pop	{r4, r5, r6, pc}
 800d36c:	6802      	ldr	r2, [r0, #0]
 800d36e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d372:	2300      	movs	r3, #0
 800d374:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d378:	e7f7      	b.n	800d36a <_Balloc+0x66>
 800d37a:	bf00      	nop
 800d37c:	0800e4ff 	.word	0x0800e4ff
 800d380:	0800e5ab 	.word	0x0800e5ab

0800d384 <_Bfree>:
 800d384:	b570      	push	{r4, r5, r6, lr}
 800d386:	69c6      	ldr	r6, [r0, #28]
 800d388:	4605      	mov	r5, r0
 800d38a:	460c      	mov	r4, r1
 800d38c:	b976      	cbnz	r6, 800d3ac <_Bfree+0x28>
 800d38e:	2010      	movs	r0, #16
 800d390:	f7ff fcce 	bl	800cd30 <malloc>
 800d394:	4602      	mov	r2, r0
 800d396:	61e8      	str	r0, [r5, #28]
 800d398:	b920      	cbnz	r0, 800d3a4 <_Bfree+0x20>
 800d39a:	4b09      	ldr	r3, [pc, #36]	@ (800d3c0 <_Bfree+0x3c>)
 800d39c:	4809      	ldr	r0, [pc, #36]	@ (800d3c4 <_Bfree+0x40>)
 800d39e:	218f      	movs	r1, #143	@ 0x8f
 800d3a0:	f000 fdce 	bl	800df40 <__assert_func>
 800d3a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3a8:	6006      	str	r6, [r0, #0]
 800d3aa:	60c6      	str	r6, [r0, #12]
 800d3ac:	b13c      	cbz	r4, 800d3be <_Bfree+0x3a>
 800d3ae:	69eb      	ldr	r3, [r5, #28]
 800d3b0:	6862      	ldr	r2, [r4, #4]
 800d3b2:	68db      	ldr	r3, [r3, #12]
 800d3b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d3b8:	6021      	str	r1, [r4, #0]
 800d3ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d3be:	bd70      	pop	{r4, r5, r6, pc}
 800d3c0:	0800e4ff 	.word	0x0800e4ff
 800d3c4:	0800e5ab 	.word	0x0800e5ab

0800d3c8 <__multadd>:
 800d3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3cc:	690d      	ldr	r5, [r1, #16]
 800d3ce:	4607      	mov	r7, r0
 800d3d0:	460c      	mov	r4, r1
 800d3d2:	461e      	mov	r6, r3
 800d3d4:	f101 0c14 	add.w	ip, r1, #20
 800d3d8:	2000      	movs	r0, #0
 800d3da:	f8dc 3000 	ldr.w	r3, [ip]
 800d3de:	b299      	uxth	r1, r3
 800d3e0:	fb02 6101 	mla	r1, r2, r1, r6
 800d3e4:	0c1e      	lsrs	r6, r3, #16
 800d3e6:	0c0b      	lsrs	r3, r1, #16
 800d3e8:	fb02 3306 	mla	r3, r2, r6, r3
 800d3ec:	b289      	uxth	r1, r1
 800d3ee:	3001      	adds	r0, #1
 800d3f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d3f4:	4285      	cmp	r5, r0
 800d3f6:	f84c 1b04 	str.w	r1, [ip], #4
 800d3fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d3fe:	dcec      	bgt.n	800d3da <__multadd+0x12>
 800d400:	b30e      	cbz	r6, 800d446 <__multadd+0x7e>
 800d402:	68a3      	ldr	r3, [r4, #8]
 800d404:	42ab      	cmp	r3, r5
 800d406:	dc19      	bgt.n	800d43c <__multadd+0x74>
 800d408:	6861      	ldr	r1, [r4, #4]
 800d40a:	4638      	mov	r0, r7
 800d40c:	3101      	adds	r1, #1
 800d40e:	f7ff ff79 	bl	800d304 <_Balloc>
 800d412:	4680      	mov	r8, r0
 800d414:	b928      	cbnz	r0, 800d422 <__multadd+0x5a>
 800d416:	4602      	mov	r2, r0
 800d418:	4b0c      	ldr	r3, [pc, #48]	@ (800d44c <__multadd+0x84>)
 800d41a:	480d      	ldr	r0, [pc, #52]	@ (800d450 <__multadd+0x88>)
 800d41c:	21ba      	movs	r1, #186	@ 0xba
 800d41e:	f000 fd8f 	bl	800df40 <__assert_func>
 800d422:	6922      	ldr	r2, [r4, #16]
 800d424:	3202      	adds	r2, #2
 800d426:	f104 010c 	add.w	r1, r4, #12
 800d42a:	0092      	lsls	r2, r2, #2
 800d42c:	300c      	adds	r0, #12
 800d42e:	f000 fd79 	bl	800df24 <memcpy>
 800d432:	4621      	mov	r1, r4
 800d434:	4638      	mov	r0, r7
 800d436:	f7ff ffa5 	bl	800d384 <_Bfree>
 800d43a:	4644      	mov	r4, r8
 800d43c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d440:	3501      	adds	r5, #1
 800d442:	615e      	str	r6, [r3, #20]
 800d444:	6125      	str	r5, [r4, #16]
 800d446:	4620      	mov	r0, r4
 800d448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d44c:	0800e56e 	.word	0x0800e56e
 800d450:	0800e5ab 	.word	0x0800e5ab

0800d454 <__hi0bits>:
 800d454:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d458:	4603      	mov	r3, r0
 800d45a:	bf36      	itet	cc
 800d45c:	0403      	lslcc	r3, r0, #16
 800d45e:	2000      	movcs	r0, #0
 800d460:	2010      	movcc	r0, #16
 800d462:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d466:	bf3c      	itt	cc
 800d468:	021b      	lslcc	r3, r3, #8
 800d46a:	3008      	addcc	r0, #8
 800d46c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d470:	bf3c      	itt	cc
 800d472:	011b      	lslcc	r3, r3, #4
 800d474:	3004      	addcc	r0, #4
 800d476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d47a:	bf3c      	itt	cc
 800d47c:	009b      	lslcc	r3, r3, #2
 800d47e:	3002      	addcc	r0, #2
 800d480:	2b00      	cmp	r3, #0
 800d482:	db05      	blt.n	800d490 <__hi0bits+0x3c>
 800d484:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d488:	f100 0001 	add.w	r0, r0, #1
 800d48c:	bf08      	it	eq
 800d48e:	2020      	moveq	r0, #32
 800d490:	4770      	bx	lr

0800d492 <__lo0bits>:
 800d492:	6803      	ldr	r3, [r0, #0]
 800d494:	4602      	mov	r2, r0
 800d496:	f013 0007 	ands.w	r0, r3, #7
 800d49a:	d00b      	beq.n	800d4b4 <__lo0bits+0x22>
 800d49c:	07d9      	lsls	r1, r3, #31
 800d49e:	d421      	bmi.n	800d4e4 <__lo0bits+0x52>
 800d4a0:	0798      	lsls	r0, r3, #30
 800d4a2:	bf49      	itett	mi
 800d4a4:	085b      	lsrmi	r3, r3, #1
 800d4a6:	089b      	lsrpl	r3, r3, #2
 800d4a8:	2001      	movmi	r0, #1
 800d4aa:	6013      	strmi	r3, [r2, #0]
 800d4ac:	bf5c      	itt	pl
 800d4ae:	6013      	strpl	r3, [r2, #0]
 800d4b0:	2002      	movpl	r0, #2
 800d4b2:	4770      	bx	lr
 800d4b4:	b299      	uxth	r1, r3
 800d4b6:	b909      	cbnz	r1, 800d4bc <__lo0bits+0x2a>
 800d4b8:	0c1b      	lsrs	r3, r3, #16
 800d4ba:	2010      	movs	r0, #16
 800d4bc:	b2d9      	uxtb	r1, r3
 800d4be:	b909      	cbnz	r1, 800d4c4 <__lo0bits+0x32>
 800d4c0:	3008      	adds	r0, #8
 800d4c2:	0a1b      	lsrs	r3, r3, #8
 800d4c4:	0719      	lsls	r1, r3, #28
 800d4c6:	bf04      	itt	eq
 800d4c8:	091b      	lsreq	r3, r3, #4
 800d4ca:	3004      	addeq	r0, #4
 800d4cc:	0799      	lsls	r1, r3, #30
 800d4ce:	bf04      	itt	eq
 800d4d0:	089b      	lsreq	r3, r3, #2
 800d4d2:	3002      	addeq	r0, #2
 800d4d4:	07d9      	lsls	r1, r3, #31
 800d4d6:	d403      	bmi.n	800d4e0 <__lo0bits+0x4e>
 800d4d8:	085b      	lsrs	r3, r3, #1
 800d4da:	f100 0001 	add.w	r0, r0, #1
 800d4de:	d003      	beq.n	800d4e8 <__lo0bits+0x56>
 800d4e0:	6013      	str	r3, [r2, #0]
 800d4e2:	4770      	bx	lr
 800d4e4:	2000      	movs	r0, #0
 800d4e6:	4770      	bx	lr
 800d4e8:	2020      	movs	r0, #32
 800d4ea:	4770      	bx	lr

0800d4ec <__i2b>:
 800d4ec:	b510      	push	{r4, lr}
 800d4ee:	460c      	mov	r4, r1
 800d4f0:	2101      	movs	r1, #1
 800d4f2:	f7ff ff07 	bl	800d304 <_Balloc>
 800d4f6:	4602      	mov	r2, r0
 800d4f8:	b928      	cbnz	r0, 800d506 <__i2b+0x1a>
 800d4fa:	4b05      	ldr	r3, [pc, #20]	@ (800d510 <__i2b+0x24>)
 800d4fc:	4805      	ldr	r0, [pc, #20]	@ (800d514 <__i2b+0x28>)
 800d4fe:	f240 1145 	movw	r1, #325	@ 0x145
 800d502:	f000 fd1d 	bl	800df40 <__assert_func>
 800d506:	2301      	movs	r3, #1
 800d508:	6144      	str	r4, [r0, #20]
 800d50a:	6103      	str	r3, [r0, #16]
 800d50c:	bd10      	pop	{r4, pc}
 800d50e:	bf00      	nop
 800d510:	0800e56e 	.word	0x0800e56e
 800d514:	0800e5ab 	.word	0x0800e5ab

0800d518 <__multiply>:
 800d518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d51c:	4617      	mov	r7, r2
 800d51e:	690a      	ldr	r2, [r1, #16]
 800d520:	693b      	ldr	r3, [r7, #16]
 800d522:	429a      	cmp	r2, r3
 800d524:	bfa8      	it	ge
 800d526:	463b      	movge	r3, r7
 800d528:	4689      	mov	r9, r1
 800d52a:	bfa4      	itt	ge
 800d52c:	460f      	movge	r7, r1
 800d52e:	4699      	movge	r9, r3
 800d530:	693d      	ldr	r5, [r7, #16]
 800d532:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	6879      	ldr	r1, [r7, #4]
 800d53a:	eb05 060a 	add.w	r6, r5, sl
 800d53e:	42b3      	cmp	r3, r6
 800d540:	b085      	sub	sp, #20
 800d542:	bfb8      	it	lt
 800d544:	3101      	addlt	r1, #1
 800d546:	f7ff fedd 	bl	800d304 <_Balloc>
 800d54a:	b930      	cbnz	r0, 800d55a <__multiply+0x42>
 800d54c:	4602      	mov	r2, r0
 800d54e:	4b41      	ldr	r3, [pc, #260]	@ (800d654 <__multiply+0x13c>)
 800d550:	4841      	ldr	r0, [pc, #260]	@ (800d658 <__multiply+0x140>)
 800d552:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d556:	f000 fcf3 	bl	800df40 <__assert_func>
 800d55a:	f100 0414 	add.w	r4, r0, #20
 800d55e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d562:	4623      	mov	r3, r4
 800d564:	2200      	movs	r2, #0
 800d566:	4573      	cmp	r3, lr
 800d568:	d320      	bcc.n	800d5ac <__multiply+0x94>
 800d56a:	f107 0814 	add.w	r8, r7, #20
 800d56e:	f109 0114 	add.w	r1, r9, #20
 800d572:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d576:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d57a:	9302      	str	r3, [sp, #8]
 800d57c:	1beb      	subs	r3, r5, r7
 800d57e:	3b15      	subs	r3, #21
 800d580:	f023 0303 	bic.w	r3, r3, #3
 800d584:	3304      	adds	r3, #4
 800d586:	3715      	adds	r7, #21
 800d588:	42bd      	cmp	r5, r7
 800d58a:	bf38      	it	cc
 800d58c:	2304      	movcc	r3, #4
 800d58e:	9301      	str	r3, [sp, #4]
 800d590:	9b02      	ldr	r3, [sp, #8]
 800d592:	9103      	str	r1, [sp, #12]
 800d594:	428b      	cmp	r3, r1
 800d596:	d80c      	bhi.n	800d5b2 <__multiply+0x9a>
 800d598:	2e00      	cmp	r6, #0
 800d59a:	dd03      	ble.n	800d5a4 <__multiply+0x8c>
 800d59c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d055      	beq.n	800d650 <__multiply+0x138>
 800d5a4:	6106      	str	r6, [r0, #16]
 800d5a6:	b005      	add	sp, #20
 800d5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ac:	f843 2b04 	str.w	r2, [r3], #4
 800d5b0:	e7d9      	b.n	800d566 <__multiply+0x4e>
 800d5b2:	f8b1 a000 	ldrh.w	sl, [r1]
 800d5b6:	f1ba 0f00 	cmp.w	sl, #0
 800d5ba:	d01f      	beq.n	800d5fc <__multiply+0xe4>
 800d5bc:	46c4      	mov	ip, r8
 800d5be:	46a1      	mov	r9, r4
 800d5c0:	2700      	movs	r7, #0
 800d5c2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d5c6:	f8d9 3000 	ldr.w	r3, [r9]
 800d5ca:	fa1f fb82 	uxth.w	fp, r2
 800d5ce:	b29b      	uxth	r3, r3
 800d5d0:	fb0a 330b 	mla	r3, sl, fp, r3
 800d5d4:	443b      	add	r3, r7
 800d5d6:	f8d9 7000 	ldr.w	r7, [r9]
 800d5da:	0c12      	lsrs	r2, r2, #16
 800d5dc:	0c3f      	lsrs	r7, r7, #16
 800d5de:	fb0a 7202 	mla	r2, sl, r2, r7
 800d5e2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d5e6:	b29b      	uxth	r3, r3
 800d5e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5ec:	4565      	cmp	r5, ip
 800d5ee:	f849 3b04 	str.w	r3, [r9], #4
 800d5f2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d5f6:	d8e4      	bhi.n	800d5c2 <__multiply+0xaa>
 800d5f8:	9b01      	ldr	r3, [sp, #4]
 800d5fa:	50e7      	str	r7, [r4, r3]
 800d5fc:	9b03      	ldr	r3, [sp, #12]
 800d5fe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d602:	3104      	adds	r1, #4
 800d604:	f1b9 0f00 	cmp.w	r9, #0
 800d608:	d020      	beq.n	800d64c <__multiply+0x134>
 800d60a:	6823      	ldr	r3, [r4, #0]
 800d60c:	4647      	mov	r7, r8
 800d60e:	46a4      	mov	ip, r4
 800d610:	f04f 0a00 	mov.w	sl, #0
 800d614:	f8b7 b000 	ldrh.w	fp, [r7]
 800d618:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d61c:	fb09 220b 	mla	r2, r9, fp, r2
 800d620:	4452      	add	r2, sl
 800d622:	b29b      	uxth	r3, r3
 800d624:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d628:	f84c 3b04 	str.w	r3, [ip], #4
 800d62c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d630:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d634:	f8bc 3000 	ldrh.w	r3, [ip]
 800d638:	fb09 330a 	mla	r3, r9, sl, r3
 800d63c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d640:	42bd      	cmp	r5, r7
 800d642:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d646:	d8e5      	bhi.n	800d614 <__multiply+0xfc>
 800d648:	9a01      	ldr	r2, [sp, #4]
 800d64a:	50a3      	str	r3, [r4, r2]
 800d64c:	3404      	adds	r4, #4
 800d64e:	e79f      	b.n	800d590 <__multiply+0x78>
 800d650:	3e01      	subs	r6, #1
 800d652:	e7a1      	b.n	800d598 <__multiply+0x80>
 800d654:	0800e56e 	.word	0x0800e56e
 800d658:	0800e5ab 	.word	0x0800e5ab

0800d65c <__pow5mult>:
 800d65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d660:	4615      	mov	r5, r2
 800d662:	f012 0203 	ands.w	r2, r2, #3
 800d666:	4607      	mov	r7, r0
 800d668:	460e      	mov	r6, r1
 800d66a:	d007      	beq.n	800d67c <__pow5mult+0x20>
 800d66c:	4c25      	ldr	r4, [pc, #148]	@ (800d704 <__pow5mult+0xa8>)
 800d66e:	3a01      	subs	r2, #1
 800d670:	2300      	movs	r3, #0
 800d672:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d676:	f7ff fea7 	bl	800d3c8 <__multadd>
 800d67a:	4606      	mov	r6, r0
 800d67c:	10ad      	asrs	r5, r5, #2
 800d67e:	d03d      	beq.n	800d6fc <__pow5mult+0xa0>
 800d680:	69fc      	ldr	r4, [r7, #28]
 800d682:	b97c      	cbnz	r4, 800d6a4 <__pow5mult+0x48>
 800d684:	2010      	movs	r0, #16
 800d686:	f7ff fb53 	bl	800cd30 <malloc>
 800d68a:	4602      	mov	r2, r0
 800d68c:	61f8      	str	r0, [r7, #28]
 800d68e:	b928      	cbnz	r0, 800d69c <__pow5mult+0x40>
 800d690:	4b1d      	ldr	r3, [pc, #116]	@ (800d708 <__pow5mult+0xac>)
 800d692:	481e      	ldr	r0, [pc, #120]	@ (800d70c <__pow5mult+0xb0>)
 800d694:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d698:	f000 fc52 	bl	800df40 <__assert_func>
 800d69c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d6a0:	6004      	str	r4, [r0, #0]
 800d6a2:	60c4      	str	r4, [r0, #12]
 800d6a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d6a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d6ac:	b94c      	cbnz	r4, 800d6c2 <__pow5mult+0x66>
 800d6ae:	f240 2171 	movw	r1, #625	@ 0x271
 800d6b2:	4638      	mov	r0, r7
 800d6b4:	f7ff ff1a 	bl	800d4ec <__i2b>
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800d6be:	4604      	mov	r4, r0
 800d6c0:	6003      	str	r3, [r0, #0]
 800d6c2:	f04f 0900 	mov.w	r9, #0
 800d6c6:	07eb      	lsls	r3, r5, #31
 800d6c8:	d50a      	bpl.n	800d6e0 <__pow5mult+0x84>
 800d6ca:	4631      	mov	r1, r6
 800d6cc:	4622      	mov	r2, r4
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	f7ff ff22 	bl	800d518 <__multiply>
 800d6d4:	4631      	mov	r1, r6
 800d6d6:	4680      	mov	r8, r0
 800d6d8:	4638      	mov	r0, r7
 800d6da:	f7ff fe53 	bl	800d384 <_Bfree>
 800d6de:	4646      	mov	r6, r8
 800d6e0:	106d      	asrs	r5, r5, #1
 800d6e2:	d00b      	beq.n	800d6fc <__pow5mult+0xa0>
 800d6e4:	6820      	ldr	r0, [r4, #0]
 800d6e6:	b938      	cbnz	r0, 800d6f8 <__pow5mult+0x9c>
 800d6e8:	4622      	mov	r2, r4
 800d6ea:	4621      	mov	r1, r4
 800d6ec:	4638      	mov	r0, r7
 800d6ee:	f7ff ff13 	bl	800d518 <__multiply>
 800d6f2:	6020      	str	r0, [r4, #0]
 800d6f4:	f8c0 9000 	str.w	r9, [r0]
 800d6f8:	4604      	mov	r4, r0
 800d6fa:	e7e4      	b.n	800d6c6 <__pow5mult+0x6a>
 800d6fc:	4630      	mov	r0, r6
 800d6fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d702:	bf00      	nop
 800d704:	0800e64c 	.word	0x0800e64c
 800d708:	0800e4ff 	.word	0x0800e4ff
 800d70c:	0800e5ab 	.word	0x0800e5ab

0800d710 <__lshift>:
 800d710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d714:	460c      	mov	r4, r1
 800d716:	6849      	ldr	r1, [r1, #4]
 800d718:	6923      	ldr	r3, [r4, #16]
 800d71a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d71e:	68a3      	ldr	r3, [r4, #8]
 800d720:	4607      	mov	r7, r0
 800d722:	4691      	mov	r9, r2
 800d724:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d728:	f108 0601 	add.w	r6, r8, #1
 800d72c:	42b3      	cmp	r3, r6
 800d72e:	db0b      	blt.n	800d748 <__lshift+0x38>
 800d730:	4638      	mov	r0, r7
 800d732:	f7ff fde7 	bl	800d304 <_Balloc>
 800d736:	4605      	mov	r5, r0
 800d738:	b948      	cbnz	r0, 800d74e <__lshift+0x3e>
 800d73a:	4602      	mov	r2, r0
 800d73c:	4b28      	ldr	r3, [pc, #160]	@ (800d7e0 <__lshift+0xd0>)
 800d73e:	4829      	ldr	r0, [pc, #164]	@ (800d7e4 <__lshift+0xd4>)
 800d740:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d744:	f000 fbfc 	bl	800df40 <__assert_func>
 800d748:	3101      	adds	r1, #1
 800d74a:	005b      	lsls	r3, r3, #1
 800d74c:	e7ee      	b.n	800d72c <__lshift+0x1c>
 800d74e:	2300      	movs	r3, #0
 800d750:	f100 0114 	add.w	r1, r0, #20
 800d754:	f100 0210 	add.w	r2, r0, #16
 800d758:	4618      	mov	r0, r3
 800d75a:	4553      	cmp	r3, sl
 800d75c:	db33      	blt.n	800d7c6 <__lshift+0xb6>
 800d75e:	6920      	ldr	r0, [r4, #16]
 800d760:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d764:	f104 0314 	add.w	r3, r4, #20
 800d768:	f019 091f 	ands.w	r9, r9, #31
 800d76c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d770:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d774:	d02b      	beq.n	800d7ce <__lshift+0xbe>
 800d776:	f1c9 0e20 	rsb	lr, r9, #32
 800d77a:	468a      	mov	sl, r1
 800d77c:	2200      	movs	r2, #0
 800d77e:	6818      	ldr	r0, [r3, #0]
 800d780:	fa00 f009 	lsl.w	r0, r0, r9
 800d784:	4310      	orrs	r0, r2
 800d786:	f84a 0b04 	str.w	r0, [sl], #4
 800d78a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d78e:	459c      	cmp	ip, r3
 800d790:	fa22 f20e 	lsr.w	r2, r2, lr
 800d794:	d8f3      	bhi.n	800d77e <__lshift+0x6e>
 800d796:	ebac 0304 	sub.w	r3, ip, r4
 800d79a:	3b15      	subs	r3, #21
 800d79c:	f023 0303 	bic.w	r3, r3, #3
 800d7a0:	3304      	adds	r3, #4
 800d7a2:	f104 0015 	add.w	r0, r4, #21
 800d7a6:	4560      	cmp	r0, ip
 800d7a8:	bf88      	it	hi
 800d7aa:	2304      	movhi	r3, #4
 800d7ac:	50ca      	str	r2, [r1, r3]
 800d7ae:	b10a      	cbz	r2, 800d7b4 <__lshift+0xa4>
 800d7b0:	f108 0602 	add.w	r6, r8, #2
 800d7b4:	3e01      	subs	r6, #1
 800d7b6:	4638      	mov	r0, r7
 800d7b8:	612e      	str	r6, [r5, #16]
 800d7ba:	4621      	mov	r1, r4
 800d7bc:	f7ff fde2 	bl	800d384 <_Bfree>
 800d7c0:	4628      	mov	r0, r5
 800d7c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7c6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d7ca:	3301      	adds	r3, #1
 800d7cc:	e7c5      	b.n	800d75a <__lshift+0x4a>
 800d7ce:	3904      	subs	r1, #4
 800d7d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7d4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d7d8:	459c      	cmp	ip, r3
 800d7da:	d8f9      	bhi.n	800d7d0 <__lshift+0xc0>
 800d7dc:	e7ea      	b.n	800d7b4 <__lshift+0xa4>
 800d7de:	bf00      	nop
 800d7e0:	0800e56e 	.word	0x0800e56e
 800d7e4:	0800e5ab 	.word	0x0800e5ab

0800d7e8 <__mcmp>:
 800d7e8:	690a      	ldr	r2, [r1, #16]
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	6900      	ldr	r0, [r0, #16]
 800d7ee:	1a80      	subs	r0, r0, r2
 800d7f0:	b530      	push	{r4, r5, lr}
 800d7f2:	d10e      	bne.n	800d812 <__mcmp+0x2a>
 800d7f4:	3314      	adds	r3, #20
 800d7f6:	3114      	adds	r1, #20
 800d7f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d800:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d804:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d808:	4295      	cmp	r5, r2
 800d80a:	d003      	beq.n	800d814 <__mcmp+0x2c>
 800d80c:	d205      	bcs.n	800d81a <__mcmp+0x32>
 800d80e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d812:	bd30      	pop	{r4, r5, pc}
 800d814:	42a3      	cmp	r3, r4
 800d816:	d3f3      	bcc.n	800d800 <__mcmp+0x18>
 800d818:	e7fb      	b.n	800d812 <__mcmp+0x2a>
 800d81a:	2001      	movs	r0, #1
 800d81c:	e7f9      	b.n	800d812 <__mcmp+0x2a>
	...

0800d820 <__mdiff>:
 800d820:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d824:	4689      	mov	r9, r1
 800d826:	4606      	mov	r6, r0
 800d828:	4611      	mov	r1, r2
 800d82a:	4648      	mov	r0, r9
 800d82c:	4614      	mov	r4, r2
 800d82e:	f7ff ffdb 	bl	800d7e8 <__mcmp>
 800d832:	1e05      	subs	r5, r0, #0
 800d834:	d112      	bne.n	800d85c <__mdiff+0x3c>
 800d836:	4629      	mov	r1, r5
 800d838:	4630      	mov	r0, r6
 800d83a:	f7ff fd63 	bl	800d304 <_Balloc>
 800d83e:	4602      	mov	r2, r0
 800d840:	b928      	cbnz	r0, 800d84e <__mdiff+0x2e>
 800d842:	4b3f      	ldr	r3, [pc, #252]	@ (800d940 <__mdiff+0x120>)
 800d844:	f240 2137 	movw	r1, #567	@ 0x237
 800d848:	483e      	ldr	r0, [pc, #248]	@ (800d944 <__mdiff+0x124>)
 800d84a:	f000 fb79 	bl	800df40 <__assert_func>
 800d84e:	2301      	movs	r3, #1
 800d850:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d854:	4610      	mov	r0, r2
 800d856:	b003      	add	sp, #12
 800d858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d85c:	bfbc      	itt	lt
 800d85e:	464b      	movlt	r3, r9
 800d860:	46a1      	movlt	r9, r4
 800d862:	4630      	mov	r0, r6
 800d864:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d868:	bfba      	itte	lt
 800d86a:	461c      	movlt	r4, r3
 800d86c:	2501      	movlt	r5, #1
 800d86e:	2500      	movge	r5, #0
 800d870:	f7ff fd48 	bl	800d304 <_Balloc>
 800d874:	4602      	mov	r2, r0
 800d876:	b918      	cbnz	r0, 800d880 <__mdiff+0x60>
 800d878:	4b31      	ldr	r3, [pc, #196]	@ (800d940 <__mdiff+0x120>)
 800d87a:	f240 2145 	movw	r1, #581	@ 0x245
 800d87e:	e7e3      	b.n	800d848 <__mdiff+0x28>
 800d880:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d884:	6926      	ldr	r6, [r4, #16]
 800d886:	60c5      	str	r5, [r0, #12]
 800d888:	f109 0310 	add.w	r3, r9, #16
 800d88c:	f109 0514 	add.w	r5, r9, #20
 800d890:	f104 0e14 	add.w	lr, r4, #20
 800d894:	f100 0b14 	add.w	fp, r0, #20
 800d898:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d89c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d8a0:	9301      	str	r3, [sp, #4]
 800d8a2:	46d9      	mov	r9, fp
 800d8a4:	f04f 0c00 	mov.w	ip, #0
 800d8a8:	9b01      	ldr	r3, [sp, #4]
 800d8aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d8ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d8b2:	9301      	str	r3, [sp, #4]
 800d8b4:	fa1f f38a 	uxth.w	r3, sl
 800d8b8:	4619      	mov	r1, r3
 800d8ba:	b283      	uxth	r3, r0
 800d8bc:	1acb      	subs	r3, r1, r3
 800d8be:	0c00      	lsrs	r0, r0, #16
 800d8c0:	4463      	add	r3, ip
 800d8c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d8c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d8ca:	b29b      	uxth	r3, r3
 800d8cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d8d0:	4576      	cmp	r6, lr
 800d8d2:	f849 3b04 	str.w	r3, [r9], #4
 800d8d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8da:	d8e5      	bhi.n	800d8a8 <__mdiff+0x88>
 800d8dc:	1b33      	subs	r3, r6, r4
 800d8de:	3b15      	subs	r3, #21
 800d8e0:	f023 0303 	bic.w	r3, r3, #3
 800d8e4:	3415      	adds	r4, #21
 800d8e6:	3304      	adds	r3, #4
 800d8e8:	42a6      	cmp	r6, r4
 800d8ea:	bf38      	it	cc
 800d8ec:	2304      	movcc	r3, #4
 800d8ee:	441d      	add	r5, r3
 800d8f0:	445b      	add	r3, fp
 800d8f2:	461e      	mov	r6, r3
 800d8f4:	462c      	mov	r4, r5
 800d8f6:	4544      	cmp	r4, r8
 800d8f8:	d30e      	bcc.n	800d918 <__mdiff+0xf8>
 800d8fa:	f108 0103 	add.w	r1, r8, #3
 800d8fe:	1b49      	subs	r1, r1, r5
 800d900:	f021 0103 	bic.w	r1, r1, #3
 800d904:	3d03      	subs	r5, #3
 800d906:	45a8      	cmp	r8, r5
 800d908:	bf38      	it	cc
 800d90a:	2100      	movcc	r1, #0
 800d90c:	440b      	add	r3, r1
 800d90e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d912:	b191      	cbz	r1, 800d93a <__mdiff+0x11a>
 800d914:	6117      	str	r7, [r2, #16]
 800d916:	e79d      	b.n	800d854 <__mdiff+0x34>
 800d918:	f854 1b04 	ldr.w	r1, [r4], #4
 800d91c:	46e6      	mov	lr, ip
 800d91e:	0c08      	lsrs	r0, r1, #16
 800d920:	fa1c fc81 	uxtah	ip, ip, r1
 800d924:	4471      	add	r1, lr
 800d926:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d92a:	b289      	uxth	r1, r1
 800d92c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d930:	f846 1b04 	str.w	r1, [r6], #4
 800d934:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d938:	e7dd      	b.n	800d8f6 <__mdiff+0xd6>
 800d93a:	3f01      	subs	r7, #1
 800d93c:	e7e7      	b.n	800d90e <__mdiff+0xee>
 800d93e:	bf00      	nop
 800d940:	0800e56e 	.word	0x0800e56e
 800d944:	0800e5ab 	.word	0x0800e5ab

0800d948 <__d2b>:
 800d948:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d94c:	460f      	mov	r7, r1
 800d94e:	2101      	movs	r1, #1
 800d950:	ec59 8b10 	vmov	r8, r9, d0
 800d954:	4616      	mov	r6, r2
 800d956:	f7ff fcd5 	bl	800d304 <_Balloc>
 800d95a:	4604      	mov	r4, r0
 800d95c:	b930      	cbnz	r0, 800d96c <__d2b+0x24>
 800d95e:	4602      	mov	r2, r0
 800d960:	4b23      	ldr	r3, [pc, #140]	@ (800d9f0 <__d2b+0xa8>)
 800d962:	4824      	ldr	r0, [pc, #144]	@ (800d9f4 <__d2b+0xac>)
 800d964:	f240 310f 	movw	r1, #783	@ 0x30f
 800d968:	f000 faea 	bl	800df40 <__assert_func>
 800d96c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d970:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d974:	b10d      	cbz	r5, 800d97a <__d2b+0x32>
 800d976:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d97a:	9301      	str	r3, [sp, #4]
 800d97c:	f1b8 0300 	subs.w	r3, r8, #0
 800d980:	d023      	beq.n	800d9ca <__d2b+0x82>
 800d982:	4668      	mov	r0, sp
 800d984:	9300      	str	r3, [sp, #0]
 800d986:	f7ff fd84 	bl	800d492 <__lo0bits>
 800d98a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d98e:	b1d0      	cbz	r0, 800d9c6 <__d2b+0x7e>
 800d990:	f1c0 0320 	rsb	r3, r0, #32
 800d994:	fa02 f303 	lsl.w	r3, r2, r3
 800d998:	430b      	orrs	r3, r1
 800d99a:	40c2      	lsrs	r2, r0
 800d99c:	6163      	str	r3, [r4, #20]
 800d99e:	9201      	str	r2, [sp, #4]
 800d9a0:	9b01      	ldr	r3, [sp, #4]
 800d9a2:	61a3      	str	r3, [r4, #24]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	bf0c      	ite	eq
 800d9a8:	2201      	moveq	r2, #1
 800d9aa:	2202      	movne	r2, #2
 800d9ac:	6122      	str	r2, [r4, #16]
 800d9ae:	b1a5      	cbz	r5, 800d9da <__d2b+0x92>
 800d9b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d9b4:	4405      	add	r5, r0
 800d9b6:	603d      	str	r5, [r7, #0]
 800d9b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d9bc:	6030      	str	r0, [r6, #0]
 800d9be:	4620      	mov	r0, r4
 800d9c0:	b003      	add	sp, #12
 800d9c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d9c6:	6161      	str	r1, [r4, #20]
 800d9c8:	e7ea      	b.n	800d9a0 <__d2b+0x58>
 800d9ca:	a801      	add	r0, sp, #4
 800d9cc:	f7ff fd61 	bl	800d492 <__lo0bits>
 800d9d0:	9b01      	ldr	r3, [sp, #4]
 800d9d2:	6163      	str	r3, [r4, #20]
 800d9d4:	3020      	adds	r0, #32
 800d9d6:	2201      	movs	r2, #1
 800d9d8:	e7e8      	b.n	800d9ac <__d2b+0x64>
 800d9da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d9de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d9e2:	6038      	str	r0, [r7, #0]
 800d9e4:	6918      	ldr	r0, [r3, #16]
 800d9e6:	f7ff fd35 	bl	800d454 <__hi0bits>
 800d9ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d9ee:	e7e5      	b.n	800d9bc <__d2b+0x74>
 800d9f0:	0800e56e 	.word	0x0800e56e
 800d9f4:	0800e5ab 	.word	0x0800e5ab

0800d9f8 <__submore>:
 800d9f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9fc:	460c      	mov	r4, r1
 800d9fe:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800da00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da04:	4299      	cmp	r1, r3
 800da06:	d11d      	bne.n	800da44 <__submore+0x4c>
 800da08:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800da0c:	f7ff f9ba 	bl	800cd84 <_malloc_r>
 800da10:	b918      	cbnz	r0, 800da1a <__submore+0x22>
 800da12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800da16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da1e:	63a3      	str	r3, [r4, #56]	@ 0x38
 800da20:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800da24:	6360      	str	r0, [r4, #52]	@ 0x34
 800da26:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800da2a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800da2e:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800da32:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800da36:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800da3a:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800da3e:	6020      	str	r0, [r4, #0]
 800da40:	2000      	movs	r0, #0
 800da42:	e7e8      	b.n	800da16 <__submore+0x1e>
 800da44:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800da46:	0077      	lsls	r7, r6, #1
 800da48:	463a      	mov	r2, r7
 800da4a:	f000 f80f 	bl	800da6c <_realloc_r>
 800da4e:	4605      	mov	r5, r0
 800da50:	2800      	cmp	r0, #0
 800da52:	d0de      	beq.n	800da12 <__submore+0x1a>
 800da54:	eb00 0806 	add.w	r8, r0, r6
 800da58:	4601      	mov	r1, r0
 800da5a:	4632      	mov	r2, r6
 800da5c:	4640      	mov	r0, r8
 800da5e:	f000 fa61 	bl	800df24 <memcpy>
 800da62:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800da66:	f8c4 8000 	str.w	r8, [r4]
 800da6a:	e7e9      	b.n	800da40 <__submore+0x48>

0800da6c <_realloc_r>:
 800da6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da70:	4607      	mov	r7, r0
 800da72:	4614      	mov	r4, r2
 800da74:	460d      	mov	r5, r1
 800da76:	b921      	cbnz	r1, 800da82 <_realloc_r+0x16>
 800da78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da7c:	4611      	mov	r1, r2
 800da7e:	f7ff b981 	b.w	800cd84 <_malloc_r>
 800da82:	b92a      	cbnz	r2, 800da90 <_realloc_r+0x24>
 800da84:	f7fe fca0 	bl	800c3c8 <_free_r>
 800da88:	4625      	mov	r5, r4
 800da8a:	4628      	mov	r0, r5
 800da8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da90:	f000 fa9a 	bl	800dfc8 <_malloc_usable_size_r>
 800da94:	4284      	cmp	r4, r0
 800da96:	4606      	mov	r6, r0
 800da98:	d802      	bhi.n	800daa0 <_realloc_r+0x34>
 800da9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800da9e:	d8f4      	bhi.n	800da8a <_realloc_r+0x1e>
 800daa0:	4621      	mov	r1, r4
 800daa2:	4638      	mov	r0, r7
 800daa4:	f7ff f96e 	bl	800cd84 <_malloc_r>
 800daa8:	4680      	mov	r8, r0
 800daaa:	b908      	cbnz	r0, 800dab0 <_realloc_r+0x44>
 800daac:	4645      	mov	r5, r8
 800daae:	e7ec      	b.n	800da8a <_realloc_r+0x1e>
 800dab0:	42b4      	cmp	r4, r6
 800dab2:	4622      	mov	r2, r4
 800dab4:	4629      	mov	r1, r5
 800dab6:	bf28      	it	cs
 800dab8:	4632      	movcs	r2, r6
 800daba:	f000 fa33 	bl	800df24 <memcpy>
 800dabe:	4629      	mov	r1, r5
 800dac0:	4638      	mov	r0, r7
 800dac2:	f7fe fc81 	bl	800c3c8 <_free_r>
 800dac6:	e7f1      	b.n	800daac <_realloc_r+0x40>

0800dac8 <__swbuf_r>:
 800dac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daca:	460e      	mov	r6, r1
 800dacc:	4614      	mov	r4, r2
 800dace:	4605      	mov	r5, r0
 800dad0:	b118      	cbz	r0, 800dada <__swbuf_r+0x12>
 800dad2:	6a03      	ldr	r3, [r0, #32]
 800dad4:	b90b      	cbnz	r3, 800dada <__swbuf_r+0x12>
 800dad6:	f7fd fcbd 	bl	800b454 <__sinit>
 800dada:	69a3      	ldr	r3, [r4, #24]
 800dadc:	60a3      	str	r3, [r4, #8]
 800dade:	89a3      	ldrh	r3, [r4, #12]
 800dae0:	071a      	lsls	r2, r3, #28
 800dae2:	d501      	bpl.n	800dae8 <__swbuf_r+0x20>
 800dae4:	6923      	ldr	r3, [r4, #16]
 800dae6:	b943      	cbnz	r3, 800dafa <__swbuf_r+0x32>
 800dae8:	4621      	mov	r1, r4
 800daea:	4628      	mov	r0, r5
 800daec:	f000 f916 	bl	800dd1c <__swsetup_r>
 800daf0:	b118      	cbz	r0, 800dafa <__swbuf_r+0x32>
 800daf2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800daf6:	4638      	mov	r0, r7
 800daf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dafa:	6823      	ldr	r3, [r4, #0]
 800dafc:	6922      	ldr	r2, [r4, #16]
 800dafe:	1a98      	subs	r0, r3, r2
 800db00:	6963      	ldr	r3, [r4, #20]
 800db02:	b2f6      	uxtb	r6, r6
 800db04:	4283      	cmp	r3, r0
 800db06:	4637      	mov	r7, r6
 800db08:	dc05      	bgt.n	800db16 <__swbuf_r+0x4e>
 800db0a:	4621      	mov	r1, r4
 800db0c:	4628      	mov	r0, r5
 800db0e:	f7ff fbc5 	bl	800d29c <_fflush_r>
 800db12:	2800      	cmp	r0, #0
 800db14:	d1ed      	bne.n	800daf2 <__swbuf_r+0x2a>
 800db16:	68a3      	ldr	r3, [r4, #8]
 800db18:	3b01      	subs	r3, #1
 800db1a:	60a3      	str	r3, [r4, #8]
 800db1c:	6823      	ldr	r3, [r4, #0]
 800db1e:	1c5a      	adds	r2, r3, #1
 800db20:	6022      	str	r2, [r4, #0]
 800db22:	701e      	strb	r6, [r3, #0]
 800db24:	6962      	ldr	r2, [r4, #20]
 800db26:	1c43      	adds	r3, r0, #1
 800db28:	429a      	cmp	r2, r3
 800db2a:	d004      	beq.n	800db36 <__swbuf_r+0x6e>
 800db2c:	89a3      	ldrh	r3, [r4, #12]
 800db2e:	07db      	lsls	r3, r3, #31
 800db30:	d5e1      	bpl.n	800daf6 <__swbuf_r+0x2e>
 800db32:	2e0a      	cmp	r6, #10
 800db34:	d1df      	bne.n	800daf6 <__swbuf_r+0x2e>
 800db36:	4621      	mov	r1, r4
 800db38:	4628      	mov	r0, r5
 800db3a:	f7ff fbaf 	bl	800d29c <_fflush_r>
 800db3e:	2800      	cmp	r0, #0
 800db40:	d0d9      	beq.n	800daf6 <__swbuf_r+0x2e>
 800db42:	e7d6      	b.n	800daf2 <__swbuf_r+0x2a>

0800db44 <_strtol_l.isra.0>:
 800db44:	2b24      	cmp	r3, #36	@ 0x24
 800db46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db4a:	4686      	mov	lr, r0
 800db4c:	4690      	mov	r8, r2
 800db4e:	d801      	bhi.n	800db54 <_strtol_l.isra.0+0x10>
 800db50:	2b01      	cmp	r3, #1
 800db52:	d106      	bne.n	800db62 <_strtol_l.isra.0+0x1e>
 800db54:	f7fd fd9e 	bl	800b694 <__errno>
 800db58:	2316      	movs	r3, #22
 800db5a:	6003      	str	r3, [r0, #0]
 800db5c:	2000      	movs	r0, #0
 800db5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db62:	4834      	ldr	r0, [pc, #208]	@ (800dc34 <_strtol_l.isra.0+0xf0>)
 800db64:	460d      	mov	r5, r1
 800db66:	462a      	mov	r2, r5
 800db68:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db6c:	5d06      	ldrb	r6, [r0, r4]
 800db6e:	f016 0608 	ands.w	r6, r6, #8
 800db72:	d1f8      	bne.n	800db66 <_strtol_l.isra.0+0x22>
 800db74:	2c2d      	cmp	r4, #45	@ 0x2d
 800db76:	d110      	bne.n	800db9a <_strtol_l.isra.0+0x56>
 800db78:	782c      	ldrb	r4, [r5, #0]
 800db7a:	2601      	movs	r6, #1
 800db7c:	1c95      	adds	r5, r2, #2
 800db7e:	f033 0210 	bics.w	r2, r3, #16
 800db82:	d115      	bne.n	800dbb0 <_strtol_l.isra.0+0x6c>
 800db84:	2c30      	cmp	r4, #48	@ 0x30
 800db86:	d10d      	bne.n	800dba4 <_strtol_l.isra.0+0x60>
 800db88:	782a      	ldrb	r2, [r5, #0]
 800db8a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800db8e:	2a58      	cmp	r2, #88	@ 0x58
 800db90:	d108      	bne.n	800dba4 <_strtol_l.isra.0+0x60>
 800db92:	786c      	ldrb	r4, [r5, #1]
 800db94:	3502      	adds	r5, #2
 800db96:	2310      	movs	r3, #16
 800db98:	e00a      	b.n	800dbb0 <_strtol_l.isra.0+0x6c>
 800db9a:	2c2b      	cmp	r4, #43	@ 0x2b
 800db9c:	bf04      	itt	eq
 800db9e:	782c      	ldrbeq	r4, [r5, #0]
 800dba0:	1c95      	addeq	r5, r2, #2
 800dba2:	e7ec      	b.n	800db7e <_strtol_l.isra.0+0x3a>
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d1f6      	bne.n	800db96 <_strtol_l.isra.0+0x52>
 800dba8:	2c30      	cmp	r4, #48	@ 0x30
 800dbaa:	bf14      	ite	ne
 800dbac:	230a      	movne	r3, #10
 800dbae:	2308      	moveq	r3, #8
 800dbb0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800dbb4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800dbb8:	2200      	movs	r2, #0
 800dbba:	fbbc f9f3 	udiv	r9, ip, r3
 800dbbe:	4610      	mov	r0, r2
 800dbc0:	fb03 ca19 	mls	sl, r3, r9, ip
 800dbc4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800dbc8:	2f09      	cmp	r7, #9
 800dbca:	d80f      	bhi.n	800dbec <_strtol_l.isra.0+0xa8>
 800dbcc:	463c      	mov	r4, r7
 800dbce:	42a3      	cmp	r3, r4
 800dbd0:	dd1b      	ble.n	800dc0a <_strtol_l.isra.0+0xc6>
 800dbd2:	1c57      	adds	r7, r2, #1
 800dbd4:	d007      	beq.n	800dbe6 <_strtol_l.isra.0+0xa2>
 800dbd6:	4581      	cmp	r9, r0
 800dbd8:	d314      	bcc.n	800dc04 <_strtol_l.isra.0+0xc0>
 800dbda:	d101      	bne.n	800dbe0 <_strtol_l.isra.0+0x9c>
 800dbdc:	45a2      	cmp	sl, r4
 800dbde:	db11      	blt.n	800dc04 <_strtol_l.isra.0+0xc0>
 800dbe0:	fb00 4003 	mla	r0, r0, r3, r4
 800dbe4:	2201      	movs	r2, #1
 800dbe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dbea:	e7eb      	b.n	800dbc4 <_strtol_l.isra.0+0x80>
 800dbec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800dbf0:	2f19      	cmp	r7, #25
 800dbf2:	d801      	bhi.n	800dbf8 <_strtol_l.isra.0+0xb4>
 800dbf4:	3c37      	subs	r4, #55	@ 0x37
 800dbf6:	e7ea      	b.n	800dbce <_strtol_l.isra.0+0x8a>
 800dbf8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800dbfc:	2f19      	cmp	r7, #25
 800dbfe:	d804      	bhi.n	800dc0a <_strtol_l.isra.0+0xc6>
 800dc00:	3c57      	subs	r4, #87	@ 0x57
 800dc02:	e7e4      	b.n	800dbce <_strtol_l.isra.0+0x8a>
 800dc04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dc08:	e7ed      	b.n	800dbe6 <_strtol_l.isra.0+0xa2>
 800dc0a:	1c53      	adds	r3, r2, #1
 800dc0c:	d108      	bne.n	800dc20 <_strtol_l.isra.0+0xdc>
 800dc0e:	2322      	movs	r3, #34	@ 0x22
 800dc10:	f8ce 3000 	str.w	r3, [lr]
 800dc14:	4660      	mov	r0, ip
 800dc16:	f1b8 0f00 	cmp.w	r8, #0
 800dc1a:	d0a0      	beq.n	800db5e <_strtol_l.isra.0+0x1a>
 800dc1c:	1e69      	subs	r1, r5, #1
 800dc1e:	e006      	b.n	800dc2e <_strtol_l.isra.0+0xea>
 800dc20:	b106      	cbz	r6, 800dc24 <_strtol_l.isra.0+0xe0>
 800dc22:	4240      	negs	r0, r0
 800dc24:	f1b8 0f00 	cmp.w	r8, #0
 800dc28:	d099      	beq.n	800db5e <_strtol_l.isra.0+0x1a>
 800dc2a:	2a00      	cmp	r2, #0
 800dc2c:	d1f6      	bne.n	800dc1c <_strtol_l.isra.0+0xd8>
 800dc2e:	f8c8 1000 	str.w	r1, [r8]
 800dc32:	e794      	b.n	800db5e <_strtol_l.isra.0+0x1a>
 800dc34:	0800e749 	.word	0x0800e749

0800dc38 <_strtol_r>:
 800dc38:	f7ff bf84 	b.w	800db44 <_strtol_l.isra.0>

0800dc3c <_strtoul_l.isra.0>:
 800dc3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc40:	4e34      	ldr	r6, [pc, #208]	@ (800dd14 <_strtoul_l.isra.0+0xd8>)
 800dc42:	4686      	mov	lr, r0
 800dc44:	460d      	mov	r5, r1
 800dc46:	4628      	mov	r0, r5
 800dc48:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dc4c:	5d37      	ldrb	r7, [r6, r4]
 800dc4e:	f017 0708 	ands.w	r7, r7, #8
 800dc52:	d1f8      	bne.n	800dc46 <_strtoul_l.isra.0+0xa>
 800dc54:	2c2d      	cmp	r4, #45	@ 0x2d
 800dc56:	d110      	bne.n	800dc7a <_strtoul_l.isra.0+0x3e>
 800dc58:	782c      	ldrb	r4, [r5, #0]
 800dc5a:	2701      	movs	r7, #1
 800dc5c:	1c85      	adds	r5, r0, #2
 800dc5e:	f033 0010 	bics.w	r0, r3, #16
 800dc62:	d115      	bne.n	800dc90 <_strtoul_l.isra.0+0x54>
 800dc64:	2c30      	cmp	r4, #48	@ 0x30
 800dc66:	d10d      	bne.n	800dc84 <_strtoul_l.isra.0+0x48>
 800dc68:	7828      	ldrb	r0, [r5, #0]
 800dc6a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800dc6e:	2858      	cmp	r0, #88	@ 0x58
 800dc70:	d108      	bne.n	800dc84 <_strtoul_l.isra.0+0x48>
 800dc72:	786c      	ldrb	r4, [r5, #1]
 800dc74:	3502      	adds	r5, #2
 800dc76:	2310      	movs	r3, #16
 800dc78:	e00a      	b.n	800dc90 <_strtoul_l.isra.0+0x54>
 800dc7a:	2c2b      	cmp	r4, #43	@ 0x2b
 800dc7c:	bf04      	itt	eq
 800dc7e:	782c      	ldrbeq	r4, [r5, #0]
 800dc80:	1c85      	addeq	r5, r0, #2
 800dc82:	e7ec      	b.n	800dc5e <_strtoul_l.isra.0+0x22>
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d1f6      	bne.n	800dc76 <_strtoul_l.isra.0+0x3a>
 800dc88:	2c30      	cmp	r4, #48	@ 0x30
 800dc8a:	bf14      	ite	ne
 800dc8c:	230a      	movne	r3, #10
 800dc8e:	2308      	moveq	r3, #8
 800dc90:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800dc94:	2600      	movs	r6, #0
 800dc96:	fbb8 f8f3 	udiv	r8, r8, r3
 800dc9a:	fb03 f908 	mul.w	r9, r3, r8
 800dc9e:	ea6f 0909 	mvn.w	r9, r9
 800dca2:	4630      	mov	r0, r6
 800dca4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800dca8:	f1bc 0f09 	cmp.w	ip, #9
 800dcac:	d810      	bhi.n	800dcd0 <_strtoul_l.isra.0+0x94>
 800dcae:	4664      	mov	r4, ip
 800dcb0:	42a3      	cmp	r3, r4
 800dcb2:	dd1e      	ble.n	800dcf2 <_strtoul_l.isra.0+0xb6>
 800dcb4:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800dcb8:	d007      	beq.n	800dcca <_strtoul_l.isra.0+0x8e>
 800dcba:	4580      	cmp	r8, r0
 800dcbc:	d316      	bcc.n	800dcec <_strtoul_l.isra.0+0xb0>
 800dcbe:	d101      	bne.n	800dcc4 <_strtoul_l.isra.0+0x88>
 800dcc0:	45a1      	cmp	r9, r4
 800dcc2:	db13      	blt.n	800dcec <_strtoul_l.isra.0+0xb0>
 800dcc4:	fb00 4003 	mla	r0, r0, r3, r4
 800dcc8:	2601      	movs	r6, #1
 800dcca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dcce:	e7e9      	b.n	800dca4 <_strtoul_l.isra.0+0x68>
 800dcd0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800dcd4:	f1bc 0f19 	cmp.w	ip, #25
 800dcd8:	d801      	bhi.n	800dcde <_strtoul_l.isra.0+0xa2>
 800dcda:	3c37      	subs	r4, #55	@ 0x37
 800dcdc:	e7e8      	b.n	800dcb0 <_strtoul_l.isra.0+0x74>
 800dcde:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800dce2:	f1bc 0f19 	cmp.w	ip, #25
 800dce6:	d804      	bhi.n	800dcf2 <_strtoul_l.isra.0+0xb6>
 800dce8:	3c57      	subs	r4, #87	@ 0x57
 800dcea:	e7e1      	b.n	800dcb0 <_strtoul_l.isra.0+0x74>
 800dcec:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800dcf0:	e7eb      	b.n	800dcca <_strtoul_l.isra.0+0x8e>
 800dcf2:	1c73      	adds	r3, r6, #1
 800dcf4:	d106      	bne.n	800dd04 <_strtoul_l.isra.0+0xc8>
 800dcf6:	2322      	movs	r3, #34	@ 0x22
 800dcf8:	f8ce 3000 	str.w	r3, [lr]
 800dcfc:	4630      	mov	r0, r6
 800dcfe:	b932      	cbnz	r2, 800dd0e <_strtoul_l.isra.0+0xd2>
 800dd00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd04:	b107      	cbz	r7, 800dd08 <_strtoul_l.isra.0+0xcc>
 800dd06:	4240      	negs	r0, r0
 800dd08:	2a00      	cmp	r2, #0
 800dd0a:	d0f9      	beq.n	800dd00 <_strtoul_l.isra.0+0xc4>
 800dd0c:	b106      	cbz	r6, 800dd10 <_strtoul_l.isra.0+0xd4>
 800dd0e:	1e69      	subs	r1, r5, #1
 800dd10:	6011      	str	r1, [r2, #0]
 800dd12:	e7f5      	b.n	800dd00 <_strtoul_l.isra.0+0xc4>
 800dd14:	0800e749 	.word	0x0800e749

0800dd18 <_strtoul_r>:
 800dd18:	f7ff bf90 	b.w	800dc3c <_strtoul_l.isra.0>

0800dd1c <__swsetup_r>:
 800dd1c:	b538      	push	{r3, r4, r5, lr}
 800dd1e:	4b29      	ldr	r3, [pc, #164]	@ (800ddc4 <__swsetup_r+0xa8>)
 800dd20:	4605      	mov	r5, r0
 800dd22:	6818      	ldr	r0, [r3, #0]
 800dd24:	460c      	mov	r4, r1
 800dd26:	b118      	cbz	r0, 800dd30 <__swsetup_r+0x14>
 800dd28:	6a03      	ldr	r3, [r0, #32]
 800dd2a:	b90b      	cbnz	r3, 800dd30 <__swsetup_r+0x14>
 800dd2c:	f7fd fb92 	bl	800b454 <__sinit>
 800dd30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd34:	0719      	lsls	r1, r3, #28
 800dd36:	d422      	bmi.n	800dd7e <__swsetup_r+0x62>
 800dd38:	06da      	lsls	r2, r3, #27
 800dd3a:	d407      	bmi.n	800dd4c <__swsetup_r+0x30>
 800dd3c:	2209      	movs	r2, #9
 800dd3e:	602a      	str	r2, [r5, #0]
 800dd40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd44:	81a3      	strh	r3, [r4, #12]
 800dd46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd4a:	e033      	b.n	800ddb4 <__swsetup_r+0x98>
 800dd4c:	0758      	lsls	r0, r3, #29
 800dd4e:	d512      	bpl.n	800dd76 <__swsetup_r+0x5a>
 800dd50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd52:	b141      	cbz	r1, 800dd66 <__swsetup_r+0x4a>
 800dd54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd58:	4299      	cmp	r1, r3
 800dd5a:	d002      	beq.n	800dd62 <__swsetup_r+0x46>
 800dd5c:	4628      	mov	r0, r5
 800dd5e:	f7fe fb33 	bl	800c3c8 <_free_r>
 800dd62:	2300      	movs	r3, #0
 800dd64:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd66:	89a3      	ldrh	r3, [r4, #12]
 800dd68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dd6c:	81a3      	strh	r3, [r4, #12]
 800dd6e:	2300      	movs	r3, #0
 800dd70:	6063      	str	r3, [r4, #4]
 800dd72:	6923      	ldr	r3, [r4, #16]
 800dd74:	6023      	str	r3, [r4, #0]
 800dd76:	89a3      	ldrh	r3, [r4, #12]
 800dd78:	f043 0308 	orr.w	r3, r3, #8
 800dd7c:	81a3      	strh	r3, [r4, #12]
 800dd7e:	6923      	ldr	r3, [r4, #16]
 800dd80:	b94b      	cbnz	r3, 800dd96 <__swsetup_r+0x7a>
 800dd82:	89a3      	ldrh	r3, [r4, #12]
 800dd84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dd88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd8c:	d003      	beq.n	800dd96 <__swsetup_r+0x7a>
 800dd8e:	4621      	mov	r1, r4
 800dd90:	4628      	mov	r0, r5
 800dd92:	f000 f83f 	bl	800de14 <__smakebuf_r>
 800dd96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd9a:	f013 0201 	ands.w	r2, r3, #1
 800dd9e:	d00a      	beq.n	800ddb6 <__swsetup_r+0x9a>
 800dda0:	2200      	movs	r2, #0
 800dda2:	60a2      	str	r2, [r4, #8]
 800dda4:	6962      	ldr	r2, [r4, #20]
 800dda6:	4252      	negs	r2, r2
 800dda8:	61a2      	str	r2, [r4, #24]
 800ddaa:	6922      	ldr	r2, [r4, #16]
 800ddac:	b942      	cbnz	r2, 800ddc0 <__swsetup_r+0xa4>
 800ddae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ddb2:	d1c5      	bne.n	800dd40 <__swsetup_r+0x24>
 800ddb4:	bd38      	pop	{r3, r4, r5, pc}
 800ddb6:	0799      	lsls	r1, r3, #30
 800ddb8:	bf58      	it	pl
 800ddba:	6962      	ldrpl	r2, [r4, #20]
 800ddbc:	60a2      	str	r2, [r4, #8]
 800ddbe:	e7f4      	b.n	800ddaa <__swsetup_r+0x8e>
 800ddc0:	2000      	movs	r0, #0
 800ddc2:	e7f7      	b.n	800ddb4 <__swsetup_r+0x98>
 800ddc4:	20040080 	.word	0x20040080

0800ddc8 <__swhatbuf_r>:
 800ddc8:	b570      	push	{r4, r5, r6, lr}
 800ddca:	460c      	mov	r4, r1
 800ddcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddd0:	2900      	cmp	r1, #0
 800ddd2:	b096      	sub	sp, #88	@ 0x58
 800ddd4:	4615      	mov	r5, r2
 800ddd6:	461e      	mov	r6, r3
 800ddd8:	da0d      	bge.n	800ddf6 <__swhatbuf_r+0x2e>
 800ddda:	89a3      	ldrh	r3, [r4, #12]
 800dddc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dde0:	f04f 0100 	mov.w	r1, #0
 800dde4:	bf14      	ite	ne
 800dde6:	2340      	movne	r3, #64	@ 0x40
 800dde8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ddec:	2000      	movs	r0, #0
 800ddee:	6031      	str	r1, [r6, #0]
 800ddf0:	602b      	str	r3, [r5, #0]
 800ddf2:	b016      	add	sp, #88	@ 0x58
 800ddf4:	bd70      	pop	{r4, r5, r6, pc}
 800ddf6:	466a      	mov	r2, sp
 800ddf8:	f000 f882 	bl	800df00 <_fstat_r>
 800ddfc:	2800      	cmp	r0, #0
 800ddfe:	dbec      	blt.n	800ddda <__swhatbuf_r+0x12>
 800de00:	9901      	ldr	r1, [sp, #4]
 800de02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de0a:	4259      	negs	r1, r3
 800de0c:	4159      	adcs	r1, r3
 800de0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de12:	e7eb      	b.n	800ddec <__swhatbuf_r+0x24>

0800de14 <__smakebuf_r>:
 800de14:	898b      	ldrh	r3, [r1, #12]
 800de16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de18:	079d      	lsls	r5, r3, #30
 800de1a:	4606      	mov	r6, r0
 800de1c:	460c      	mov	r4, r1
 800de1e:	d507      	bpl.n	800de30 <__smakebuf_r+0x1c>
 800de20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de24:	6023      	str	r3, [r4, #0]
 800de26:	6123      	str	r3, [r4, #16]
 800de28:	2301      	movs	r3, #1
 800de2a:	6163      	str	r3, [r4, #20]
 800de2c:	b003      	add	sp, #12
 800de2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de30:	ab01      	add	r3, sp, #4
 800de32:	466a      	mov	r2, sp
 800de34:	f7ff ffc8 	bl	800ddc8 <__swhatbuf_r>
 800de38:	9f00      	ldr	r7, [sp, #0]
 800de3a:	4605      	mov	r5, r0
 800de3c:	4639      	mov	r1, r7
 800de3e:	4630      	mov	r0, r6
 800de40:	f7fe ffa0 	bl	800cd84 <_malloc_r>
 800de44:	b948      	cbnz	r0, 800de5a <__smakebuf_r+0x46>
 800de46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de4a:	059a      	lsls	r2, r3, #22
 800de4c:	d4ee      	bmi.n	800de2c <__smakebuf_r+0x18>
 800de4e:	f023 0303 	bic.w	r3, r3, #3
 800de52:	f043 0302 	orr.w	r3, r3, #2
 800de56:	81a3      	strh	r3, [r4, #12]
 800de58:	e7e2      	b.n	800de20 <__smakebuf_r+0xc>
 800de5a:	89a3      	ldrh	r3, [r4, #12]
 800de5c:	6020      	str	r0, [r4, #0]
 800de5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de62:	81a3      	strh	r3, [r4, #12]
 800de64:	9b01      	ldr	r3, [sp, #4]
 800de66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800de6a:	b15b      	cbz	r3, 800de84 <__smakebuf_r+0x70>
 800de6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de70:	4630      	mov	r0, r6
 800de72:	f000 f825 	bl	800dec0 <_isatty_r>
 800de76:	b128      	cbz	r0, 800de84 <__smakebuf_r+0x70>
 800de78:	89a3      	ldrh	r3, [r4, #12]
 800de7a:	f023 0303 	bic.w	r3, r3, #3
 800de7e:	f043 0301 	orr.w	r3, r3, #1
 800de82:	81a3      	strh	r3, [r4, #12]
 800de84:	89a3      	ldrh	r3, [r4, #12]
 800de86:	431d      	orrs	r5, r3
 800de88:	81a5      	strh	r5, [r4, #12]
 800de8a:	e7cf      	b.n	800de2c <__smakebuf_r+0x18>

0800de8c <memmove>:
 800de8c:	4288      	cmp	r0, r1
 800de8e:	b510      	push	{r4, lr}
 800de90:	eb01 0402 	add.w	r4, r1, r2
 800de94:	d902      	bls.n	800de9c <memmove+0x10>
 800de96:	4284      	cmp	r4, r0
 800de98:	4623      	mov	r3, r4
 800de9a:	d807      	bhi.n	800deac <memmove+0x20>
 800de9c:	1e43      	subs	r3, r0, #1
 800de9e:	42a1      	cmp	r1, r4
 800dea0:	d008      	beq.n	800deb4 <memmove+0x28>
 800dea2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dea6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800deaa:	e7f8      	b.n	800de9e <memmove+0x12>
 800deac:	4402      	add	r2, r0
 800deae:	4601      	mov	r1, r0
 800deb0:	428a      	cmp	r2, r1
 800deb2:	d100      	bne.n	800deb6 <memmove+0x2a>
 800deb4:	bd10      	pop	{r4, pc}
 800deb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800deba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800debe:	e7f7      	b.n	800deb0 <memmove+0x24>

0800dec0 <_isatty_r>:
 800dec0:	b538      	push	{r3, r4, r5, lr}
 800dec2:	4d06      	ldr	r5, [pc, #24]	@ (800dedc <_isatty_r+0x1c>)
 800dec4:	2300      	movs	r3, #0
 800dec6:	4604      	mov	r4, r0
 800dec8:	4608      	mov	r0, r1
 800deca:	602b      	str	r3, [r5, #0]
 800decc:	f7f5 fe48 	bl	8003b60 <_isatty>
 800ded0:	1c43      	adds	r3, r0, #1
 800ded2:	d102      	bne.n	800deda <_isatty_r+0x1a>
 800ded4:	682b      	ldr	r3, [r5, #0]
 800ded6:	b103      	cbz	r3, 800deda <_isatty_r+0x1a>
 800ded8:	6023      	str	r3, [r4, #0]
 800deda:	bd38      	pop	{r3, r4, r5, pc}
 800dedc:	20040a0c 	.word	0x20040a0c

0800dee0 <_sbrk_r>:
 800dee0:	b538      	push	{r3, r4, r5, lr}
 800dee2:	4d06      	ldr	r5, [pc, #24]	@ (800defc <_sbrk_r+0x1c>)
 800dee4:	2300      	movs	r3, #0
 800dee6:	4604      	mov	r4, r0
 800dee8:	4608      	mov	r0, r1
 800deea:	602b      	str	r3, [r5, #0]
 800deec:	f7f5 fe50 	bl	8003b90 <_sbrk>
 800def0:	1c43      	adds	r3, r0, #1
 800def2:	d102      	bne.n	800defa <_sbrk_r+0x1a>
 800def4:	682b      	ldr	r3, [r5, #0]
 800def6:	b103      	cbz	r3, 800defa <_sbrk_r+0x1a>
 800def8:	6023      	str	r3, [r4, #0]
 800defa:	bd38      	pop	{r3, r4, r5, pc}
 800defc:	20040a0c 	.word	0x20040a0c

0800df00 <_fstat_r>:
 800df00:	b538      	push	{r3, r4, r5, lr}
 800df02:	4d07      	ldr	r5, [pc, #28]	@ (800df20 <_fstat_r+0x20>)
 800df04:	2300      	movs	r3, #0
 800df06:	4604      	mov	r4, r0
 800df08:	4608      	mov	r0, r1
 800df0a:	4611      	mov	r1, r2
 800df0c:	602b      	str	r3, [r5, #0]
 800df0e:	f7f5 fe17 	bl	8003b40 <_fstat>
 800df12:	1c43      	adds	r3, r0, #1
 800df14:	d102      	bne.n	800df1c <_fstat_r+0x1c>
 800df16:	682b      	ldr	r3, [r5, #0]
 800df18:	b103      	cbz	r3, 800df1c <_fstat_r+0x1c>
 800df1a:	6023      	str	r3, [r4, #0]
 800df1c:	bd38      	pop	{r3, r4, r5, pc}
 800df1e:	bf00      	nop
 800df20:	20040a0c 	.word	0x20040a0c

0800df24 <memcpy>:
 800df24:	440a      	add	r2, r1
 800df26:	4291      	cmp	r1, r2
 800df28:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800df2c:	d100      	bne.n	800df30 <memcpy+0xc>
 800df2e:	4770      	bx	lr
 800df30:	b510      	push	{r4, lr}
 800df32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df3a:	4291      	cmp	r1, r2
 800df3c:	d1f9      	bne.n	800df32 <memcpy+0xe>
 800df3e:	bd10      	pop	{r4, pc}

0800df40 <__assert_func>:
 800df40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800df42:	4614      	mov	r4, r2
 800df44:	461a      	mov	r2, r3
 800df46:	4b09      	ldr	r3, [pc, #36]	@ (800df6c <__assert_func+0x2c>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	4605      	mov	r5, r0
 800df4c:	68d8      	ldr	r0, [r3, #12]
 800df4e:	b14c      	cbz	r4, 800df64 <__assert_func+0x24>
 800df50:	4b07      	ldr	r3, [pc, #28]	@ (800df70 <__assert_func+0x30>)
 800df52:	9100      	str	r1, [sp, #0]
 800df54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800df58:	4906      	ldr	r1, [pc, #24]	@ (800df74 <__assert_func+0x34>)
 800df5a:	462b      	mov	r3, r5
 800df5c:	f000 f83c 	bl	800dfd8 <fiprintf>
 800df60:	f000 f859 	bl	800e016 <abort>
 800df64:	4b04      	ldr	r3, [pc, #16]	@ (800df78 <__assert_func+0x38>)
 800df66:	461c      	mov	r4, r3
 800df68:	e7f3      	b.n	800df52 <__assert_func+0x12>
 800df6a:	bf00      	nop
 800df6c:	20040080 	.word	0x20040080
 800df70:	0800e60e 	.word	0x0800e60e
 800df74:	0800e61b 	.word	0x0800e61b
 800df78:	0800e649 	.word	0x0800e649

0800df7c <_calloc_r>:
 800df7c:	b570      	push	{r4, r5, r6, lr}
 800df7e:	fba1 5402 	umull	r5, r4, r1, r2
 800df82:	b934      	cbnz	r4, 800df92 <_calloc_r+0x16>
 800df84:	4629      	mov	r1, r5
 800df86:	f7fe fefd 	bl	800cd84 <_malloc_r>
 800df8a:	4606      	mov	r6, r0
 800df8c:	b928      	cbnz	r0, 800df9a <_calloc_r+0x1e>
 800df8e:	4630      	mov	r0, r6
 800df90:	bd70      	pop	{r4, r5, r6, pc}
 800df92:	220c      	movs	r2, #12
 800df94:	6002      	str	r2, [r0, #0]
 800df96:	2600      	movs	r6, #0
 800df98:	e7f9      	b.n	800df8e <_calloc_r+0x12>
 800df9a:	462a      	mov	r2, r5
 800df9c:	4621      	mov	r1, r4
 800df9e:	f7fd fb3b 	bl	800b618 <memset>
 800dfa2:	e7f4      	b.n	800df8e <_calloc_r+0x12>

0800dfa4 <__ascii_mbtowc>:
 800dfa4:	b082      	sub	sp, #8
 800dfa6:	b901      	cbnz	r1, 800dfaa <__ascii_mbtowc+0x6>
 800dfa8:	a901      	add	r1, sp, #4
 800dfaa:	b142      	cbz	r2, 800dfbe <__ascii_mbtowc+0x1a>
 800dfac:	b14b      	cbz	r3, 800dfc2 <__ascii_mbtowc+0x1e>
 800dfae:	7813      	ldrb	r3, [r2, #0]
 800dfb0:	600b      	str	r3, [r1, #0]
 800dfb2:	7812      	ldrb	r2, [r2, #0]
 800dfb4:	1e10      	subs	r0, r2, #0
 800dfb6:	bf18      	it	ne
 800dfb8:	2001      	movne	r0, #1
 800dfba:	b002      	add	sp, #8
 800dfbc:	4770      	bx	lr
 800dfbe:	4610      	mov	r0, r2
 800dfc0:	e7fb      	b.n	800dfba <__ascii_mbtowc+0x16>
 800dfc2:	f06f 0001 	mvn.w	r0, #1
 800dfc6:	e7f8      	b.n	800dfba <__ascii_mbtowc+0x16>

0800dfc8 <_malloc_usable_size_r>:
 800dfc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfcc:	1f18      	subs	r0, r3, #4
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	bfbc      	itt	lt
 800dfd2:	580b      	ldrlt	r3, [r1, r0]
 800dfd4:	18c0      	addlt	r0, r0, r3
 800dfd6:	4770      	bx	lr

0800dfd8 <fiprintf>:
 800dfd8:	b40e      	push	{r1, r2, r3}
 800dfda:	b503      	push	{r0, r1, lr}
 800dfdc:	4601      	mov	r1, r0
 800dfde:	ab03      	add	r3, sp, #12
 800dfe0:	4805      	ldr	r0, [pc, #20]	@ (800dff8 <fiprintf+0x20>)
 800dfe2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfe6:	6800      	ldr	r0, [r0, #0]
 800dfe8:	9301      	str	r3, [sp, #4]
 800dfea:	f7fe fd89 	bl	800cb00 <_vfiprintf_r>
 800dfee:	b002      	add	sp, #8
 800dff0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dff4:	b003      	add	sp, #12
 800dff6:	4770      	bx	lr
 800dff8:	20040080 	.word	0x20040080

0800dffc <__ascii_wctomb>:
 800dffc:	4603      	mov	r3, r0
 800dffe:	4608      	mov	r0, r1
 800e000:	b141      	cbz	r1, 800e014 <__ascii_wctomb+0x18>
 800e002:	2aff      	cmp	r2, #255	@ 0xff
 800e004:	d904      	bls.n	800e010 <__ascii_wctomb+0x14>
 800e006:	228a      	movs	r2, #138	@ 0x8a
 800e008:	601a      	str	r2, [r3, #0]
 800e00a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e00e:	4770      	bx	lr
 800e010:	700a      	strb	r2, [r1, #0]
 800e012:	2001      	movs	r0, #1
 800e014:	4770      	bx	lr

0800e016 <abort>:
 800e016:	b508      	push	{r3, lr}
 800e018:	2006      	movs	r0, #6
 800e01a:	f000 f82b 	bl	800e074 <raise>
 800e01e:	2001      	movs	r0, #1
 800e020:	f7f5 fd5a 	bl	8003ad8 <_exit>

0800e024 <_raise_r>:
 800e024:	291f      	cmp	r1, #31
 800e026:	b538      	push	{r3, r4, r5, lr}
 800e028:	4605      	mov	r5, r0
 800e02a:	460c      	mov	r4, r1
 800e02c:	d904      	bls.n	800e038 <_raise_r+0x14>
 800e02e:	2316      	movs	r3, #22
 800e030:	6003      	str	r3, [r0, #0]
 800e032:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e036:	bd38      	pop	{r3, r4, r5, pc}
 800e038:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e03a:	b112      	cbz	r2, 800e042 <_raise_r+0x1e>
 800e03c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e040:	b94b      	cbnz	r3, 800e056 <_raise_r+0x32>
 800e042:	4628      	mov	r0, r5
 800e044:	f000 f830 	bl	800e0a8 <_getpid_r>
 800e048:	4622      	mov	r2, r4
 800e04a:	4601      	mov	r1, r0
 800e04c:	4628      	mov	r0, r5
 800e04e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e052:	f000 b817 	b.w	800e084 <_kill_r>
 800e056:	2b01      	cmp	r3, #1
 800e058:	d00a      	beq.n	800e070 <_raise_r+0x4c>
 800e05a:	1c59      	adds	r1, r3, #1
 800e05c:	d103      	bne.n	800e066 <_raise_r+0x42>
 800e05e:	2316      	movs	r3, #22
 800e060:	6003      	str	r3, [r0, #0]
 800e062:	2001      	movs	r0, #1
 800e064:	e7e7      	b.n	800e036 <_raise_r+0x12>
 800e066:	2100      	movs	r1, #0
 800e068:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e06c:	4620      	mov	r0, r4
 800e06e:	4798      	blx	r3
 800e070:	2000      	movs	r0, #0
 800e072:	e7e0      	b.n	800e036 <_raise_r+0x12>

0800e074 <raise>:
 800e074:	4b02      	ldr	r3, [pc, #8]	@ (800e080 <raise+0xc>)
 800e076:	4601      	mov	r1, r0
 800e078:	6818      	ldr	r0, [r3, #0]
 800e07a:	f7ff bfd3 	b.w	800e024 <_raise_r>
 800e07e:	bf00      	nop
 800e080:	20040080 	.word	0x20040080

0800e084 <_kill_r>:
 800e084:	b538      	push	{r3, r4, r5, lr}
 800e086:	4d07      	ldr	r5, [pc, #28]	@ (800e0a4 <_kill_r+0x20>)
 800e088:	2300      	movs	r3, #0
 800e08a:	4604      	mov	r4, r0
 800e08c:	4608      	mov	r0, r1
 800e08e:	4611      	mov	r1, r2
 800e090:	602b      	str	r3, [r5, #0]
 800e092:	f7f5 fd11 	bl	8003ab8 <_kill>
 800e096:	1c43      	adds	r3, r0, #1
 800e098:	d102      	bne.n	800e0a0 <_kill_r+0x1c>
 800e09a:	682b      	ldr	r3, [r5, #0]
 800e09c:	b103      	cbz	r3, 800e0a0 <_kill_r+0x1c>
 800e09e:	6023      	str	r3, [r4, #0]
 800e0a0:	bd38      	pop	{r3, r4, r5, pc}
 800e0a2:	bf00      	nop
 800e0a4:	20040a0c 	.word	0x20040a0c

0800e0a8 <_getpid_r>:
 800e0a8:	f7f5 bcfe 	b.w	8003aa8 <_getpid>

0800e0ac <_init>:
 800e0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ae:	bf00      	nop
 800e0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0b2:	bc08      	pop	{r3}
 800e0b4:	469e      	mov	lr, r3
 800e0b6:	4770      	bx	lr

0800e0b8 <_fini>:
 800e0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ba:	bf00      	nop
 800e0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0be:	bc08      	pop	{r3}
 800e0c0:	469e      	mov	lr, r3
 800e0c2:	4770      	bx	lr
