Analysis & Synthesis report for test_proyecto
Mon Jan 13 13:01:30 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |test_proyecto|luces:inst15|ep
 10. State Machine - |test_proyecto|tx_byte:inst10|ep
 11. State Machine - |test_proyecto|tx_comando:inst9|ep
 12. State Machine - |test_proyecto|rx_byte:inst2|ep
 13. State Machine - |test_proyecto|rx_comando:inst54|ep
 14. State Machine - |test_proyecto|GESTOR_COMANDO:inst8|ep
 15. State Machine - |test_proyecto|Gestor_alarma:inst7|ep
 16. State Machine - |test_proyecto|au_out:inst|ep
 17. State Machine - |test_proyecto|au_setup:inst1|ep
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: Gestor_alarma:inst7|lpm_divide:Mod1
 26. Parameter Settings for Inferred Entity Instance: Gestor_alarma:inst7|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div6
 28. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div8
 29. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div7
 30. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div5
 31. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div3
 33. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div2
 34. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div4
 36. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div9
 37. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult6
 38. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult5
 39. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult4
 40. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult2
 42. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult1
 43. Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult3
 44. Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult1
 45. Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult6
 47. Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult3
 48. Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult2
 49. Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult5
 50. Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult4
 51. lpm_mult Parameter Settings by Entity Instance
 52. SignalTap II Logic Analyzer Settings
 53. Elapsed Time Per Partition
 54. Connections to In-System Debugging Instance "auto_signaltap_0"
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 13 13:01:29 2014      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; test_proyecto                              ;
; Top-level Entity Name              ; test_proyecto                              ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 4,240                                      ;
;     Total combinational functions  ; 3,463                                      ;
;     Dedicated logic registers      ; 1,682                                      ;
; Total registers                    ; 1682                                       ;
; Total pins                         ; 113                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 184,320                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; test_proyecto      ; test_proyecto      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+
; test_proyecto.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/altera/13.0/test_proyecto/test_proyecto.bdf                              ;         ;
; au_setup.vhd                     ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/au_setup.vhd                                   ;         ;
; au_out.vhd                       ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/au_out.vhd                                     ;         ;
; aud_cont.vhd                     ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/aud_cont.vhd                                   ;         ;
; gestor_alarma.vhd                ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/gestor_alarma.vhd                              ;         ;
; gestor_comando.vhd               ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/gestor_comando.vhd                             ;         ;
; rx_comando.vhd                   ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/rx_comando.vhd                                 ;         ;
; rx_byte.vhd                      ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/rx_byte.vhd                                    ;         ;
; tx_comando.vhd                   ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/tx_comando.vhd                                 ;         ;
; tx_byte.vhd                      ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/tx_byte.vhd                                    ;         ;
; luces.vhd                        ; yes             ; Auto-Found VHDL File               ; C:/altera/13.0/test_proyecto/luces.vhd                                      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ps14.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/altsyncram_ps14.tdf                         ;         ;
; db/altsyncram_1hq1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/altsyncram_1hq1.tdf                         ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_boc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/mux_boc.tdf                                 ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/decode_rqf.tdf                              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_2ci.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/cntr_2ci.tdf                                ;         ;
; db/cmpr_acc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/cmpr_acc.tdf                                ;         ;
; db/cntr_45j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/cntr_45j.tdf                                ;         ;
; db/cntr_vbi.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/cntr_vbi.tdf                                ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/cmpr_9cc.tdf                                ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/cntr_gui.tdf                                ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/cmpr_5cc.tdf                                ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_65m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_65m.tdf                          ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_dkh.tdf                     ;         ;
; db/alt_u_div_sve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_sve.tdf                           ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/add_sub_lkc.tdf                             ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/add_sub_mkc.tdf                             ;         ;
; db/lpm_divide_dem.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_dem.tdf                          ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_nlh.tdf                     ;         ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_g2f.tdf                           ;         ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_0dm.tdf                          ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_akh.tdf                     ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_mve.tdf                           ;         ;
; db/lpm_divide_rfm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_rfm.tdf                          ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_5nh.tdf                     ;         ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_c5f.tdf                           ;         ;
; db/lpm_divide_4gm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_4gm.tdf                          ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_enh.tdf                     ;         ;
; db/alt_u_div_u5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_u5f.tdf                           ;         ;
; db/lpm_divide_vfm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_vfm.tdf                          ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_9nh.tdf                     ;         ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_k5f.tdf                           ;         ;
; db/lpm_divide_tfm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_tfm.tdf                          ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_7nh.tdf                     ;         ;
; db/alt_u_div_g5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_g5f.tdf                           ;         ;
; db/lpm_divide_1gm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_1gm.tdf                          ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_bnh.tdf                     ;         ;
; db/alt_u_div_o5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_o5f.tdf                           ;         ;
; db/lpm_divide_2gm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/lpm_divide_2gm.tdf                          ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/sign_div_unsign_cnh.tdf                     ;         ;
; db/alt_u_div_q5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/altera/13.0/test_proyecto/db/alt_u_div_q5f.tdf                           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf                 ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/csa_add.inc                  ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.inc                 ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/muleabz.inc                  ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/mul_lfrg.inc                 ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/mul_boothc.inc               ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult.inc             ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf                 ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,240    ;
;                                             ;          ;
; Total combinational functions               ; 3463     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1164     ;
;     -- 3 input functions                    ; 1015     ;
;     -- <=2 input functions                  ; 1284     ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2502     ;
;     -- arithmetic mode                      ; 961      ;
;                                             ;          ;
; Total registers                             ; 1682     ;
;     -- Dedicated logic registers            ; 1682     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 113      ;
; Total memory bits                           ; 184320   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1308     ;
; Total fan-out                               ; 16883    ;
; Average fan-out                             ; 3.16     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test_proyecto                                                                                          ; 3463 (1)          ; 1682 (0)     ; 184320      ; 0            ; 0       ; 0         ; 113  ; 0            ; |test_proyecto                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |GESTOR_COMANDO:inst8|                                                                               ; 316 (316)         ; 230 (230)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|GESTOR_COMANDO:inst8                                                                                                                                                                                                                                                                                                                 ;              ;
;    |Gestor_alarma:inst7|                                                                                ; 265 (149)         ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7                                                                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_divide:Mod0|                                                                                 ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                  ;              ;
;          |lpm_divide_65m:auto_generated|                                                                ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                                    ;              ;
;             |sign_div_unsign_dkh:divider|                                                               ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                        ;              ;
;                |alt_u_div_sve:divider|                                                                  ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider                                                                                                                                                                                                                  ;              ;
;       |lpm_divide:Mod1|                                                                                 ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                  ;              ;
;          |lpm_divide_65m:auto_generated|                                                                ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                                    ;              ;
;             |sign_div_unsign_dkh:divider|                                                               ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider                                                                                                                                                                                                                                        ;              ;
;                |alt_u_div_sve:divider|                                                                  ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|Gestor_alarma:inst7|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider                                                                                                                                                                                                                  ;              ;
;    |au_out:inst|                                                                                        ; 32 (32)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|au_out:inst                                                                                                                                                                                                                                                                                                                          ;              ;
;    |au_setup:inst1|                                                                                     ; 70 (70)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|au_setup:inst1                                                                                                                                                                                                                                                                                                                       ;              ;
;    |aud_cont:inst6|                                                                                     ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|aud_cont:inst6                                                                                                                                                                                                                                                                                                                       ;              ;
;    |luces:inst15|                                                                                       ; 62 (62)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|luces:inst15                                                                                                                                                                                                                                                                                                                         ;              ;
;    |rx_byte:inst2|                                                                                      ; 59 (59)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_byte:inst2                                                                                                                                                                                                                                                                                                                        ;              ;
;    |rx_comando:inst54|                                                                                  ; 464 (385)         ; 276 (276)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54                                                                                                                                                                                                                                                                                                                    ;              ;
;       |lpm_mult:Mult0|                                                                                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_mult:Mult1|                                                                                  ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_mult:Mult2|                                                                                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_mult:Mult3|                                                                                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_mult:Mult4|                                                                                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_mult:Mult5|                                                                                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                  ;              ;
;       |lpm_mult:Mult6|                                                                                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                     ;              ;
;          |multcore:mult_core|                                                                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|rx_comando:inst54|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 420 (1)           ; 848 (90)     ; 184320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 419 (0)           ; 758 (0)      ; 184320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 419 (21)          ; 758 (216)    ; 184320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_boc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_boc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 184320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_ps14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 184320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ps14:auto_generated                                                                                                                                           ;              ;
;                   |altsyncram_1hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 184320      ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ps14:auto_generated|altsyncram_1hq1:altsyncram1                                                                                                               ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 107 (1)           ; 241 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 90 (0)            ; 225 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 135 (135)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 90 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 16 (16)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 136 (11)          ; 119 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_2ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2ci:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_45j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_45j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_vbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_vbi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |tx_byte:inst10|                                                                                     ; 61 (61)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_byte:inst10                                                                                                                                                                                                                                                                                                                       ;              ;
;    |tx_comando:inst9|                                                                                   ; 1583 (368)        ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9                                                                                                                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div0|                                                                                 ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div0                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_1gm:auto_generated|                                                                ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div0|lpm_divide_1gm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_bnh:divider|                                                               ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_o5f:divider|                                                                  ; 206 (206)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div1|                                                                                 ; 186 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div1                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_4gm:auto_generated|                                                                ; 186 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div1|lpm_divide_4gm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_enh:divider|                                                               ; 186 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div1|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_u5f:divider|                                                                  ; 186 (186)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div1|lpm_divide_4gm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_u5f:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div2|                                                                                 ; 209 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div2                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_tfm:auto_generated|                                                                ; 209 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div2|lpm_divide_tfm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_7nh:divider|                                                               ; 209 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_g5f:divider|                                                                  ; 209 (209)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div3|                                                                                 ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div3                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_vfm:auto_generated|                                                                ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div3|lpm_divide_vfm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_9nh:divider|                                                               ; 136 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div3|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_k5f:divider|                                                                  ; 136 (136)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div3|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div4|                                                                                 ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div4                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_2gm:auto_generated|                                                                ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div4|lpm_divide_2gm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_cnh:divider|                                                               ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div4|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_q5f:divider|                                                                  ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div4|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div5|                                                                                 ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div5                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_rfm:auto_generated|                                                                ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div5|lpm_divide_rfm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_5nh:divider|                                                               ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div5|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_c5f:divider|                                                                  ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div5|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div6|                                                                                 ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div6                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_dem:auto_generated|                                                                ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div6|lpm_divide_dem:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_nlh:divider|                                                               ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div6|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_g2f:divider|                                                                  ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div6|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div7|                                                                                 ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div7                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div7|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_akh:divider|                                                               ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_mve:divider|                                                                  ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div8|                                                                                 ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div8                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div8|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_akh:divider|                                                               ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_mve:divider|                                                                  ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div8|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_divide:Div9|                                                                                 ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div9                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div9|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                       ;              ;
;             |sign_div_unsign_akh:divider|                                                               ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div9|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                           ;              ;
;                |alt_u_div_mve:divider|                                                                  ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_divide:Div9|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                     ;              ;
;       |lpm_mult:Mult0|                                                                                  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                      ;              ;
;          |multcore:mult_core|                                                                           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                   ;              ;
;       |lpm_mult:Mult1|                                                                                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                      ;              ;
;          |multcore:mult_core|                                                                           ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                   ;              ;
;       |lpm_mult:Mult2|                                                                                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                      ;              ;
;          |multcore:mult_core|                                                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                   ;              ;
;       |lpm_mult:Mult3|                                                                                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                      ;              ;
;          |multcore:mult_core|                                                                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                   ;              ;
;       |lpm_mult:Mult4|                                                                                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                      ;              ;
;          |multcore:mult_core|                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                   ;              ;
;       |lpm_mult:Mult5|                                                                                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                      ;              ;
;          |multcore:mult_core|                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                   ;              ;
;       |lpm_mult:Mult6|                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                      ;              ;
;          |multcore:mult_core|                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_proyecto|tx_comando:inst9|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                                   ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ps14:auto_generated|altsyncram_1hq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 45           ; 4096         ; 45           ; 184320 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_proyecto|luces:inst15|ep                                                                                                        ;
+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; ep.e16 ; ep.e15 ; ep.e14 ; ep.e13 ; ep.e12 ; ep.e11 ; ep.e10 ; ep.e9 ; ep.e8 ; ep.e7 ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e7  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e8  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e9  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e10 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e11 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e12 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e13 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e14 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e15 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e16 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |test_proyecto|tx_byte:inst10|ep                                      ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e9 ; ep.e8 ; ep.e7 ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e7 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e8 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e9 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |test_proyecto|tx_comando:inst9|ep            ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |test_proyecto|rx_byte:inst2|ep                                       ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e9 ; ep.e8 ; ep.e7 ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e7 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e8 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e9 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |test_proyecto|rx_comando:inst54|ep                   ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e7 ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e7 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_proyecto|GESTOR_COMANDO:inst8|ep                                                                                                                           ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; ep.e19 ; ep.e18 ; ep.e17 ; ep.e16 ; ep.e15 ; ep.e14 ; ep.e13 ; ep.e12 ; ep.e11 ; ep.e10 ; ep.e9 ; ep.e8 ; ep.e7 ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e7  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e8  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e9  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e10 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e11 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e12 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e13 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e14 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e15 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e16 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e17 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e18 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e19 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |test_proyecto|Gestor_alarma:inst7|ep                 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e7 ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e7 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |test_proyecto|au_out:inst|ep                 ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e6 ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; ep.e6 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |test_proyecto|au_setup:inst1|ep      ;
+-------+-------+-------+-------+-------+-------+-------+
; Name  ; ep.e5 ; ep.e4 ; ep.e3 ; ep.e2 ; ep.e1 ; ep.e0 ;
+-------+-------+-------+-------+-------+-------+-------+
; ep.e0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; ep.e1 ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; ep.e2 ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; ep.e3 ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; ep.e4 ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; ep.e5 ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; GESTOR_COMANDO:inst8|es.e11_3552                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e13_3486                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e18_3321                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e3_3816                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e12_3519                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e14_3453                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e10_3585                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e7_3684                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e6_3717                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e8_3651                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e15_3420                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e5_3750                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e17_3354                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e2_3849                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e9_3618                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e19_3288                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e4_3783                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e1_3882                     ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; GESTOR_COMANDO:inst8|es.e16_3387                    ; GESTOR_COMANDO:inst8|Selector32 ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; rx_comando:inst54|indice[0..2]         ; Stuck at GND due to stuck port data_in ;
; tx_comando:inst9|indice[0..2]          ; Stuck at VCC due to stuck port data_in ;
; tx_byte:inst10|Qbyte[7]                ; Stuck at GND due to stuck port data_in ;
; luces:inst15|ep.e8                     ; Stuck at GND due to stuck port data_in ;
; rx_comando:inst54|indice[8..30]        ; Lost fanout                            ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                           ;
+-----------------------------+---------------------------+-------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                      ;
+-----------------------------+---------------------------+-------------------------------------------------------------+
; rx_comando:inst54|indice[2] ; Stuck at GND              ; rx_comando:inst54|indice[26], rx_comando:inst54|indice[27], ;
;                             ; due to stuck port data_in ; rx_comando:inst54|indice[28], rx_comando:inst54|indice[29], ;
;                             ;                           ; rx_comando:inst54|indice[30]                                ;
; tx_comando:inst9|indice[2]  ; Stuck at VCC              ; tx_byte:inst10|Qbyte[7]                                     ;
;                             ; due to stuck port data_in ;                                                             ;
+-----------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1682  ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 111   ;
; Number of registers using Asynchronous Clear ; 746   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 993   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tx_comando:inst9|indice[3]                                                                                                                                                     ; 22      ;
; tx_comando:inst9|indice[6]                                                                                                                                                     ; 22      ;
; tx_comando:inst9|indice[7]                                                                                                                                                     ; 10      ;
; au_setup:inst1|ctmp[7]                                                                                                                                                         ; 6       ;
; rx_comando:inst54|password_aux[0]                                                                                                                                              ; 2       ;
; rx_comando:inst54|password_aux[1]                                                                                                                                              ; 2       ;
; rx_comando:inst54|password_aux[4]                                                                                                                                              ; 2       ;
; rx_comando:inst54|password_aux[5]                                                                                                                                              ; 2       ;
; rx_comando:inst54|password_aux[8]                                                                                                                                              ; 2       ;
; rx_comando:inst54|password_aux[9]                                                                                                                                              ; 2       ;
; rx_comando:inst54|password_aux[12]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[13]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[16]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[17]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[20]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[21]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[24]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[25]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[28]                                                                                                                                             ; 2       ;
; rx_comando:inst54|password_aux[29]                                                                                                                                             ; 2       ;
; au_setup:inst1|i2c_sdat~reg0                                                                                                                                                   ; 1       ;
; au_setup:inst1|i2c_sdat~en                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 39                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_proyecto|tx_byte:inst10|Qcbits[0]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test_proyecto|tx_comando:inst9|indice[4]                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_proyecto|rx_byte:inst2|Qcbits[3]                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |test_proyecto|rx_comando:inst54|indice[12]                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_proyecto|rx_comando:inst54|comando_comp[0]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|com_tx[2]                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|cmx[2]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|intrusion                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|res_act[5]                                                                       ;
; 3:1                ; 76 bits   ; 152 LEs       ; 76 LEs               ; 76 LEs                 ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|Qpassword_aux[16]                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test_proyecto|tx_comando:inst9|cn[4]                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |test_proyecto|au_out:inst|srdato[5]                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |test_proyecto|tx_byte:inst10|Qctmp[11]                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |test_proyecto|rx_byte:inst2|Qctmp[11]                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_proyecto|au_setup:inst1|caddr[2]                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test_proyecto|au_setup:inst1|cbits[0]                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |test_proyecto|rx_comando:inst54|password_aux[26]                                                                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |test_proyecto|luces:inst15|contLUCES[0]                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |test_proyecto|au_setup:inst1|ctmp[5]                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|intentos[0]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|state[3]                                                                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|timestamp_tx_aux[25]                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |test_proyecto|Gestor_alarma:inst7|cont_t_res_A[1]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |test_proyecto|Gestor_alarma:inst7|cont_res_actA[5]                                                                  ;
; 5:1                ; 26 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |test_proyecto|Gestor_alarma:inst7|tiempo[10]                                                                        ;
; 4:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |test_proyecto|GESTOR_COMANDO:inst8|t_desacA[0]                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_proyecto|tx_comando:inst9|indice[3]                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |test_proyecto|rx_comando:inst54|password_aux[20]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |test_proyecto|rx_comando:inst54|ep                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test_proyecto|tx_comando:inst9|Mux1                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |test_proyecto|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 45                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 45                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 11886                                                                                                                                                             ; Untyped        ;
; sld_node_crc_loword                             ; 56688                                                                                                                                                             ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                 ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                              ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                              ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 161                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Gestor_alarma:inst7|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Gestor_alarma:inst7|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                 ;
; LPM_WIDTHD             ; 10             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                                 ;
; LPM_WIDTHD             ; 24             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_4gm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 17             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                 ;
; LPM_WIDTHD             ; 20             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_tfm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 30             ; Untyped                                 ;
; LPM_WIDTHD             ; 27             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_1gm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                 ;
; LPM_WIDTHD             ; 14             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult6  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 11         ; Untyped             ;
; LPM_WIDTHR                                     ; 11         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult5  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 14         ; Untyped             ;
; LPM_WIDTHR                                     ; 14         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult4  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 14         ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult0  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 27         ; Untyped             ;
; LPM_WIDTHP                                     ; 31         ; Untyped             ;
; LPM_WIDTHR                                     ; 31         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult2  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 20         ; Untyped             ;
; LPM_WIDTHP                                     ; 24         ; Untyped             ;
; LPM_WIDTHR                                     ; 24         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult1  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 24         ; Untyped             ;
; LPM_WIDTHP                                     ; 28         ; Untyped             ;
; LPM_WIDTHR                                     ; 28         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_comando:inst9|lpm_mult:Mult3  ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 17         ; Untyped             ;
; LPM_WIDTHP                                     ; 21         ; Untyped             ;
; LPM_WIDTHR                                     ; 21         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 24         ; Untyped             ;
; LPM_WIDTHP                                     ; 28         ; Untyped             ;
; LPM_WIDTHR                                     ; 28         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 27         ; Untyped             ;
; LPM_WIDTHP                                     ; 31         ; Untyped             ;
; LPM_WIDTHR                                     ; 31         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult6 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 11         ; Untyped             ;
; LPM_WIDTHR                                     ; 11         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult3 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 17         ; Untyped             ;
; LPM_WIDTHP                                     ; 21         ; Untyped             ;
; LPM_WIDTHR                                     ; 21         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult2 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 20         ; Untyped             ;
; LPM_WIDTHP                                     ; 24         ; Untyped             ;
; LPM_WIDTHR                                     ; 24         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult5 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 10         ; Untyped             ;
; LPM_WIDTHP                                     ; 14         ; Untyped             ;
; LPM_WIDTHR                                     ; 14         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rx_comando:inst54|lpm_mult:Mult4 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4          ; Untyped             ;
; LPM_WIDTHB                                     ; 14         ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 14                               ;
; Entity Instance                       ; tx_comando:inst9|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 7                                ;
;     -- LPM_WIDTHP                     ; 11                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tx_comando:inst9|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 10                               ;
;     -- LPM_WIDTHP                     ; 14                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tx_comando:inst9|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 14                               ;
;     -- LPM_WIDTHP                     ; 18                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tx_comando:inst9|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 27                               ;
;     -- LPM_WIDTHP                     ; 31                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tx_comando:inst9|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 20                               ;
;     -- LPM_WIDTHP                     ; 24                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tx_comando:inst9|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 24                               ;
;     -- LPM_WIDTHP                     ; 28                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; tx_comando:inst9|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 21                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; rx_comando:inst54|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 24                               ;
;     -- LPM_WIDTHP                     ; 28                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; rx_comando:inst54|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 27                               ;
;     -- LPM_WIDTHP                     ; 31                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; rx_comando:inst54|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 7                                ;
;     -- LPM_WIDTHP                     ; 11                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; rx_comando:inst54|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 17                               ;
;     -- LPM_WIDTHP                     ; 21                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; rx_comando:inst54|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 20                               ;
;     -- LPM_WIDTHP                     ; 24                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; rx_comando:inst54|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 10                               ;
;     -- LPM_WIDTHP                     ; 14                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; rx_comando:inst54|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 14                               ;
;     -- LPM_WIDTHP                     ; 18                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 45                  ; 45               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:18     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                 ;
+---------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+
; Name          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                   ; Details ;
+---------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+
; CLOCK_50      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; empezar       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|ep.e5             ; N/A     ;
; empezar       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|ep.e5             ; N/A     ;
; t_activ[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|trozo2_t_activ[0] ; N/A     ;
; t_activ[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|trozo2_t_activ[0] ; N/A     ;
; t_activ[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~0           ; N/A     ;
; t_activ[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~0           ; N/A     ;
; t_activ[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~2           ; N/A     ;
; t_activ[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~2           ; N/A     ;
; t_activ[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~4           ; N/A     ;
; t_activ[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~4           ; N/A     ;
; t_activ[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~6           ; N/A     ;
; t_activ[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~6           ; N/A     ;
; t_activ[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~8           ; N/A     ;
; t_activ[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~8           ; N/A     ;
; t_activ[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~10          ; N/A     ;
; t_activ[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add14~10          ; N/A     ;
; t_des[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|trozo2_t_des[0]   ; N/A     ;
; t_des[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|trozo2_t_des[0]   ; N/A     ;
; t_des[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~0           ; N/A     ;
; t_des[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~0           ; N/A     ;
; t_des[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~2           ; N/A     ;
; t_des[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~2           ; N/A     ;
; t_des[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~4           ; N/A     ;
; t_des[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~4           ; N/A     ;
; t_des[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~6           ; N/A     ;
; t_des[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~6           ; N/A     ;
; t_des[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~8           ; N/A     ;
; t_des[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~8           ; N/A     ;
; t_des[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~10          ; N/A     ;
; t_des[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add12~10          ; N/A     ;
; timestamp[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|trozo9[0]         ; N/A     ;
; timestamp[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|trozo9[0]         ; N/A     ;
; timestamp[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~18          ; N/A     ;
; timestamp[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~18          ; N/A     ;
; timestamp[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~20          ; N/A     ;
; timestamp[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~20          ; N/A     ;
; timestamp[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~22          ; N/A     ;
; timestamp[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~22          ; N/A     ;
; timestamp[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~24          ; N/A     ;
; timestamp[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~24          ; N/A     ;
; timestamp[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~26          ; N/A     ;
; timestamp[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~26          ; N/A     ;
; timestamp[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~28          ; N/A     ;
; timestamp[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~28          ; N/A     ;
; timestamp[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~30          ; N/A     ;
; timestamp[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~30          ; N/A     ;
; timestamp[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~32          ; N/A     ;
; timestamp[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~32          ; N/A     ;
; timestamp[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~34          ; N/A     ;
; timestamp[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~34          ; N/A     ;
; timestamp[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~36          ; N/A     ;
; timestamp[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~36          ; N/A     ;
; timestamp[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~0           ; N/A     ;
; timestamp[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~0           ; N/A     ;
; timestamp[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~38          ; N/A     ;
; timestamp[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~38          ; N/A     ;
; timestamp[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~40          ; N/A     ;
; timestamp[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~40          ; N/A     ;
; timestamp[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~42          ; N/A     ;
; timestamp[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~42          ; N/A     ;
; timestamp[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~44          ; N/A     ;
; timestamp[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~44          ; N/A     ;
; timestamp[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~46          ; N/A     ;
; timestamp[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~46          ; N/A     ;
; timestamp[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~48          ; N/A     ;
; timestamp[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~48          ; N/A     ;
; timestamp[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~50          ; N/A     ;
; timestamp[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~50          ; N/A     ;
; timestamp[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~52          ; N/A     ;
; timestamp[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~52          ; N/A     ;
; timestamp[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~54          ; N/A     ;
; timestamp[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~54          ; N/A     ;
; timestamp[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~56          ; N/A     ;
; timestamp[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~56          ; N/A     ;
; timestamp[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~2           ; N/A     ;
; timestamp[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~2           ; N/A     ;
; timestamp[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~4           ; N/A     ;
; timestamp[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~4           ; N/A     ;
; timestamp[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~6           ; N/A     ;
; timestamp[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~6           ; N/A     ;
; timestamp[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~8           ; N/A     ;
; timestamp[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~8           ; N/A     ;
; timestamp[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~10          ; N/A     ;
; timestamp[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~10          ; N/A     ;
; timestamp[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~12          ; N/A     ;
; timestamp[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~12          ; N/A     ;
; timestamp[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~14          ; N/A     ;
; timestamp[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~14          ; N/A     ;
; timestamp[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~16          ; N/A     ;
; timestamp[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; rx_comando:inst54|Add10~16          ; N/A     ;
+---------------+---------------+-----------+----------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Jan 13 13:00:55 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_proyecto -c test_proyecto
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test_proyecto.bdf
    Info (12023): Found entity 1: test_proyecto
Info (12127): Elaborating entity "test_proyecto" for the top level hierarchy
Warning (12125): Using design file au_setup.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: au_setup-a
    Info (12023): Found entity 1: au_setup
Info (12128): Elaborating entity "au_setup" for hierarchy "au_setup:inst1"
Warning (10492): VHDL Process Statement warning at au_setup.vhd(76): signal "mic_lin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file au_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: au_out-a
    Info (12023): Found entity 1: au_out
Info (12128): Elaborating entity "au_out" for hierarchy "au_out:inst"
Warning (12125): Using design file aud_cont.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: aud_cont-a
    Info (12023): Found entity 1: aud_cont
Info (12128): Elaborating entity "aud_cont" for hierarchy "aud_cont:inst6"
Warning (12125): Using design file gestor_alarma.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Gestor_alarma-arq_Gestor_alarma
    Info (12023): Found entity 1: Gestor_alarma
Info (12128): Elaborating entity "Gestor_alarma" for hierarchy "Gestor_alarma:inst7"
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(67): signal "segundo_pasado" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(85): signal "segundo_pasado" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(232): signal "tiempoactiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(233): signal "decimalact" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(246): signal "tiempoactiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(247): signal "digitoact" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(265): signal "tiempodes" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(266): signal "decimaldes" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(279): signal "tiempodes" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_alarma.vhd(280): signal "digitodes" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file gestor_comando.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: GESTOR_COMANDO-a
    Info (12023): Found entity 1: GESTOR_COMANDO
Info (12128): Elaborating entity "GESTOR_COMANDO" for hierarchy "GESTOR_COMANDO:inst8"
Warning (10492): VHDL Process Statement warning at gestor_comando.vhd(113): signal "INTENTO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_comando.vhd(191): signal "cmx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_comando.vhd(193): signal "cmx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at gestor_comando.vhd(194): signal "STAT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at gestor_comando.vhd(95): inferring latch(es) for signal or variable "es", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "es.e19" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e18" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e17" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e16" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e15" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e14" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e13" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e12" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e11" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e10" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e9" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e8" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e7" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e6" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e5" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e4" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e3" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e2" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e1" at gestor_comando.vhd(95)
Info (10041): Inferred latch for "es.e0" at gestor_comando.vhd(95)
Warning (12125): Using design file rx_comando.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: rx_comando-arq_rx_comando
    Info (12023): Found entity 1: rx_comando
Info (12128): Elaborating entity "rx_comando" for hierarchy "rx_comando:inst54"
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(73): signal "ep" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(77): signal "rec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(85): signal "igual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(95): signal "cmd_completo_ack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(569): signal "trozo9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(570): signal "trozo1_t_des" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(570): signal "trozo2_t_des" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(571): signal "trozo1_t_activ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_comando.vhd(571): signal "trozo2_t_activ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file rx_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: rx_byte-a
    Info (12023): Found entity 1: rx_byte
Info (12128): Elaborating entity "rx_byte" for hierarchy "rx_byte:inst2"
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(42): signal "ep" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(44): signal "rx_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(50): signal "fintmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(50): signal "rx_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(51): signal "fintmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(57): signal "fintmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(63): signal "Qcbits" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(67): signal "fintmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(71): signal "rec_OK" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rx_byte.vhd(75): signal "rx_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file tx_comando.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: tx_comando-a
    Info (12023): Found entity 1: tx_comando
Info (12128): Elaborating entity "tx_comando" for hierarchy "tx_comando:inst9"
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(224): signal "timestamp_tx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(225): signal "timestamp_tx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(225): signal "trozo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(227): signal "resto1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(228): signal "resto1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(228): signal "trozo2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(230): signal "resto2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(231): signal "resto2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(231): signal "trozo3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(233): signal "resto3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(234): signal "resto3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(234): signal "trozo4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(236): signal "resto4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(237): signal "resto4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(237): signal "trozo5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(239): signal "resto5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(240): signal "resto5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(240): signal "trozo6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(242): signal "resto6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(243): signal "resto6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(243): signal "trozo7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(245): signal "resto7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(246): signal "resto7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(246): signal "trozo8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(248): signal "resto8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(251): signal "trozo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(263): signal "trozo2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(275): signal "trozo3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(287): signal "trozo4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(299): signal "trozo5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(311): signal "trozo6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(323): signal "trozo7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(335): signal "trozo8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(347): signal "trozo9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(359): signal "digito9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(372): signal "t_res" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(373): signal "t_res" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(373): signal "t_res_trozo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(375): signal "t_res_resto1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(378): signal "t_res_trozo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(390): signal "t_res_trozo2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(403): signal "t_res_digito1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(403): signal "t_res_digito2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(415): signal "res_act" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(416): signal "res_act" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(416): signal "res_act_trozo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(418): signal "res_act_resto1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(421): signal "res_act_trozo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(433): signal "res_act_trozo2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(446): signal "res_act_digito1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(446): signal "res_act_digito2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(453): signal "activado" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(459): signal "intrusion" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(465): signal "alarma" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(495): signal "firmware" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(500): signal "firmware" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(547): signal "timestamp_tx_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(552): signal "timestamp_tx_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(561): signal "cmActivado" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(561): signal "res_act_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(561): signal "cmIntrusion" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(561): signal "t_res_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(561): signal "cmAlarma" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(567): signal "cmActivado" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(567): signal "res_act_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(567): signal "cmIntrusion" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(567): signal "t_res_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx_comando.vhd(567): signal "cmAlarma" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file tx_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: tx_byte-a
    Info (12023): Found entity 1: tx_byte
Info (12128): Elaborating entity "tx_byte" for hierarchy "tx_byte:inst10"
Warning (12125): Using design file luces.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: luces-arq_luces
    Info (12023): Found entity 1: luces
Info (12128): Elaborating entity "luces" for hierarchy "luces:inst15"
Warning (10492): VHDL Process Statement warning at luces.vhd(68): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(73): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(78): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(83): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(88): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(93): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(98): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(103): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(108): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(113): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(118): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(123): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(128): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(133): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(138): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(143): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at luces.vhd(147): signal "alarma_activada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ps14.tdf
    Info (12023): Found entity 1: altsyncram_ps14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hq1.tdf
    Info (12023): Found entity 1: altsyncram_1hq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info (12023): Found entity 1: mux_boc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf
    Info (12023): Found entity 1: cntr_2ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf
    Info (12023): Found entity 1: cntr_45j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf
    Info (12023): Found entity 1: cntr_vbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 26 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Gestor_alarma:inst7|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Gestor_alarma:inst7|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_comando:inst9|Div9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tx_comando:inst9|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tx_comando:inst9|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tx_comando:inst9|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tx_comando:inst9|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tx_comando:inst9|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tx_comando:inst9|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tx_comando:inst9|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rx_comando:inst54|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rx_comando:inst54|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rx_comando:inst54|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rx_comando:inst54|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rx_comando:inst54|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rx_comando:inst54|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rx_comando:inst54|Mult4"
Info (12130): Elaborated megafunction instantiation "Gestor_alarma:inst7|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "Gestor_alarma:inst7|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div6"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info (12023): Found entity 1: lpm_divide_dem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div8"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div5"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf
    Info (12023): Found entity 1: lpm_divide_rfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info (12023): Found entity 1: alt_u_div_c5f
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div1"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4gm.tdf
    Info (12023): Found entity 1: lpm_divide_4gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u5f.tdf
    Info (12023): Found entity 1: alt_u_div_u5f
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div3"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info (12023): Found entity 1: lpm_divide_vfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div2"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf
    Info (12023): Found entity 1: lpm_divide_tfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf
    Info (12023): Found entity 1: alt_u_div_g5f
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div0"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "30"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf
    Info (12023): Found entity 1: lpm_divide_1gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf
    Info (12023): Found entity 1: alt_u_div_o5f
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_divide:Div4"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf
    Info (12023): Found entity 1: lpm_divide_2gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf
    Info (12023): Found entity 1: alt_u_div_q5f
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult6"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult6"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult6"
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult5"
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "27"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "tx_comando:inst9|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "tx_comando:inst9|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "tx_comando:inst9|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "rx_comando:inst54|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "rx_comando:inst54|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rx_comando:inst54|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "rx_comando:inst54|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "27"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rx_comando:inst54|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "rx_comando:inst54|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rx_comando:inst54|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "rx_comando:inst54|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rx_comando:inst54|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "rx_comando:inst54|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rx_comando:inst54|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "rx_comando:inst54|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "rx_comando:inst54|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "rx_comando:inst54|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e11_3552 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|com_tx[1]
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e13_3486 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|com_tx[0]
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e3_3816 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|ep.e5
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e14_3453 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|ep.e5
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e10_3585 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|com_tx[0]
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e7_3684 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|ep.e5
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e6_3717 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|ep.e5
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e8_3651 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|ep.e5
Warning (13012): Latch GESTOR_COMANDO:inst8|es.e17_3354 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal GESTOR_COMANDO:inst8|com_tx[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register au_setup:inst1|ctmp[7] will power up to High
    Critical Warning (18010): Register au_setup:inst1|i2c_sdat~en will power up to High
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "tx_comando:inst9|Add2~0"
    Info (17048): Logic cell "tx_comando:inst9|Add3~0"
    Info (17048): Logic cell "tx_comando:inst9|Add4~0"
    Info (17048): Logic cell "tx_comando:inst9|Add5~0"
    Info (17048): Logic cell "tx_comando:inst9|Add6~0"
    Info (17048): Logic cell "tx_comando:inst9|Add7~0"
    Info (17048): Logic cell "tx_comando:inst9|Add8~0"
    Info (17048): Logic cell "tx_comando:inst9|Add2~40"
    Info (17048): Logic cell "tx_comando:inst9|Add2~42"
    Info (17048): Logic cell "tx_comando:inst9|Add3~36"
    Info (17048): Logic cell "tx_comando:inst9|Add2~44"
    Info (17048): Logic cell "tx_comando:inst9|Add3~38"
    Info (17048): Logic cell "tx_comando:inst9|Add4~30"
    Info (17048): Logic cell "tx_comando:inst9|Add2~46"
    Info (17048): Logic cell "tx_comando:inst9|Add3~40"
    Info (17048): Logic cell "tx_comando:inst9|Add4~32"
    Info (17048): Logic cell "tx_comando:inst9|Add5~26"
    Info (17048): Logic cell "tx_comando:inst9|Add2~48"
    Info (17048): Logic cell "tx_comando:inst9|Add3~42"
    Info (17048): Logic cell "tx_comando:inst9|Add4~34"
    Info (17048): Logic cell "tx_comando:inst9|Add5~28"
    Info (17048): Logic cell "tx_comando:inst9|Add6~22"
    Info (17048): Logic cell "tx_comando:inst9|Add2~50"
    Info (17048): Logic cell "tx_comando:inst9|Add3~44"
    Info (17048): Logic cell "tx_comando:inst9|Add4~36"
    Info (17048): Logic cell "tx_comando:inst9|Add5~30"
    Info (17048): Logic cell "tx_comando:inst9|Add6~24"
    Info (17048): Logic cell "tx_comando:inst9|Add7~16"
    Info (17048): Logic cell "tx_comando:inst9|Add2~52"
    Info (17048): Logic cell "tx_comando:inst9|Add3~46"
    Info (17048): Logic cell "tx_comando:inst9|Add4~38"
    Info (17048): Logic cell "tx_comando:inst9|Add5~32"
    Info (17048): Logic cell "tx_comando:inst9|Add6~26"
    Info (17048): Logic cell "tx_comando:inst9|Add7~18"
    Info (17048): Logic cell "tx_comando:inst9|Add8~12"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 4517 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 87 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 4354 logic cells
    Info (21064): Implemented 45 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 224 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Mon Jan 13 13:01:30 2014
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:34


