Analysis & Synthesis report for eindopdracht
<<<<<<< Updated upstream
Wed Jan 15 16:19:00 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
=======
Fri Jan 24 10:55:09 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
>>>>>>> Stashed changes


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
<<<<<<< Updated upstream
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |NBitReg
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
=======
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: button_debounce:debouncer
 11. Port Connectivity Checks: "switcher:sw3"
 12. Port Connectivity Checks: "switcher:sw2"
 13. Port Connectivity Checks: "switcher:sw1"
 14. Port Connectivity Checks: "switcher:sw0"
 15. Port Connectivity Checks: "button_debounce:debouncer"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
>>>>>>> Stashed changes



----------------
; Legal Notice ;
----------------
<<<<<<< Updated upstream
Copyright (C) 2024  Intel Corporation. All rights reserved.
=======
Copyright (C) 2019  Intel Corporation. All rights reserved.
>>>>>>> Stashed changes
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



<<<<<<< Updated upstream
+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 15 16:19:00 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; eindopdracht                                   ;
; Top-level Entity Name              ; NBitReg                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 8                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 8                                              ;
; Total registers                    ; 8                                              ;
; Total pins                         ; 17                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+
=======
+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 24 10:55:09 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; eindopdracht                                ;
; Top-level Entity Name              ; input_handler                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 29                                          ;
;     Total combinational functions  ; 27                                          ;
;     Dedicated logic registers      ; 21                                          ;
; Total registers                    ; 21                                          ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+
>>>>>>> Stashed changes


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
<<<<<<< Updated upstream
; Top-level entity name                                            ; NBitReg            ; eindopdracht       ;
=======
; Top-level entity name                                            ; input_handler      ; eindopdracht       ;
>>>>>>> Stashed changes
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
<<<<<<< Updated upstream
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+
; NBitReg.vhd                      ; yes             ; User VHDL File  ; C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/NBitReg.vhd ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 8         ;
;                                             ;           ;
; Total combinational functions               ; 0         ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 0         ;
;     -- <=2 input functions                  ; 0         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 0         ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 8         ;
;     -- Dedicated logic registers            ; 8         ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 17        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 8         ;
; Total fan-out                               ; 41        ;
; Average fan-out                             ; 0.98      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |NBitReg                   ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |NBitReg            ; NBitReg     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


=======
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+
; input_handler.vhd                ; yes             ; User VHDL File  ; C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 29          ;
;                                             ;             ;
; Total combinational functions               ; 27          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 7           ;
;     -- 3 input functions                    ; 1           ;
;     -- <=2 input functions                  ; 19          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 10          ;
;     -- arithmetic mode                      ; 17          ;
;                                             ;             ;
; Total registers                             ; 21          ;
;     -- Dedicated logic registers            ; 21          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 29          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 22          ;
; Total fan-out                               ; 162         ;
; Average fan-out                             ; 1.53        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                      ; Entity Name     ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+-----------------+--------------+
; |input_handler                 ; 27 (0)              ; 21 (0)                    ; 0           ; 0            ; 0       ; 0         ; 29   ; 0            ; |input_handler                           ; input_handler   ; work         ;
;    |button_debounce:debouncer| ; 26 (26)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |input_handler|button_debounce:debouncer ; button_debounce ; work         ;
;    |switcher:sw_sign|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |input_handler|switcher:sw_sign          ; switcher        ; work         ;
+--------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                    ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------------+------------------------+
; switcher:sw_sign|state                             ; button_debounce:debouncer|prs_event[4] ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                        ;                        ;
+----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


>>>>>>> Stashed changes
+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
<<<<<<< Updated upstream
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
=======
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
>>>>>>> Stashed changes
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


<<<<<<< Updated upstream
+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |NBitReg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 17                              ;
; cycloneiii_ff     ; 8                               ;
;     plain         ; 8                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+
=======
+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debounce:debouncer ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switcher:sw3"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switcher:sw2"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switcher:sw1"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switcher:sw0"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debounce:debouncer"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; prs_event[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 21                          ;
;     CLR               ; 19                          ;
;     ENA CLR           ; 2                           ;
; cycloneiii_lcell_comb ; 28                          ;
;     arith             ; 17                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 11                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.66                        ;
+-----------------------+-----------------------------+
>>>>>>> Stashed changes


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
<<<<<<< Updated upstream
; Top            ; 00:00:00     ;
=======
; Top            ; 00:00:01     ;
>>>>>>> Stashed changes
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
<<<<<<< Updated upstream
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Jan 15 16:18:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eindopdracht -c eindopdracht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: opdracht_231-behaviour File: C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/main.vhd Line: 11
    Info (12023): Found entity 1: opdracht_231 File: C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/main.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nbitreg.vhd
    Info (12022): Found design unit 1: NBitReg-behaviour File: C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/NBitReg.vhd Line: 13
    Info (12023): Found entity 1: NBitReg File: C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/NBitReg.vhd Line: 5
Info (12127): Elaborating entity "NBitReg" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 8 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Wed Jan 15 16:19:00 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11
=======
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jan 24 10:54:54 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eindopdracht -c eindopdracht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: opdracht_231-behaviour File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/main.vhd Line: 11
    Info (12023): Found entity 1: opdracht_231 File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/main.vhd Line: 4
Info (12021): Found 4 design units, including 2 entities, in source file display_driver.vhd
    Info (12022): Found design unit 1: encoder-behaviour File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd Line: 48
    Info (12022): Found design unit 2: display_driver-behaviour File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd Line: 109
    Info (12023): Found entity 1: encoder File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd Line: 4
    Info (12023): Found entity 2: display_driver File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file pulse_extender.vhd
    Info (12022): Found design unit 1: pulse_extender-behaviour File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/pulse_extender.vhd Line: 17
    Info (12023): Found entity 1: pulse_extender File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/pulse_extender.vhd Line: 5
Info (12021): Found 6 design units, including 3 entities, in source file input_handler.vhd
    Info (12022): Found design unit 1: button_debounce-behaviour File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 14
    Info (12022): Found design unit 2: switcher-behaviour File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 78
    Info (12022): Found design unit 3: input_handler-behaviour File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 118
    Info (12023): Found entity 1: button_debounce File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 5
    Info (12023): Found entity 2: switcher File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 70
    Info (12023): Found entity 3: input_handler File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 101
Info (12127): Elaborating entity "input_handler" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at input_handler.vhd(110): used implicit default value for signal "input_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 110
Warning (10541): VHDL Signal Declaration warning at input_handler.vhd(111): used implicit default value for signal "input_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 111
Warning (10541): VHDL Signal Declaration warning at input_handler.vhd(112): used implicit default value for signal "input_OP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 112
Warning (10541): VHDL Signal Declaration warning at input_handler.vhd(113): used implicit default value for signal "output_res" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 113
Warning (10036): Verilog HDL or VHDL warning at input_handler.vhd(121): object "current_input" assigned a value but never read File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 121
Info (12128): Elaborating entity "button_debounce" for hierarchy "button_debounce:debouncer" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 142
Info (12128): Elaborating entity "switcher" for hierarchy "switcher:sw0" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 148
Warning (10492): VHDL Process Statement warning at input_handler.vhd(86): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 86
Warning (10631): VHDL Process Statement warning at input_handler.vhd(81): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 81
Info (10041): Inferred latch for "state" at input_handler.vhd(81) File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 81
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "input_A[0]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 110
    Warning (13410): Pin "input_A[1]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 110
    Warning (13410): Pin "input_A[2]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 110
    Warning (13410): Pin "input_A[3]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 110
    Warning (13410): Pin "input_B[0]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 111
    Warning (13410): Pin "input_B[1]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 111
    Warning (13410): Pin "input_B[2]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 111
    Warning (13410): Pin "input_B[3]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 111
    Warning (13410): Pin "input_OP[0]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 112
    Warning (13410): Pin "input_OP[1]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 112
    Warning (13410): Pin "input_OP[2]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 112
    Warning (13410): Pin "input_OP[3]" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 112
    Warning (13410): Pin "output_res" is stuck at GND File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 113
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "button[0]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 105
    Warning (15610): No output dependent on input pin "button[1]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 105
    Warning (15610): No output dependent on input pin "button[2]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 105
    Warning (15610): No output dependent on input pin "button[3]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 105
    Warning (15610): No output dependent on input pin "man_clk" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 106
    Warning (15610): No output dependent on input pin "ALU_res[0]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 107
    Warning (15610): No output dependent on input pin "ALU_res[1]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 107
    Warning (15610): No output dependent on input pin "ALU_res[2]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 107
    Warning (15610): No output dependent on input pin "ALU_res[3]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 107
    Warning (15610): No output dependent on input pin "ALU_flags[0]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 108
    Warning (15610): No output dependent on input pin "ALU_flags[1]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 108
    Warning (15610): No output dependent on input pin "ALU_flags[2]" File: C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd Line: 108
Info (21057): Implemented 58 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 29 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4857 megabytes
    Info: Processing ended: Fri Jan 24 10:55:09 2025
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:21
>>>>>>> Stashed changes


