Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May 27 21:12:50 2021
| Host         : remus.ece.uvic.ca running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file shifter2_timing_summary_routed.rpt -pb shifter2_timing_summary_routed.pb -rpx shifter2_timing_summary_routed.rpx -warn_on_violation
| Design       : shifter2
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.343        0.000                      0                   16        0.173        0.000                      0                   16        9.600        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                18.343        0.000                      0                   16        0.173        0.000                      0                   16        9.600        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.343ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.345ns (21.475%)  route 1.262ns (78.525%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 f  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.833     5.404    bit_r[3]
    SLICE_X64Y164        LUT6 (Prop_lut6_I5_O)        0.043     5.447 r  d_out[11]_i_2/O
                         net (fo=2, routed)           0.428     5.875    d_out[11]_i_2_n_0
    SLICE_X65Y163        LUT3 (Prop_lut3_I2_O)        0.043     5.918 r  d_out[11]_i_1/O
                         net (fo=1, routed)           0.000     5.918    d_out_r[11]
    SLICE_X65Y163        FDRE                                         r  d_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y163        FDRE                                         r  d_out_reg[11]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X65Y163        FDRE (Setup_fdre_C_D)        0.034    24.261    d_out_reg[11]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 18.343    

Slack (MET) :             18.394ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.448ns (28.823%)  route 1.106ns (71.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 f  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.639     5.209    bit_r[3]
    SLICE_X64Y163        LUT4 (Prop_lut4_I3_O)        0.051     5.260 r  d_out[8]_i_2/O
                         net (fo=2, routed)           0.468     5.728    d_out[8]_i_2_n_0
    SLICE_X65Y163        LUT6 (Prop_lut6_I3_O)        0.138     5.866 r  d_out[8]_i_1/O
                         net (fo=1, routed)           0.000     5.866    d_out_r[8]
    SLICE_X65Y163        FDRE                                         r  d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y163        FDRE                                         r  d_out_reg[8]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X65Y163        FDRE (Setup_fdre_C_D)        0.033    24.260    d_out_reg[8]
  -------------------------------------------------------------------
                         required time                         24.260    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                 18.394    

Slack (MET) :             18.413ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.345ns (22.446%)  route 1.192ns (77.554%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 r  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.649     5.219    bit_r[3]
    SLICE_X64Y163        LUT5 (Prop_lut5_I3_O)        0.043     5.262 r  d_out[7]_i_2/O
                         net (fo=4, routed)           0.543     5.805    d_out[7]_i_2_n_0
    SLICE_X65Y162        LUT6 (Prop_lut6_I5_O)        0.043     5.848 r  d_out[7]_i_1/O
                         net (fo=1, routed)           0.000     5.848    d_out_r[7]
    SLICE_X65Y162        FDRE                                         r  d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y162        FDRE                                         r  d_out_reg[7]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.034    24.261    d_out_reg[7]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 18.413    

Slack (MET) :             18.424ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.345ns (22.620%)  route 1.180ns (77.380%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 f  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.825     5.396    bit_r[3]
    SLICE_X64Y164        LUT6 (Prop_lut6_I5_O)        0.043     5.439 r  d_out[10]_i_2/O
                         net (fo=2, routed)           0.355     5.794    d_out[10]_i_2_n_0
    SLICE_X65Y163        LUT5 (Prop_lut5_I0_O)        0.043     5.837 r  d_out[9]_i_1/O
                         net (fo=1, routed)           0.000     5.837    d_out_r[9]
    SLICE_X65Y163        FDRE                                         r  d_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y163        FDRE                                         r  d_out_reg[9]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X65Y163        FDRE (Setup_fdre_C_D)        0.034    24.261    d_out_reg[9]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 18.424    

Slack (MET) :             18.425ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.345ns (22.635%)  route 1.179ns (77.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 f  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.825     5.396    bit_r[3]
    SLICE_X64Y164        LUT6 (Prop_lut6_I5_O)        0.043     5.439 r  d_out[10]_i_2/O
                         net (fo=2, routed)           0.354     5.793    d_out[10]_i_2_n_0
    SLICE_X65Y163        LUT3 (Prop_lut3_I2_O)        0.043     5.836 r  d_out[10]_i_1/O
                         net (fo=1, routed)           0.000     5.836    d_out_r[10]
    SLICE_X65Y163        FDRE                                         r  d_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y163        FDRE                                         r  d_out_reg[10]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X65Y163        FDRE (Setup_fdre_C_D)        0.034    24.261    d_out_reg[10]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                 18.425    

Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 bit_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.450ns (29.246%)  route 1.089ns (70.754%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 r  bit_r_reg[2]/Q
                         net (fo=19, routed)          0.467     5.037    bit_r[2]
    SLICE_X63Y163        LUT5 (Prop_lut5_I1_O)        0.054     5.091 r  d_out[4]_i_2/O
                         net (fo=4, routed)           0.622     5.713    d_out[4]_i_2_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I0_O)        0.137     5.850 r  d_out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.850    d_out_r[1]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[1]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X64Y161        FDRE (Setup_fdre_C_D)        0.064    24.291    d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         24.291    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.444ns  (required time - arrival time)
  Source:                 bit_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.450ns (29.284%)  route 1.087ns (70.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 r  bit_r_reg[2]/Q
                         net (fo=19, routed)          0.467     5.037    bit_r[2]
    SLICE_X63Y163        LUT5 (Prop_lut5_I1_O)        0.054     5.091 r  d_out[4]_i_2/O
                         net (fo=4, routed)           0.620     5.711    d_out[4]_i_2_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I3_O)        0.137     5.848 r  d_out[2]_i_1/O
                         net (fo=1, routed)           0.000     5.848    d_out_r[2]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[2]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X64Y161        FDRE (Setup_fdre_C_D)        0.065    24.292    d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         24.292    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 18.444    

Slack (MET) :             18.459ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.353ns (23.306%)  route 1.162ns (76.694%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 f  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.730     5.300    bit_r[3]
    SLICE_X63Y163        LUT5 (Prop_lut5_I2_O)        0.043     5.343 r  d_out[13]_i_2/O
                         net (fo=2, routed)           0.432     5.775    d_out[13]_i_2_n_0
    SLICE_X65Y163        LUT3 (Prop_lut3_I0_O)        0.051     5.826 r  d_out[12]_i_1/O
                         net (fo=1, routed)           0.000     5.826    d_out_r[12]
    SLICE_X65Y163        FDRE                                         r  d_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y163        FDRE                                         r  d_out_reg[12]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X65Y163        FDRE (Setup_fdre_C_D)        0.058    24.285    d_out_reg[12]
  -------------------------------------------------------------------
                         required time                         24.285    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                 18.459    

Slack (MET) :             18.502ns  (required time - arrival time)
  Source:                 bit_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.450ns (30.457%)  route 1.028ns (69.543%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 r  bit_r_reg[2]/Q
                         net (fo=19, routed)          0.467     5.037    bit_r[2]
    SLICE_X63Y163        LUT5 (Prop_lut5_I1_O)        0.054     5.091 r  d_out[4]_i_2/O
                         net (fo=4, routed)           0.561     5.652    d_out[4]_i_2_n_0
    SLICE_X64Y163        LUT6 (Prop_lut6_I1_O)        0.137     5.789 r  d_out[3]_i_1/O
                         net (fo=1, routed)           0.000     5.789    d_out_r[3]
    SLICE_X64Y163        FDRE                                         r  d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X64Y163        FDRE                                         r  d_out_reg[3]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X64Y163        FDRE (Setup_fdre_C_D)        0.064    24.291    d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         24.291    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 18.502    

Slack (MET) :             18.540ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.345ns (24.485%)  route 1.064ns (75.515%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.259     4.570 r  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.649     5.219    bit_r[3]
    SLICE_X64Y163        LUT5 (Prop_lut5_I3_O)        0.043     5.262 r  d_out[7]_i_2/O
                         net (fo=4, routed)           0.415     5.677    d_out[7]_i_2_n_0
    SLICE_X65Y162        LUT6 (Prop_lut6_I3_O)        0.043     5.720 r  d_out[5]_i_1/O
                         net (fo=1, routed)           0.000     5.720    d_out_r[5]
    SLICE_X65Y162        FDRE                                         r  d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y162        FDRE                                         r  d_out_reg[5]/C
                         clock pessimism              0.328    24.262    
                         clock uncertainty           -0.035    24.227    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.033    24.260    d_out_reg[5]
  -------------------------------------------------------------------
                         required time                         24.260    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                 18.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.847%)  route 0.147ns (50.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.118     1.943 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.147     2.090    bit_r[1]
    SLICE_X64Y161        LUT6 (Prop_lut6_I4_O)        0.028     2.118 r  d_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.118    d_out_r[2]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[2]/C
                         clock pessimism             -0.408     1.858    
    SLICE_X64Y161        FDRE (Hold_fdre_C_D)         0.087     1.945    d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.146ns (41.847%)  route 0.203ns (58.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.118     1.943 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.203     2.146    bit_r[1]
    SLICE_X64Y161        LUT6 (Prop_lut6_I4_O)        0.028     2.174 r  d_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.174    d_out_r[1]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[1]/C
                         clock pessimism             -0.408     1.858    
    SLICE_X64Y161        FDRE (Hold_fdre_C_D)         0.087     1.945    d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.146ns (43.201%)  route 0.192ns (56.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.118     1.943 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.192     2.135    bit_r[1]
    SLICE_X65Y162        LUT6 (Prop_lut6_I4_O)        0.028     2.163 r  d_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.163    d_out_r[4]
    SLICE_X65Y162        FDRE                                         r  d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.785     2.264    clk_IBUF_BUFG
    SLICE_X65Y162        FDRE                                         r  d_out_reg[4]/C
                         clock pessimism             -0.408     1.856    
    SLICE_X65Y162        FDRE (Hold_fdre_C_D)         0.060     1.916    d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.146ns (43.074%)  route 0.193ns (56.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.118     1.943 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.193     2.136    bit_r[1]
    SLICE_X65Y162        LUT6 (Prop_lut6_I4_O)        0.028     2.164 r  d_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.164    d_out_r[5]
    SLICE_X65Y162        FDRE                                         r  d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.785     2.264    clk_IBUF_BUFG
    SLICE_X65Y162        FDRE                                         r  d_out_reg[5]/C
                         clock pessimism             -0.408     1.856    
    SLICE_X65Y162        FDRE (Hold_fdre_C_D)         0.060     1.916    d_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 d_in_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.728%)  route 0.241ns (65.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.823    clk_IBUF_BUFG
    SLICE_X61Y164        FDRE                                         r  d_in_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDRE (Prop_fdre_C_Q)         0.100     1.923 r  d_in_r_reg[14]/Q
                         net (fo=7, routed)           0.241     2.164    d_in_r[14]
    SLICE_X63Y163        LUT6 (Prop_lut6_I1_O)        0.028     2.192 r  d_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.192    d_out_r[13]
    SLICE_X63Y163        FDRE                                         r  d_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.784     2.263    clk_IBUF_BUFG
    SLICE_X63Y163        FDRE                                         r  d_out_reg[13]/C
                         clock pessimism             -0.408     1.855    
    SLICE_X63Y163        FDRE (Hold_fdre_C_D)         0.060     1.915    d_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.419%)  route 0.255ns (63.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.118     1.943 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.255     2.198    bit_r[1]
    SLICE_X64Y161        LUT6 (Prop_lut6_I4_O)        0.028     2.226 r  d_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.226    d_out_r[0]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[0]/C
                         clock pessimism             -0.408     1.858    
    SLICE_X64Y161        FDRE (Hold_fdre_C_D)         0.087     1.945    d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 d_in_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.657%)  route 0.276ns (68.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.823    clk_IBUF_BUFG
    SLICE_X61Y164        FDRE                                         r  d_in_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y164        FDRE (Prop_fdre_C_Q)         0.100     1.923 r  d_in_r_reg[14]/Q
                         net (fo=7, routed)           0.276     2.200    d_in_r[14]
    SLICE_X64Y164        LUT6 (Prop_lut6_I3_O)        0.028     2.228 r  d_out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.228    d_out_r[14]
    SLICE_X64Y164        FDRE                                         r  d_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.784     2.263    clk_IBUF_BUFG
    SLICE_X64Y164        FDRE                                         r  d_out_reg[14]/C
                         clock pessimism             -0.408     1.855    
    SLICE_X64Y164        FDRE (Hold_fdre_C_D)         0.087     1.942    d_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 bit_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.146ns (37.058%)  route 0.248ns (62.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.826    clk_IBUF_BUFG
    SLICE_X62Y158        FDRE                                         r  bit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y158        FDRE (Prop_fdre_C_Q)         0.118     1.944 r  bit_r_reg[0]/Q
                         net (fo=16, routed)          0.248     2.192    bit_r[0]
    SLICE_X64Y163        LUT6 (Prop_lut6_I2_O)        0.028     2.220 r  d_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.220    d_out_r[3]
    SLICE_X64Y163        FDRE                                         r  d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.784     2.263    clk_IBUF_BUFG
    SLICE_X64Y163        FDRE                                         r  d_out_reg[3]/C
                         clock pessimism             -0.427     1.836    
    SLICE_X64Y163        FDRE (Hold_fdre_C_D)         0.087     1.923    d_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 bit_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.757%)  route 0.244ns (62.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.826    clk_IBUF_BUFG
    SLICE_X62Y158        FDRE                                         r  bit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y158        FDRE (Prop_fdre_C_Q)         0.118     1.944 r  bit_r_reg[0]/Q
                         net (fo=16, routed)          0.244     2.188    bit_r[0]
    SLICE_X65Y163        LUT3 (Prop_lut3_I1_O)        0.030     2.218 r  d_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.218    d_out_r[12]
    SLICE_X65Y163        FDRE                                         r  d_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.784     2.263    clk_IBUF_BUFG
    SLICE_X65Y163        FDRE                                         r  d_out_reg[12]/C
                         clock pessimism             -0.427     1.836    
    SLICE_X65Y163        FDRE (Hold_fdre_C_D)         0.075     1.911    d_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.146ns (36.471%)  route 0.254ns (63.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X60Y161        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y161        FDRE (Prop_fdre_C_Q)         0.118     1.943 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.254     2.197    bit_r[1]
    SLICE_X65Y163        LUT6 (Prop_lut6_I4_O)        0.028     2.225 r  d_out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.225    d_out_r[8]
    SLICE_X65Y163        FDRE                                         r  d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.784     2.263    clk_IBUF_BUFG
    SLICE_X65Y163        FDRE                                         r  d_out_reg[8]/C
                         clock pessimism             -0.408     1.855    
    SLICE_X65Y163        FDRE (Hold_fdre_C_D)         0.060     1.915    d_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         20.000      18.592     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X63Y163  d_in_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X64Y161  d_in_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X64Y164  d_in_r_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X65Y163  d_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X62Y158  bit_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X60Y161  bit_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X60Y161  bit_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X60Y161  bit_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X62Y163  d_in_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X63Y163  d_in_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X63Y163  d_in_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y161  d_in_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y164  d_in_r_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y164  d_in_r_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X65Y163  d_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X65Y163  d_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y161  d_in_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X60Y161  bit_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X60Y161  bit_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X62Y158  bit_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X60Y161  bit_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X60Y161  bit_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X60Y161  bit_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X65Y161  d_in_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X64Y161  d_in_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X64Y161  d_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X64Y161  d_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X64Y161  d_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X62Y158  bit_r_reg[0]/C



