<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="IBIS">
        <Message>
            <ID>1191031</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>52101117</ID>
            <Severity>Warning</Severity>
            <Dynamic>OSCH</Dynamic>
            <Dynamic>internal_osc</Dynamic>
            <Dynamic>4.00</Dynamic>
            <Dynamic>2.08,2.15,2.22,2.29,2.38,2.46,2.56,2.66,2.77,2.89,3.02,3.17,3.33,3.50,3.69,3.91,4.16,4.29,4.43,4.59,4.75,4.93,5.12,5.32,5.54,5.78,6.05,6.33,6.65,7.00,7.39,7.82,8.31,8.58,8.87,9.17,9.50,9.85,10.23,10.64,11.08,11.57,12.09,12.67,13.30,14.00,14.78,15.65,16.63,17.73,19.00,20.46,22.17,24.18,26.60,29.56,33.25,38.00,44.33,53.20,66.50,88.67,133.00</Dynamic>
            <Dynamic>3.33</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>internal_osc_SEDSTDBY</Dynamic>
            <Navigation>internal_osc_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_run_trigger_c</Dynamic>
            <Navigation>i_run_trigger_c</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[0]</Dynamic>
            <Navigation>i_duty_c[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[1]</Dynamic>
            <Navigation>i_duty_c[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[2]</Dynamic>
            <Navigation>i_duty_c[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[3]</Dynamic>
            <Navigation>i_duty_c[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[4]</Dynamic>
            <Navigation>i_duty_c[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[5]</Dynamic>
            <Navigation>i_duty_c[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[6]</Dynamic>
            <Navigation>i_duty_c[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_duty_c[7]</Dynamic>
            <Navigation>i_duty_c[7]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[0]</Dynamic>
            <Navigation>i_rate_c[0]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[1]</Dynamic>
            <Navigation>i_rate_c[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[2]</Dynamic>
            <Navigation>i_rate_c[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[3]</Dynamic>
            <Navigation>i_rate_c[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[4]</Dynamic>
            <Navigation>i_rate_c[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[5]</Dynamic>
            <Navigation>i_rate_c[5]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[6]</Dynamic>
            <Navigation>i_rate_c[6]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>i_rate_c[7]</Dynamic>
            <Navigation>i_rate_c[7]</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>18</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVlg">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:249:14:249:14|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>249</Navigation>
            <Navigation>14</Navigation>
            <Navigation>249</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:254:14:254:14|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>254</Navigation>
            <Navigation>14</Navigation>
            <Navigation>254</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:256:14:256:14|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>256</Navigation>
            <Navigation>14</Navigation>
            <Navigation>256</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:261:14:261:14|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>261</Navigation>
            <Navigation>14</Navigation>
            <Navigation>261</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:263:20:263:20|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>263</Navigation>
            <Navigation>20</Navigation>
            <Navigation>263</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:268:20:268:20|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>268</Navigation>
            <Navigation>20</Navigation>
            <Navigation>268</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:270:14:270:14|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>270</Navigation>
            <Navigation>14</Navigation>
            <Navigation>270</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:100:11:100:15|Object r_led is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>100</Navigation>
            <Navigation>11</Navigation>
            <Navigation>100</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object r_led is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:101:5:101:15|Object r_err_debug is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>101</Navigation>
            <Navigation>5</Navigation>
            <Navigation>101</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object r_err_debug is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:300:1:300:6|Pruning unused register r_state[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>300</Navigation>
            <Navigation>1</Navigation>
            <Navigation>300</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_state[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:275:1:275:6|Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>275</Navigation>
            <Navigation>1</Navigation>
            <Navigation>275</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:275:1:275:6|Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>275</Navigation>
            <Navigation>1</Navigation>
            <Navigation>275</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:275:1:275:6|Pruning unused register r_idle_phase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>275</Navigation>
            <Navigation>1</Navigation>
            <Navigation>275</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_idle_phase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:275:1:275:6|Pruning unused register r_anode_phase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>275</Navigation>
            <Navigation>1</Navigation>
            <Navigation>275</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_anode_phase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:275:1:275:6|Pruning unused register r_cathod_phase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>275</Navigation>
            <Navigation>1</Navigation>
            <Navigation>275</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_cathod_phase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:275:1:275:6|Pruning unused register r_interphase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>275</Navigation>
            <Navigation>1</Navigation>
            <Navigation>275</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_interphase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_idle_cnt[23:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_idle_cnt[23:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_duty_cnt[23:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_duty_cnt[23:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_interphase_cnt[23:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_interphase_cnt[23:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_idle_phase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_idle_phase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_anode_phase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_anode_phase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_interphase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_interphase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:231:1:231:6|Pruning unused register r_cathod_phase. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>231</Navigation>
            <Navigation>1</Navigation>
            <Navigation>231</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register r_cathod_phase. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning unused register r_run_state. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register r_run_state. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning unused register r_init_ok. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register r_init_ok. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning unused register r_idle_cnt[23:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register r_idle_cnt[23:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning unused register r_duty_cnt[23:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register r_duty_cnt[23:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning unused register r_interphase_cnt[23:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register r_interphase_cnt[23:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register r_idle[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register r_duty[2:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Feedback mux created for signal r_curr_ena[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Feedback mux created for signal r_curr_ena[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Latch generated from always block for signal r_curr_ena[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Latch generated from always block for signal r_curr_ena[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Feedback mux created for signal r_cat_top[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Feedback mux created for signal r_cat_top[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Latch generated from always block for signal r_cat_top[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Latch generated from always block for signal r_cat_top[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Sharing sequential element r_cat_top and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sharing sequential element r_cat_top and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Feedback mux created for signal r_cat_bot[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Feedback mux created for signal r_cat_bot[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Latch generated from always block for signal r_cat_bot[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Latch generated from always block for signal r_cat_bot[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Sharing sequential element r_cat_bot and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sharing sequential element r_cat_bot and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Feedback mux created for signal r_ano_top[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Feedback mux created for signal r_ano_top[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Latch generated from always block for signal r_ano_top[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Latch generated from always block for signal r_ano_top[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Sharing sequential element r_ano_top and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sharing sequential element r_ano_top and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL113 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Feedback mux created for signal r_ano_bot[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Feedback mux created for signal r_ano_bot[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Latch generated from always block for signal r_ano_bot[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Latch generated from always block for signal r_ano_bot[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Sharing sequential element r_ano_bot and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sharing sequential element r_ano_bot and merging r_curr_ena. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:191:31:191:42|Removing instance internal_osc because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>191</Navigation>
            <Navigation>31</Navigation>
            <Navigation>191</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Removing instance internal_osc because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL182 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:84:14:84:76|Signal read but some bits are never set, assigning initial value to unassigned bits: o_led</Dynamic>
            <Navigation>CL182</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>84</Navigation>
            <Navigation>14</Navigation>
            <Navigation>84</Navigation>
            <Navigation>76</Navigation>
            <Navigation>Signal read but some bits are never set, assigning initial value to unassigned bits: o_led</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v&quot;:201:4:201:9|Pruning register bits 3 to 1 of o_curr_ena[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\eidos\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v</Navigation>
            <Navigation>201</Navigation>
            <Navigation>4</Navigation>
            <Navigation>201</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 3 to 1 of o_curr_ena[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>