// Seed: 4200468934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    module_0
);
  output wire id_18;
  output wire id_17;
  inout tri0 id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_19;
  assign id_16 = 1;
endmodule
module module_1 (
    input wand id_0
    , id_2
);
  always @(1, negedge -1) begin : LABEL_0
    $clog2(25);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  struct packed {
    id_3 id_4;
    logic [-1 : -1] id_5;
  } id_6;
  ;
  assign {-1, id_2, -1, -1, 1} = id_2;
  assign id_2 = 1;
endmodule
