Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 00 Divisor_s1: 00 Quotient_s2: 00 Remainder_s0: 00 Control_s4: 00  cc: 26 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 46 Divisor_s1: 00 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 28 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 30 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 32 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 34 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 36 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 38 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 40 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 42 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 44 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 46 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 48 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 50 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 52 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 54 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 56 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 58 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 60 
Addr: 009  Instr: 2200a JUMP 00A            Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 62 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 64 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 66 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 68 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 70 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 02  cc: 72 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 32 Control_s4: 02  cc: 74 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 32 Control_s4: 02  cc: 76 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 32 Control_s4: 02  cc: 78 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 32 Control_s4: 02  cc: 80 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 32 Control_s4: 02  cc: 82 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 32 Control_s4: 02  cc: 84 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 32 Control_s4: 02  cc: 86 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 32 Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 32 Control_s4: 02  cc: 88 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 01 Remainder_s0: 1e Control_s4: 02  cc: 90 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 1e Control_s4: 02  cc: 92 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 1e Control_s4: 02  cc: 94 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 1e Control_s4: 02  cc: 96 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 1e Control_s4: 02  cc: 98 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 1e Control_s4: 02  cc: 100 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 1e Control_s4: 02  cc: 102 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 1e Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 1e Control_s4: 02  cc: 104 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 02 Remainder_s0: 0a Control_s4: 02  cc: 106 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 108 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 110 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 112 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 114 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 116 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 118 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 120 
Addr: 012  Instr: 2b092 OUTPUTK 09, 2       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 122 
Addr: 013  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 124 
Addr: 014  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 02  cc: 126 
Addr: 015  Instr: 09402 INPUT s4, 02        Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 00  cc: 128 
Addr: 016  Instr: 03401 AND s4, 01          Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 00  cc: 130 
Addr: 017  Instr: 32012 JUMP Z, 012         Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 00  cc: 132 
Addr: 012  Instr: 2b092 OUTPUTK 09, 2       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 00  cc: 134 
Addr: 013  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 00  cc: 136 
Addr: 014  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 00  cc: 138 
Addr: 015  Instr: 09402 INPUT s4, 02        Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 01  cc: 140 
Addr: 016  Instr: 03401 AND s4, 01          Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 01  cc: 142 
Addr: 017  Instr: 32012 JUMP Z, 012         Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 01  cc: 144 
Addr: 018  Instr: 22000 JUMP 000            Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 01  cc: 146 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 0a Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 0a Control_s4: 01  cc: 148 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 46 Control_s4: 01  cc: 150 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 03 Remainder_s0: 46 Control_s4: 01  cc: 152 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 01  cc: 154 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 01  cc: 156 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 01  cc: 158 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 160 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 162 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 164 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 46 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 46 Control_s4: 00  cc: 166 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 96 Divisor_s1: 14 Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 168 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 170 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 172 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 174 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 176 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 178 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 180 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 182 
Addr: 009  Instr: 2200a JUMP 00A            Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 184 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 186 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 188 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 190 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 192 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 02  cc: 194 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 78 Control_s4: 02  cc: 196 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 78 Control_s4: 02  cc: 198 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 78 Control_s4: 02  cc: 200 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 78 Control_s4: 02  cc: 202 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 78 Control_s4: 02  cc: 204 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 78 Control_s4: 02  cc: 206 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 78 Control_s4: 02  cc: 208 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 78 Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 78 Control_s4: 02  cc: 210 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 01 Remainder_s0: 5a Control_s4: 02  cc: 212 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 5a Control_s4: 02  cc: 214 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 5a Control_s4: 02  cc: 216 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 5a Control_s4: 02  cc: 218 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 5a Control_s4: 02  cc: 220 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 5a Control_s4: 02  cc: 222 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 5a Control_s4: 02  cc: 224 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 5a Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 5a Control_s4: 02  cc: 226 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 228 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 3c Control_s4: 02  cc: 230 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 3c Control_s4: 02  cc: 232 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 3c Control_s4: 02  cc: 234 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 3c Control_s4: 02  cc: 236 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 3c Control_s4: 02  cc: 238 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 3c Control_s4: 02  cc: 240 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 3c Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 3c Control_s4: 02  cc: 242 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 03 Remainder_s0: 1e Control_s4: 02  cc: 244 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 1e Control_s4: 02  cc: 246 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 1e Control_s4: 02  cc: 248 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 1e Control_s4: 02  cc: 250 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 1e Control_s4: 02  cc: 252 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 1e Control_s4: 02  cc: 254 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 1e Control_s4: 02  cc: 256 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 1e Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 1e Control_s4: 02  cc: 258 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 04 Remainder_s0: 00 Control_s4: 02  cc: 260 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 262 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 264 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 266 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 268 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 270 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 272 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 274 
Addr: 012  Instr: 2b092 OUTPUTK 09, 2       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 276 
Addr: 013  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 278 
Addr: 014  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 02  cc: 280 
Addr: 015  Instr: 09402 INPUT s4, 02        Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 00  cc: 282 
Addr: 016  Instr: 03401 AND s4, 01          Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 00  cc: 284 
Addr: 017  Instr: 32012 JUMP Z, 012         Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 00  cc: 286 
Addr: 012  Instr: 2b092 OUTPUTK 09, 2       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 00  cc: 288 
Addr: 013  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 00  cc: 290 
Addr: 014  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 00  cc: 292 
Addr: 015  Instr: 09402 INPUT s4, 02        Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 01  cc: 294 
Addr: 016  Instr: 03401 AND s4, 01          Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 01  cc: 296 
Addr: 017  Instr: 32012 JUMP Z, 012         Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 01  cc: 298 
Addr: 018  Instr: 22000 JUMP 000            Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 01  cc: 300 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 00 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 00 Control_s4: 01  cc: 302 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 96 Control_s4: 01  cc: 304 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 05 Remainder_s0: 96 Control_s4: 01  cc: 306 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 01  cc: 308 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 01  cc: 310 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 01  cc: 312 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 314 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 316 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 318 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 96 Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 96 Control_s4: 00  cc: 320 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 1e Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 322 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 324 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 326 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 328 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 330 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 332 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 334 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 336 
Addr: 009  Instr: 2200a JUMP 00A            Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 338 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 340 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 342 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 344 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 346 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 02  cc: 348 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 64 Control_s4: 02  cc: 350 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 64 Control_s4: 02  cc: 352 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 64 Control_s4: 02  cc: 354 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 64 Control_s4: 02  cc: 356 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 64 Control_s4: 02  cc: 358 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 64 Control_s4: 02  cc: 360 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 64 Control_s4: 02  cc: 362 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 64 Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 64 Control_s4: 02  cc: 364 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 01 Remainder_s0: 3c Control_s4: 02  cc: 366 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 368 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 370 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 372 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 374 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 376 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 378 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 3c Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 3c Control_s4: 02  cc: 380 
Addr: 00f  Instr: 18010 SUB s0, s1          Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 02 Remainder_s0: 14 Control_s4: 02  cc: 382 
Addr: 010  Instr: 11201 ADD s2, 01          Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 384 
Addr: 011  Instr: 2200a JUMP 00A            Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 386 
Addr: 00a  Instr: 2b042 OUTPUTK 04, 2       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 388 
Addr: 00b  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 390 
Addr: 00c  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 392 
Addr: 00d  Instr: 1c010 COMPARE s0, s1      Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 394 
Addr: 00e  Instr: 3a012 JUMP C, 012         Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 396 
Addr: 012  Instr: 2b092 OUTPUTK 09, 2       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 398 
Addr: 013  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 400 
Addr: 014  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 02  cc: 402 
Addr: 015  Instr: 09402 INPUT s4, 02        Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 00  cc: 404 
Addr: 016  Instr: 03401 AND s4, 01          Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 00  cc: 406 
Addr: 017  Instr: 32012 JUMP Z, 012         Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 00  cc: 408 
Addr: 012  Instr: 2b092 OUTPUTK 09, 2       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 00  cc: 410 
Addr: 013  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 00  cc: 412 
Addr: 014  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 00  cc: 414 
Addr: 015  Instr: 09402 INPUT s4, 02        Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 01  cc: 416 
Addr: 016  Instr: 03401 AND s4, 01          Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 01  cc: 418 
Addr: 017  Instr: 32012 JUMP Z, 012         Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 01  cc: 420 
Addr: 018  Instr: 22000 JUMP 000            Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 01  cc: 422 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 14 Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 14 Control_s4: 01  cc: 424 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 8c Control_s4: 01  cc: 426 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 03 Remainder_s0: 8c Control_s4: 01  cc: 428 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 01  cc: 430 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 01  cc: 432 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 01  cc: 434 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 436 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 438 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 440 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 442 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 444 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 446 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 448 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 450 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 452 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 454 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 456 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 458 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 460 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 462 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 464 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 466 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 468 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 470 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 472 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 474 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 476 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 478 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 480 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 482 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 484 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 486 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 488 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 490 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 492 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 494 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 496 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 498 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 500 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 502 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 504 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 506 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 508 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 510 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 512 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 514 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 516 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 518 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 520 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 522 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 524 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 526 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 528 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 530 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 532 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 534 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 536 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 538 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 540 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 542 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 544 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 546 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 548 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 550 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 552 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 554 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 556 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 558 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 560 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 562 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 564 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 566 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 568 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 570 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 572 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 574 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 576 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 578 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 580 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 582 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 584 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 586 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 588 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 590 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 592 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 594 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 596 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 598 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 600 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 602 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 604 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 606 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 608 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 610 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 612 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 614 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 616 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 618 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 620 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 622 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 624 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 626 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 628 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 630 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 632 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 634 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 636 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 638 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 640 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 642 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 644 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 646 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 648 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 650 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 652 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 654 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 656 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 658 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 660 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 662 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 664 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 666 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 668 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 670 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 672 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 674 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 676 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 678 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 680 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 682 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 684 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 686 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 688 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 690 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 692 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 694 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 696 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 698 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 700 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 702 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 704 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 706 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 708 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 710 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 712 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 714 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 716 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 718 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 720 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 722 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 724 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 726 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 728 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 730 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 732 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 734 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 736 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 738 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 740 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 742 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 744 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 746 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 748 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 750 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 752 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 754 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 756 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 758 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 760 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 762 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 764 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 766 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 768 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 770 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 772 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 774 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 776 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 778 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 780 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 782 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 784 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 786 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 788 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 790 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 792 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 794 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 796 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 798 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 800 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 802 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 804 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 806 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 808 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 810 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 812 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 814 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 816 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 818 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 820 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 822 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 824 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 826 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 828 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 830 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 832 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 834 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 836 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 838 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 840 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 842 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 844 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 846 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 848 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 850 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 852 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 854 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 856 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 858 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 860 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 862 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 864 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 866 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 868 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 870 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 872 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 874 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 876 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 878 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 880 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 882 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 884 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 886 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 888 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 890 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 892 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 894 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 896 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 898 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 900 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 902 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 904 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 906 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 908 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 910 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 912 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 914 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 916 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 918 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 920 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 922 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 924 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 926 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 928 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 930 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 932 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 934 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 936 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 938 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 940 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 942 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 944 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 946 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 948 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 950 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 952 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 954 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 956 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 958 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 960 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 962 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 964 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 966 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 968 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 970 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 972 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 974 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 976 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 978 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 980 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 982 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 984 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 986 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 988 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 990 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 992 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 994 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 996 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 998 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1000 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1002 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1004 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1006 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1008 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1010 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1012 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1014 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1016 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1018 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1020 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1022 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1024 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1026 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1028 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1030 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1032 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1034 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1036 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1038 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1040 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1042 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1044 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1046 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1048 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1050 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1052 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1054 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1056 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1058 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1060 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1062 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1064 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1066 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1068 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1070 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1072 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1074 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1076 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1078 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1080 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1082 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1084 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1086 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1088 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1090 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1092 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1094 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1096 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1098 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1100 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1102 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1104 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1106 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1108 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1110 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1112 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1114 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1116 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1118 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1120 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1122 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1124 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1126 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1128 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1130 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1132 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1134 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1136 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1138 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1140 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1142 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1144 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1146 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1148 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1150 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1152 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1154 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1156 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1158 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1160 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1162 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1164 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1166 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1168 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1170 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1172 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1174 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1176 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1178 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1180 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1182 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1184 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1186 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1188 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1190 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1192 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1194 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1196 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1198 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1200 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1202 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1204 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1206 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1208 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1210 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1212 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1214 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1216 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1218 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1220 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1222 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1224 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1226 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1228 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1230 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1232 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1234 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1236 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1238 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1240 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1242 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1244 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1246 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1248 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1250 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1252 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1254 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1256 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1258 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1260 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1262 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1264 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1266 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1268 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1270 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1272 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1274 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1276 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1278 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1280 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1282 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1284 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1286 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1288 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1290 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1292 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1294 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1296 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1298 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1300 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1302 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1304 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1306 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1308 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1310 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1312 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1314 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1316 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1318 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1320 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1322 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1324 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1326 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1328 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1330 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1332 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1334 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1336 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1338 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1340 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1342 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1344 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1346 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1348 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1350 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1352 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1354 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1356 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1358 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1360 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1362 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1364 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1366 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1368 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1370 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1372 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1374 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1376 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1378 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1380 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1382 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1384 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1386 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1388 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1390 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1392 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1394 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1396 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1398 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1400 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1402 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1404 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1406 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1408 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1410 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1412 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1414 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1416 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1418 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1420 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1422 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1424 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1426 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1428 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1430 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1432 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1434 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1436 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1438 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1440 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1442 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1444 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1446 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1448 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1450 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1452 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1454 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1456 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1458 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1460 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1462 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1464 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1466 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1468 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1470 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1472 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1474 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1476 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1478 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1480 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1482 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1484 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1486 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1488 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1490 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1492 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1494 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1496 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1498 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1500 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1502 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1504 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1506 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1508 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1510 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1512 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1514 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1516 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1518 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1520 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1522 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1524 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1526 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1528 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1530 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1532 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1534 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1536 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1538 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1540 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1542 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1544 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1546 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1548 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1550 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1552 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1554 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1556 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1558 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1560 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1562 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1564 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1566 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1568 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1570 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1572 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1574 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1576 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1578 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1580 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1582 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1584 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1586 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1588 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1590 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1592 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1594 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1596 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1598 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1600 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1602 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1604 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1606 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1608 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1610 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1612 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1614 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1616 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1618 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1620 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1622 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1624 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1626 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1628 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1630 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1632 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1634 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1636 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1638 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1640 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1642 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1644 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1646 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1648 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1650 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1652 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1654 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1656 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1658 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1660 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1662 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1664 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1666 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1668 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1670 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1672 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1674 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1676 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1678 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1680 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1682 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1684 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1686 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1688 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1690 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1692 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1694 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1696 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1698 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1700 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1702 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1704 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1706 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1708 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1710 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1712 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1714 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1716 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1718 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1720 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1722 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1724 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1726 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1728 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1730 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1732 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1734 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1736 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1738 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1740 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1742 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1744 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1746 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1748 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1750 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1752 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1754 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1756 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1758 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1760 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1762 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1764 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1766 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1768 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1770 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1772 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1774 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1776 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1778 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1780 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1782 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1784 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1786 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1788 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1790 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1792 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1794 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1796 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1798 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1800 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1802 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1804 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1806 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1808 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1810 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1812 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1814 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1816 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1818 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1820 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1822 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1824 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1826 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1828 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1830 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1832 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1834 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1836 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1838 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1840 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1842 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1844 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1846 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1848 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1850 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1852 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1854 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1856 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1858 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1860 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1862 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1864 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1866 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1868 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1870 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1872 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1874 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1876 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1878 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1880 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1882 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1884 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1886 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1888 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1890 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1892 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1894 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1896 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1898 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1900 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1902 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1904 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1906 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1908 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1910 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1912 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1914 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1916 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1918 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1920 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1922 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1924 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1926 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1928 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1930 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1932 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1934 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1936 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1938 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1940 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1942 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1944 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1946 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1948 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1950 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1952 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1954 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1956 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1958 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1960 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1962 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1964 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1966 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1968 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1970 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1972 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1974 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1976 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1978 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1980 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1982 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1984 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1986 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1988 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1990 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1992 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1994 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1996 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 1998 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2000 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2002 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2004 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2006 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2008 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2010 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2012 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2014 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2016 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2018 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2020 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2022 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2024 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2026 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2028 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2030 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2032 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2034 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2036 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2038 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2040 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2042 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2044 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2046 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2048 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2050 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2052 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2054 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2056 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2058 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2060 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2062 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2064 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2066 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2068 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2070 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2072 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2074 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2076 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2078 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2080 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2082 
Addr: 002  Instr: 09101 INPUT s1, 01        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2084 
Addr: 003  Instr: 01200 LOAD s2, 00         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2086 
Addr: 004  Instr: 2d200 OUTPUT s2, 00       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2088 
Addr: 005  Instr: 2d001 OUTPUT s0, 01       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2090 
Addr: 006  Instr: 09402 INPUT s4, 02        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2092 
Addr: 007  Instr: 03402 AND s4, 02          Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2094 
Addr: 008  Instr: 32000 JUMP Z, 000         Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2096 
Addr: 000  Instr: 2b022 OUTPUTK 02, 2       Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2098 
Addr: 001  Instr: 09000 INPUT s0, 00        Dividend_s0: 8c Divisor_s1: 28 Quotient_s2: 00 Remainder_s0: 8c Control_s4: 00  cc: 2100 
