0.7
2020.2
Oct 19 2021
03:16:22
D:/Github/IIC_FPGA/IIC_FPGA.sim/sim_1/impl/timing/xsim/IIC_top_tb_time_impl.v,1683091121,verilog,,D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v,,CFGLUT5_HD100;CFGLUT5_HD101;CFGLUT5_HD102;CFGLUT5_HD103;CFGLUT5_HD104;CFGLUT5_HD105;CFGLUT5_HD106;CFGLUT5_HD107;CFGLUT5_HD108;CFGLUT5_HD109;CFGLUT5_HD110;CFGLUT5_HD111;CFGLUT5_HD112;CFGLUT5_HD113;CFGLUT5_HD114;CFGLUT5_HD115;CFGLUT5_HD116;CFGLUT5_HD117;CFGLUT5_HD118;CFGLUT5_HD119;CFGLUT5_HD120;CFGLUT5_HD121;CFGLUT5_HD122;CFGLUT5_HD123;CFGLUT5_HD124;CFGLUT5_HD125;CFGLUT5_HD126;CFGLUT5_HD127;CFGLUT5_HD128;CFGLUT5_HD90;CFGLUT5_HD91;CFGLUT5_HD92;CFGLUT5_HD93;CFGLUT5_HD94;CFGLUT5_HD95;CFGLUT5_HD96;CFGLUT5_HD97;CFGLUT5_HD98;CFGLUT5_HD99;CFGLUT5_UNIQ_BASE_;IIC_top;IIC_write;IOBUF_UNIQ_BASE_;RAM32M_HD85;RAM32M_HD86;RAM32M_HD87;RAM32M_HD88;RAM32M_HD89;RAM32M_UNIQ_BASE_;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ltlib_v1_0_0_bscan;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;u_ila_0;u_ila_0_blk_mem_gen_v8_4_5;u_ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr;u_ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width;u_ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper;u_ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_top;u_ila_0_blk_mem_gen_v8_4_5_synth;u_ila_0_ila_v6_2_12_ila;u_ila_0_ila_v6_2_12_ila_cap_addrgen;u_ila_0_ila_v6_2_12_ila_cap_ctrl_legacy;u_ila_0_ila_v6_2_12_ila_cap_sample_counter;u_ila_0_ila_v6_2_12_ila_cap_window_counter;u_ila_0_ila_v6_2_12_ila_core;u_ila_0_ila_v6_2_12_ila_register;u_ila_0_ila_v6_2_12_ila_reset_ctrl;u_ila_0_ila_v6_2_12_ila_trace_memory;u_ila_0_ila_v6_2_12_ila_trig_match;u_ila_0_ila_v6_2_12_ila_trigger;u_ila_0_ltlib_v1_0_0_all_typeA;u_ila_0_ltlib_v1_0_0_all_typeA_3;u_ila_0_ltlib_v1_0_0_all_typeA_6;u_ila_0_ltlib_v1_0_0_all_typeA_8;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_35;u_ila_0_ltlib_v1_0_0_all_typeA__parameterized0_43;u_ila_0_ltlib_v1_0_0_all_typeA_slice;u_ila_0_ltlib_v1_0_0_all_typeA_slice_4;u_ila_0_ltlib_v1_0_0_all_typeA_slice_7;u_ila_0_ltlib_v1_0_0_all_typeA_slice_9;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_36;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_44;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_37;u_ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_45;u_ila_0_ltlib_v1_0_0_allx_typeA;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_2;u_ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_5;u_ila_0_ltlib_v1_0_0_allx_typeA_nodelay;u_ila_0_ltlib_v1_0_0_allx_typeA_nodelay_34;u_ila_0_ltlib_v1_0_0_allx_typeA_nodelay_42;u_ila_0_ltlib_v1_0_0_async_edge_xfer;u_ila_0_ltlib_v1_0_0_async_edge_xfer_10;u_ila_0_ltlib_v1_0_0_async_edge_xfer_11;u_ila_0_ltlib_v1_0_0_async_edge_xfer_12;u_ila_0_ltlib_v1_0_0_cfglut4;u_ila_0_ltlib_v1_0_0_cfglut4_38;u_ila_0_ltlib_v1_0_0_cfglut5;u_ila_0_ltlib_v1_0_0_cfglut5_32;u_ila_0_ltlib_v1_0_0_cfglut5_39;u_ila_0_ltlib_v1_0_0_cfglut6;u_ila_0_ltlib_v1_0_0_cfglut6_40;u_ila_0_ltlib_v1_0_0_cfglut6__parameterized0;u_ila_0_ltlib_v1_0_0_cfglut7;u_ila_0_ltlib_v1_0_0_cfglut7_31;u_ila_0_ltlib_v1_0_0_generic_memrd;u_ila_0_ltlib_v1_0_0_match;u_ila_0_ltlib_v1_0_0_match__parameterized0;u_ila_0_ltlib_v1_0_0_match__parameterized0_0;u_ila_0_ltlib_v1_0_0_match__parameterized0_1;u_ila_0_ltlib_v1_0_0_match_nodelay;u_ila_0_ltlib_v1_0_0_match_nodelay_33;u_ila_0_ltlib_v1_0_0_match_nodelay_41;u_ila_0_ltlib_v1_0_0_rising_edge_detection;u_ila_0_ltlib_v1_0_0_rising_edge_detection_13;u_ila_0_xsdbs_v1_0_2_reg__parameterized15;u_ila_0_xsdbs_v1_0_2_reg__parameterized16;u_ila_0_xsdbs_v1_0_2_reg__parameterized17;u_ila_0_xsdbs_v1_0_2_reg__parameterized18;u_ila_0_xsdbs_v1_0_2_reg__parameterized30;u_ila_0_xsdbs_v1_0_2_reg__parameterized31;u_ila_0_xsdbs_v1_0_2_reg__parameterized32;u_ila_0_xsdbs_v1_0_2_reg__parameterized33;u_ila_0_xsdbs_v1_0_2_reg__parameterized34;u_ila_0_xsdbs_v1_0_2_reg__parameterized35;u_ila_0_xsdbs_v1_0_2_reg__parameterized36;u_ila_0_xsdbs_v1_0_2_reg__parameterized37;u_ila_0_xsdbs_v1_0_2_reg__parameterized38;u_ila_0_xsdbs_v1_0_2_reg__parameterized39;u_ila_0_xsdbs_v1_0_2_reg__parameterized40;u_ila_0_xsdbs_v1_0_2_reg__parameterized41;u_ila_0_xsdbs_v1_0_2_reg__parameterized43;u_ila_0_xsdbs_v1_0_2_reg__parameterized45;u_ila_0_xsdbs_v1_0_2_reg__parameterized48;u_ila_0_xsdbs_v1_0_2_reg_ctl;u_ila_0_xsdbs_v1_0_2_reg_ctl_17;u_ila_0_xsdbs_v1_0_2_reg_ctl_18;u_ila_0_xsdbs_v1_0_2_reg_ctl_19;u_ila_0_xsdbs_v1_0_2_reg_ctl_20;u_ila_0_xsdbs_v1_0_2_reg_ctl_23;u_ila_0_xsdbs_v1_0_2_reg_ctl_25;u_ila_0_xsdbs_v1_0_2_reg_ctl_26;u_ila_0_xsdbs_v1_0_2_reg_ctl_27;u_ila_0_xsdbs_v1_0_2_reg_ctl_28;u_ila_0_xsdbs_v1_0_2_reg_ctl_29;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_21;u_ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_24;u_ila_0_xsdbs_v1_0_2_reg_p2s;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;u_ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;u_ila_0_xsdbs_v1_0_2_reg_stat;u_ila_0_xsdbs_v1_0_2_reg_stat_14;u_ila_0_xsdbs_v1_0_2_reg_stat_15;u_ila_0_xsdbs_v1_0_2_reg_stat_16;u_ila_0_xsdbs_v1_0_2_reg_stat_22;u_ila_0_xsdbs_v1_0_2_reg_stat_30;u_ila_0_xsdbs_v1_0_2_reg_stream;u_ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;u_ila_0_xsdbs_v1_0_2_xsdbs;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,,,,,,
D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_top_tb.v,1683088622,verilog,,,,IIC_top_tb,,,,,,,,
D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v,1683066127,verilog,,D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_top_tb.v,,IIC_write_tb,,,,,,,,
