## Naive SA OpenCL on FPGA

### Run and Test

```
make
make test
```

### Comment

- Naive implementation where parallelism appears in repetition of the trials
- Slower than CPU due to hardware clock rate 
