module top_module (
    input clk,
    input reset,
    input [7:0] d,
    output [7:0] q
);
    always @(negedge clk) begin
    q<=d;
        if (reset == 1'b1) begin
            q<= 8'h34;
        end
    end
endmodule
