{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 15:11:21 2014 " "Info: Processing started: Mon Jan 20 15:11:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK register pulserate\[12\] register ratetmp\[12\] -3.934 ns " "Info: Slack time is -3.934 ns for clock \"CLK\" between source register \"pulserate\[12\]\" and destination register \"ratetmp\[12\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "61.73 MHz 16.2 ns " "Info: Fmax is 61.73 MHz (period= 16.2 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.366 ns + Largest register register " "Info: + Largest register to register requirement is 2.366 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.166 ns + " "Info: + Setup relationship between source and destination is 4.166 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.166 ns " "Info: + Latch edge is 4.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Destination clock \"CLK\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ENABLE 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ENABLE\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.200 ns + Largest " "Info: + Largest clock skew is 0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.100 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns ratetmp\[12\] 2 REG LC5 15 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC5; Fanout = 15; REG Node = 'ratetmp\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK ratetmp[12] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK ratetmp[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} ratetmp[12] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE source 2.900 ns - Longest register " "Info: - Longest clock path from clock \"ENABLE\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulserate\[12\] 2 REG LC58 13 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC58; Fanout = 13; REG Node = 'pulserate\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { ENABLE pulserate[12] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[12] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK ratetmp[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} ratetmp[12] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[12] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns - " "Info: - Micro setup delay of destination is 1.300 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK ratetmp[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} ratetmp[12] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[12] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.300 ns - Longest register register " "Info: - Longest register to register delay is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulserate\[12\] 1 REG LC58 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; Fanout = 13; REG Node = 'pulserate\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulserate[12] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.600 ns) 1.800 ns Equal9~61 2 COMB LC17 1 " "Info: 2: + IC(1.200 ns) + CELL(0.600 ns) = 1.800 ns; Loc. = LC17; Fanout = 1; COMB Node = 'Equal9~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { pulserate[12] Equal9~61 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 3.700 ns Equal9~53 3 COMB LC18 12 " "Info: 3: + IC(0.000 ns) + CELL(1.900 ns) = 3.700 ns; Loc. = LC18; Fanout = 12; COMB Node = 'Equal9~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Equal9~61 Equal9~53 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 6.300 ns ratetmp\[12\] 4 REG LC5 15 " "Info: 4: + IC(1.100 ns) + CELL(1.500 ns) = 6.300 ns; Loc. = LC5; Fanout = 15; REG Node = 'ratetmp\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { Equal9~53 ratetmp[12] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 63.49 % ) " "Info: Total cell delay = 4.000 ns ( 63.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 36.51 % ) " "Info: Total interconnect delay = 2.300 ns ( 36.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { pulserate[12] Equal9~61 Equal9~53 ratetmp[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { pulserate[12] {} Equal9~61 {} Equal9~53 {} ratetmp[12] {} } { 0.000ns 1.200ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.900ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK ratetmp[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} ratetmp[12] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[12] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { pulserate[12] Equal9~61 Equal9~53 ratetmp[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { pulserate[12] {} Equal9~61 {} Equal9~53 {} ratetmp[12] {} } { 0.000ns 1.200ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.900ns 1.500ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLK' 183 " "Warning: Can't achieve timing requirement Clock Setup: 'CLK' along 183 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ENABLE register pulserate\[9\] register pulserate\[9\] 3.633 ns " "Info: Slack time is 3.633 ns for clock \"ENABLE\" between source register \"pulserate\[9\]\" and destination register \"pulserate\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "212.77 MHz 4.7 ns " "Info: Fmax is 212.77 MHz (period= 4.7 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.333 ns + Largest register register " "Info: + Largest register to register requirement is 6.333 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.333 ns + " "Info: + Setup relationship between source and destination is 8.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.333 ns " "Info: + Latch edge is 8.333 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ENABLE 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ENABLE\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ENABLE 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ENABLE\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 2.900 ns + Shortest register " "Info: + Shortest clock path from clock \"ENABLE\" to destination register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulserate\[9\] 2 REG LC60 13 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC60; Fanout = 13; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE source 2.900 ns - Longest register " "Info: - Longest clock path from clock \"ENABLE\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulserate\[9\] 2 REG LC60 13 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC60; Fanout = 13; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns - " "Info: - Micro setup delay of destination is 1.300 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.700 ns - Longest register register " "Info: - Longest register to register delay is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pulserate\[9\] 1 REG LC60 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC60; Fanout = 13; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pulserate[9] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.500 ns) 2.700 ns pulserate\[9\] 2 REG LC60 13 " "Info: 2: + IC(1.200 ns) + CELL(1.500 ns) = 2.700 ns; Loc. = LC60; Fanout = 13; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { pulserate[9] pulserate[9] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 55.56 % ) " "Info: Total cell delay = 1.500 ns ( 55.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 44.44 % ) " "Info: Total interconnect delay = 1.200 ns ( 44.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { pulserate[9] pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { pulserate[9] {} pulserate[9] {} } { 0.000ns 1.200ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { pulserate[9] pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { pulserate[9] {} pulserate[9] {} } { 0.000ns 1.200ns } { 0.000ns 1.500ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PD_CLK_IN register delayflag2 register delayflag1 3.233 ns " "Info: Slack time is 3.233 ns for clock \"PD_CLK_IN\" between source register \"delayflag2\" and destination register \"delayflag1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "196.08 MHz 5.1 ns " "Info: Fmax is 196.08 MHz (period= 5.1 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.033 ns + Largest register register " "Info: + Largest register to register requirement is 6.033 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.333 ns + " "Info: + Setup relationship between source and destination is 8.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 12.499 ns " "Info: + Latch edge is 12.499 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PD_CLK_IN 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Destination clock \"PD_CLK_IN\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.166 ns " "Info: - Launch edge is 4.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Source clock \"CLK\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.300 ns + Largest " "Info: + Largest clock skew is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"PD_CLK_IN\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns delayflag1 2 REG LC24 11 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.100 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns delayflag2 2 REG LC21 73 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC21; Fanout = 73; REG Node = 'delayflag2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK delayflag2 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns - " "Info: - Micro setup delay of destination is 1.300 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.800 ns - Longest register register " "Info: - Longest register to register delay is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delayflag2 1 REG LC21 73 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC21; Fanout = 73; REG Node = 'delayflag2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag2 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.500 ns) 2.800 ns delayflag1 2 REG LC24 11 " "Info: 2: + IC(1.300 ns) + CELL(1.500 ns) = 2.800 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { delayflag2 delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 53.57 % ) " "Info: Total cell delay = 1.500 ns ( 53.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 46.43 % ) " "Info: Total interconnect delay = 1.300 ns ( 46.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { delayflag2 delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { delayflag2 {} delayflag1 {} } { 0.000ns 1.300ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { delayflag2 delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { delayflag2 {} delayflag1 {} } { 0.000ns 1.300ns } { 0.000ns 1.500ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK register delayflag1 register lpm_counter:delaytmp_rtl_1\|dffs\[2\] 2.4 ns " "Info: Minimum slack time is 2.4 ns for clock \"CLK\" between source register \"delayflag1\" and destination register \"lpm_counter:delaytmp_rtl_1\|dffs\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Shortest register register " "Info: + Shortest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delayflag1 1 REG LC24 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 2.600 ns lpm_counter:delaytmp_rtl_1\|dffs\[2\] 2 REG LC52 5 " "Info: 2: + IC(1.100 ns) + CELL(1.500 ns) = 2.600 ns; Loc. = LC52; Fanout = 5; REG Node = 'lpm_counter:delaytmp_rtl_1\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { delayflag1 lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 57.69 % ) " "Info: Total cell delay = 1.500 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { delayflag1 lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { delayflag1 {} lpm_counter:delaytmp_rtl_1|dffs[2] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.200 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.200 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.166 ns " "Info: + Latch edge is 4.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Destination clock \"CLK\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.166 ns " "Info: - Launch edge is 4.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PD_CLK_IN 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Source clock \"PD_CLK_IN\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.300 ns + Smallest " "Info: + Smallest clock skew is 0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns lpm_counter:delaytmp_rtl_1\|dffs\[2\] 2 REG LC52 5 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC52; Fanout = 5; REG Node = 'lpm_counter:delaytmp_rtl_1\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_1|dffs[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"PD_CLK_IN\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns delayflag1 2 REG LC24 11 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_1|dffs[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_1|dffs[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { delayflag1 lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { delayflag1 {} lpm_counter:delaytmp_rtl_1|dffs[2] {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK lpm_counter:delaytmp_rtl_1|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} lpm_counter:delaytmp_rtl_1|dffs[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ENABLE register RF_ON~reg0 register RF_ON~reg0 2.6 ns " "Info: Minimum slack time is 2.6 ns for clock \"ENABLE\" between source register \"RF_ON~reg0\" and destination register \"RF_ON~reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns + Shortest register register " "Info: + Shortest register to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF_ON~reg0 1 REG LC53 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC53; Fanout = 2; REG Node = 'RF_ON~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF_ON~reg0 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.500 ns) 2.500 ns RF_ON~reg0 2 REG LC53 2 " "Info: 2: + IC(1.000 ns) + CELL(1.500 ns) = 2.500 ns; Loc. = LC53; Fanout = 2; REG Node = 'RF_ON~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { RF_ON~reg0 RF_ON~reg0 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 60.00 % ) " "Info: Total cell delay = 1.500 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { RF_ON~reg0 RF_ON~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { RF_ON~reg0 {} RF_ON~reg0 {} } { 0.000ns 1.000ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.100 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.100 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ENABLE 8.333 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"ENABLE\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ENABLE 8.333 ns 0.000 ns  50 " "Info: Clock period of Source clock \"ENABLE\" is 8.333 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 2.900 ns + Longest register " "Info: + Longest clock path from clock \"ENABLE\" to destination register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns RF_ON~reg0 2 REG LC53 2 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC53; Fanout = 2; REG Node = 'RF_ON~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { ENABLE RF_ON~reg0 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE RF_ON~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE source 2.900 ns - Shortest register " "Info: - Shortest clock path from clock \"ENABLE\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns RF_ON~reg0 2 REG LC53 2 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC53; Fanout = 2; REG Node = 'RF_ON~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { ENABLE RF_ON~reg0 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE RF_ON~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE RF_ON~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 56 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 56 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE RF_ON~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { RF_ON~reg0 RF_ON~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { RF_ON~reg0 {} RF_ON~reg0 {} } { 0.000ns 1.000ns } { 0.000ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE RF_ON~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} RF_ON~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PD_CLK_IN register delayflag1 register delayflag1 2.7 ns " "Info: Minimum slack time is 2.7 ns for clock \"PD_CLK_IN\" between source register \"delayflag1\" and destination register \"delayflag1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Shortest register register " "Info: + Shortest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delayflag1 1 REG LC24 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 2.600 ns delayflag1 2 REG LC24 11 " "Info: 2: + IC(1.100 ns) + CELL(1.500 ns) = 2.600 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { delayflag1 delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 57.69 % ) " "Info: Total cell delay = 1.500 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.100 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { delayflag1 delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { delayflag1 {} delayflag1 {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.100 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.100 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.166 ns " "Info: + Latch edge is 4.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PD_CLK_IN 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Destination clock \"PD_CLK_IN\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.166 ns " "Info: - Launch edge is 4.166 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PD_CLK_IN 8.333 ns 4.166 ns inverted 50 " "Info: Clock period of Source clock \"PD_CLK_IN\" is 8.333 ns with inverted offset of 4.166 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"PD_CLK_IN\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns delayflag1 2 REG LC24 11 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PD_CLK_IN source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"PD_CLK_IN\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns PD_CLK_IN 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'PD_CLK_IN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PD_CLK_IN } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.200 ns) 2.800 ns delayflag1 2 REG LC24 11 " "Info: 2: + IC(1.000 ns) + CELL(1.200 ns) = 2.800 ns; Loc. = LC24; Fanout = 11; REG Node = 'delayflag1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 64.29 % ) " "Info: Total cell delay = 1.800 ns ( 64.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 35.71 % ) " "Info: Total interconnect delay = 1.000 ns ( 35.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns - " "Info: - Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { delayflag1 delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { delayflag1 {} delayflag1 {} } { 0.000ns 1.100ns } { 0.000ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PD_CLK_IN delayflag1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PD_CLK_IN {} PD_CLK_IN~out {} delayflag1 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "delayflag2 CLK CLK 5.200 ns register " "Info: tsu for register \"delayflag2\" (data pin = \"CLK\", clock pin = \"CLK\") is 5.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest pin register " "Info: + Longest pin to register delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.600 ns) 2.500 ns Equal9~61 2 COMB LC17 1 " "Info: 2: + IC(1.300 ns) + CELL(0.600 ns) = 2.500 ns; Loc. = LC17; Fanout = 1; COMB Node = 'Equal9~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK Equal9~61 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 4.400 ns Equal9~53 3 COMB LC18 12 " "Info: 3: + IC(0.000 ns) + CELL(1.900 ns) = 4.400 ns; Loc. = LC18; Fanout = 12; COMB Node = 'Equal9~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Equal9~61 Equal9~53 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 7.000 ns delayflag2 4 REG LC21 73 " "Info: 4: + IC(1.100 ns) + CELL(1.500 ns) = 7.000 ns; Loc. = LC21; Fanout = 73; REG Node = 'delayflag2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { Equal9~53 delayflag2 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 65.71 % ) " "Info: Total cell delay = 4.600 ns ( 65.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 34.29 % ) " "Info: Total interconnect delay = 2.400 ns ( 34.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK Equal9~61 Equal9~53 delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} Equal9~61 {} Equal9~53 {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns 0.000ns 1.100ns } { 0.000ns 0.600ns 0.600ns 1.900ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.100 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns delayflag2 2 REG LC21 73 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC21; Fanout = 73; REG Node = 'delayflag2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK delayflag2 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK Equal9~61 Equal9~53 delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { CLK {} CLK~out {} Equal9~61 {} Equal9~53 {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns 0.000ns 1.100ns } { 0.000ns 0.600ns 0.600ns 1.900ns 1.500ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK delayflag2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} delayflag2 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PWM_OUT tmp_c1 4.600 ns register " "Info: tco from clock \"CLK\" to destination pin \"PWM_OUT\" through register \"tmp_c1\" is 4.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.200 ns) 3.100 ns tmp_c1 2 REG LC11 5 " "Info: 2: + IC(1.300 ns) + CELL(1.200 ns) = 3.100 ns; Loc. = LC11; Fanout = 5; REG Node = 'tmp_c1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK tmp_c1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 58.06 % ) " "Info: Total cell delay = 1.800 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.300 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK tmp_c1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} tmp_c1 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.800 ns + Longest register pin " "Info: + Longest register to pin delay is 0.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp_c1 1 REG LC11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC11; Fanout = 5; REG Node = 'tmp_c1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp_c1 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns PWM_OUT 2 PIN PIN_44 0 " "Info: 2: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'PWM_OUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { tmp_c1 PWM_OUT } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 100.00 % ) " "Info: Total cell delay = 0.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { tmp_c1 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { tmp_c1 {} PWM_OUT {} } { 0.000ns 0.000ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { CLK tmp_c1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { CLK {} CLK~out {} tmp_c1 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { tmp_c1 PWM_OUT } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { tmp_c1 {} PWM_OUT {} } { 0.000ns 0.000ns } { 0.000ns 0.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK PWM_TEST 4.800 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"PWM_TEST\" is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns CLK 1 CLK PIN_6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_6; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(2.100 ns) 4.000 ns CLK~4 2 COMB LC62 1 " "Info: 2: + IC(1.300 ns) + CELL(2.100 ns) = 4.000 ns; Loc. = LC62; Fanout = 1; COMB Node = 'CLK~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK CLK~4 } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.800 ns PWM_TEST 3 PIN PIN_34 0 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'PWM_TEST'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { CLK~4 PWM_TEST } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 72.92 % ) " "Info: Total cell delay = 3.500 ns ( 72.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 27.08 % ) " "Info: Total interconnect delay = 1.300 ns ( 27.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { CLK CLK~4 PWM_TEST } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { CLK {} CLK~out {} CLK~4 {} PWM_TEST {} } { 0.000ns 0.000ns 1.300ns 0.000ns } { 0.000ns 0.600ns 2.100ns 0.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pulserate\[9\] DATA\[4\] ENABLE 0.400 ns register " "Info: th for register \"pulserate\[9\]\" (data pin = \"DATA\[4\]\", clock pin = \"ENABLE\") is 0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 2.900 ns + Longest register " "Info: + Longest clock path from clock \"ENABLE\" to destination register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns ENABLE 1 CLK PIN_14 17 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_14; Fanout = 17; CLK Node = 'ENABLE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.200 ns) 2.900 ns pulserate\[9\] 2 REG LC60 13 " "Info: 2: + IC(1.100 ns) + CELL(1.200 ns) = 2.900 ns; Loc. = LC60; Fanout = 13; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 62.07 % ) " "Info: Total cell delay = 1.800 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 37.93 % ) " "Info: Total interconnect delay = 1.100 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.600 ns + " "Info: + Micro hold delay of destination is 0.600 ns" {  } { { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 0.600 ns DATA\[4\] 1 PIN PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.600 ns) = 0.600 ns; Loc. = PIN_21; Fanout = 3; PIN Node = 'DATA\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.500 ns) 3.100 ns pulserate\[9\] 2 REG LC60 13 " "Info: 2: + IC(1.000 ns) + CELL(1.500 ns) = 3.100 ns; Loc. = LC60; Fanout = 13; REG Node = 'pulserate\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { DATA[4] pulserate[9] } "NODE_NAME" } } { "pulse_picker_mode1.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_mode1.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 67.74 % ) " "Info: Total cell delay = 2.100 ns ( 67.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 32.26 % ) " "Info: Total interconnect delay = 1.000 ns ( 32.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { DATA[4] pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { DATA[4] {} DATA[4]~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ENABLE pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { ENABLE {} ENABLE~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 0.600ns 1.200ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { DATA[4] pulserate[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { DATA[4] {} DATA[4]~out {} pulserate[9] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.600ns 1.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 15:11:22 2014 " "Info: Processing ended: Mon Jan 20 15:11:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
