// Seed: 2563914977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_7;
  assign id_7 = 1;
  wire [-1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_2
  );
  wire [1 : id_5] id_7, id_8;
  assign id_2 = id_8;
endmodule
