<stg><name>avgBSamplesFifoProc</name>


<trans_list>

<trans id="120" from="1" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:14 %specpipeline_ln432 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln432"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry:15 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i13P0A, i13 %s_avgBSamplesOut, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:16 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_5, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:17 %empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_4, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:18 %empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_3, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:19 %empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_2, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:20 %empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD_1, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:21 %empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @avgBSamplesFifoProc_IC_stream_MD_sample_data_t_MC_AC_0_OD_GC_MC_AC_stream_MD, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:22 %br_ln432 = br i1 %tmp_i, void %avgBSamplesFifoProc.exit, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then.i:0 %s_avgBSamplesOut_read = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %s_avgBSamplesOut

]]></Node>
<StgValue><ssdm name="s_avgBSamplesOut_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4">
<![CDATA[
if.then.i:1 %wr_idx_load = load i4 %wr_idx

]]></Node>
<StgValue><ssdm name="wr_idx_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="4">
<![CDATA[
if.then.i:2 %trunc_ln435 = trunc i4 %wr_idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln435"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then.i:3 %switch_ln435 = switch i3 %trunc_ln435, void %V.i58.case.5.i, i3 0, void %V.i58.case.0.i, i3 1, void %V.i58.case.1.i, i3 2, void %V.i58.case.2.i, i3 3, void %V.i58.case.3.i, i3 4, void %V.i58.case.4.i

]]></Node>
<StgValue><ssdm name="switch_ln435"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
V.i58.exit.i:0 %icmp_ln437 = icmp_eq  i4 %wr_idx_load, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln437"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i58.exit.i:1 %br_ln437 = br i1 %icmp_ln437, void %if.end.i, void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
if.end.i:0 %wr_pos_load = load i8 %wr_pos

]]></Node>
<StgValue><ssdm name="wr_pos_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
if.end.i:1 %sext_ln448 = sext i8 %wr_pos_load

]]></Node>
<StgValue><ssdm name="sext_ln448"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8">
<![CDATA[
if.end.i:2 %trunc_ln448 = trunc i8 %wr_pos_load

]]></Node>
<StgValue><ssdm name="trunc_ln448"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i:3 %icmp_ln448 = icmp_eq  i8 %wr_pos_load, i8 127

]]></Node>
<StgValue><ssdm name="icmp_ln448"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:4 %br_ln448 = br i1 %icmp_ln448, void %if.end20.i, void %if.then18.i

]]></Node>
<StgValue><ssdm name="br_ln448"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:0 %add_ln449 = add i4 %wr_idx_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln449"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="8" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end20.i:0 %add_ln451 = add i9 %sext_ln448, i9 1

]]></Node>
<StgValue><ssdm name="add_ln451"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end20.i:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln451, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="9">
<![CDATA[
if.end20.i:2 %trunc_ln451 = trunc i9 %add_ln451

]]></Node>
<StgValue><ssdm name="trunc_ln451"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end20.i:3 %xor_ln451 = xor i7 %trunc_ln448, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end20.i:4 %p_and_t = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %xor_ln451

]]></Node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end20.i:5 %sub_ln451 = sub i8 0, i8 %p_and_t

]]></Node>
<StgValue><ssdm name="sub_ln451"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
if.end20.i:6 %tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %trunc_ln451

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end20.i:7 %select_ln451 = select i1 %tmp, i8 %sub_ln451, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln451"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end20.i:8 %store_ln451 = store i8 %select_ln451, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.end20.i:9 %br_ln452 = br void %avgBSamplesFifoProc.exit

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
V.i58.case.4.i:0 %write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %s_avgBSamplesOut_read

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
V.i58.case.4.i:1 %br_ln435 = br void %V.i58.exit.i

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
V.i58.case.3.i:0 %write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %s_avgBSamplesOut_read

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
V.i58.case.3.i:1 %br_ln435 = br void %V.i58.exit.i

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
V.i58.case.2.i:0 %write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %s_avgBSamplesOut_read

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
V.i58.case.2.i:1 %br_ln435 = br void %V.i58.exit.i

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
V.i58.case.1.i:0 %write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %s_avgBSamplesOut_read

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
V.i58.case.1.i:1 %br_ln435 = br void %V.i58.exit.i

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
V.i58.case.0.i:0 %write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %s_avgBSamplesOut_read

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
V.i58.case.0.i:1 %br_ln435 = br void %V.i58.exit.i

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="!0"/>
<literal name="trunc_ln435" val="!1"/>
<literal name="trunc_ln435" val="!2"/>
<literal name="trunc_ln435" val="!3"/>
<literal name="trunc_ln435" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
V.i58.case.5.i:0 %write_ln435 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i13 %s_avgBSamplesOut_read

]]></Node>
<StgValue><ssdm name="write_ln435"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="trunc_ln435" val="!0"/>
<literal name="trunc_ln435" val="!1"/>
<literal name="trunc_ln435" val="!2"/>
<literal name="trunc_ln435" val="!3"/>
<literal name="trunc_ln435" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
V.i58.case.5.i:1 %br_ln435 = br void %V.i58.exit.i

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then18.i:2 %store_ln449 = store i4 %srem_ln449, i4 %wr_idx

]]></Node>
<StgValue><ssdm name="store_ln449"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i:3 %br_ln449 = br void %if.end20.i

]]></Node>
<StgValue><ssdm name="br_ln449"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc.i:0 %pair_val = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5

]]></Node>
<StgValue><ssdm name="pair_val"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc.i:1 %pair_val_1 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4

]]></Node>
<StgValue><ssdm name="pair_val_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="3" op_3_bw="13">
<![CDATA[
for.inc.i:2 %tmp_15_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_1, i3 0, i13 %pair_val

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="29">
<![CDATA[
for.inc.i:3 %zext_ln444 = zext i29 %tmp_15_i

]]></Node>
<StgValue><ssdm name="zext_ln444"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:4 %write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444

]]></Node>
<StgValue><ssdm name="write_ln444"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc.i:5 %pair_val_2 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3

]]></Node>
<StgValue><ssdm name="pair_val_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc.i:6 %pair_val_3 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2

]]></Node>
<StgValue><ssdm name="pair_val_3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc.i:10 %pair_val_4 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1

]]></Node>
<StgValue><ssdm name="pair_val_4"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc.i:11 %pair_val_5 = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples

]]></Node>
<StgValue><ssdm name="pair_val_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="3" op_3_bw="13">
<![CDATA[
for.inc.i:7 %tmp_16_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_3, i3 0, i13 %pair_val_2

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="29">
<![CDATA[
for.inc.i:8 %zext_ln444_1 = zext i29 %tmp_16_i

]]></Node>
<StgValue><ssdm name="zext_ln444_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:9 %write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444_1

]]></Node>
<StgValue><ssdm name="write_ln444"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="29" op_1_bw="13" op_2_bw="3" op_3_bw="13">
<![CDATA[
for.inc.i:12 %tmp_17_i = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i13.i3.i13, i13 %pair_val_5, i3 0, i13 %pair_val_4

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="29">
<![CDATA[
for.inc.i:13 %zext_ln444_2 = zext i29 %tmp_17_i

]]></Node>
<StgValue><ssdm name="zext_ln444_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:14 %write_ln444 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn, i32 %zext_ln444_2

]]></Node>
<StgValue><ssdm name="write_ln444"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln437" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:15 %br_ln446 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
avgBSamplesFifoProc.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="7" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="6" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="5" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="95" st_id="11" stage="4" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="96" st_id="12" stage="3" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="97" st_id="13" stage="2" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="icmp_ln448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then18.i:1 %srem_ln449 = srem i4 %add_ln449, i4 6

]]></Node>
<StgValue><ssdm name="srem_ln449"/></StgValue>
</operation>
</state>

<state id="14" st_id="115">
</state>

<state id="15" st_id="116">
</state>

<state id="16" st_id="117">
</state>

<state id="17" st_id="118">
</state>

<state id="18" st_id="119">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
