// Generated by CIRCT firtool-1.108.0
module AddressDecoder(	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
  output [2:0]  io_bankIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
                io_bankGroupIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
                io_rankIndex	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
);

  assign io_bankIndex = io_addr[2:0];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :27:31]
  assign io_bankGroupIndex = io_addr[5:3];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :28:31]
  assign io_rankIndex = io_addr[8:6];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :29:31]
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module mem_2097152x32(	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  input  [20:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [20:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:2097151];	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    if (W0_en & 1'h1)	// @[src/main/scala/memctrl/BankModel.scala:48:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:48:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:48:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/memctrl/BankModel.scala:48:16]
        for (logic [21:0] i = 22'h0; i < 22'h200000; i += 22'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
          Memory[i[20:0]] = _RANDOM_MEM;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
endmodule


// Users can define 'PRINTF_FD' to add a specified fd to prints.
`ifndef PRINTF_FD_
  `ifdef PRINTF_FD
    `define PRINTF_FD_ (`PRINTF_FD)
  `else  // PRINTF_FD
    `define PRINTF_FD_ 32'h80000002
  `endif // PRINTF_FD
`endif // not def PRINTF_FD_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module DRAMBank(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_1(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_2(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_3(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_4(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_5(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_6(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_7(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h0, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

// VCS coverage exclude_file
module ram_4x132(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [131:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [131:0] W0_data
);

  reg [131:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [159:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM[131:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 132'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_BankMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_lastColBankGroup,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_lastColCycle,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_lastColBankGroup,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_lastColCycle	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [131:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]   enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]   deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire         empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire         full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire         do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x132 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_lastColBankGroup,
        io_enq_bits_lastColCycle})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[131:100];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[67];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[66];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[65];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_lastColBankGroup = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_lastColCycle = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

// VCS coverage exclude_file
module ram_4x64(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [63:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_BankMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [63:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x64 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module BankGroup(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 1'h0, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 1'h1, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 2'h2, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 2'h3, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h4, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h5, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h6, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 3'h7, io_memCmd_bits_addr, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h0, clock, 32'h0, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset)	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    else if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_1 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_2 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_3 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_4 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_5 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_6 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_7 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (32'h0),
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

module DRAMBank_8(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_9(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_10(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_11(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_12(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_13(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_14(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_15(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                1'h1, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module BankGroup_1(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                1'h1, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    end
    else begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:18:33, :62:25, :64:24]
        lastColBankGroup <= 32'h1;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank_8 banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_9 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_10 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_11 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_12 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_13 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_14 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_15 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

module DRAMBank_16(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_17(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_18(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_19(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_20(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_21(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_22(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_23(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h2 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h2, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h2, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h2, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h2, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h2, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h2, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h2, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module BankGroup_2(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h2, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h2, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    end
    else begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:18:33, :62:25, :64:24]
        lastColBankGroup <= 32'h2;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank_16 banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_17 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_18 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_19 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_20 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_21 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_22 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_23 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

module DRAMBank_24(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_25(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_26(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_27(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_28(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_29(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_30(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_31(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h3 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                2'h3, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 2'h3, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 2'h3, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 2'h3, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                2'h3, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                2'h3, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 2'h3, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module BankGroup_3(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                2'h3, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                2'h3, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    end
    else begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:18:33, :62:25, :64:24]
        lastColBankGroup <= 32'h3;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank_24 banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_25 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_26 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_27 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_28 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_29 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_30 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_31 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

module DRAMBank_32(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_33(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_34(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_35(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_36(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_37(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_38(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_39(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h4 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h4, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h4, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h4, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h4, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h4, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h4, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h4, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module BankGroup_4(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h4, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h4, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    end
    else begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:18:33, :62:25, :64:24]
        lastColBankGroup <= 32'h4;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank_32 banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_33 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_34 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_35 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_36 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_37 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_38 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_39 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

module DRAMBank_40(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_41(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_42(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_43(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_44(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_45(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_46(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_47(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h5 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h5, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h5, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h5, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h5, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h5, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h5, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h5, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module BankGroup_5(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h5, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h5, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    end
    else begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:18:33, :62:25, :64:24]
        lastColBankGroup <= 32'h5;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank_40 banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_41 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_42 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_43 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_44 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_45 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_46 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_47 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

module DRAMBank_48(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_49(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_50(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_51(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_52(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_53(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_54(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_55(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h6 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h6, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h6, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h6, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h6, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h6, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h6, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h6, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module BankGroup_6(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h6, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h6, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    end
    else begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:18:33, :62:25, :64:24]
        lastColBankGroup <= 32'h6;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank_48 banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_49 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_50 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_51 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_52 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_53 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_54 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_55 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

module DRAMBank_56(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 1'h0, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_57(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 1'h1, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_58(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 2'h2, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_59(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 2'h3, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_60(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 3'h4, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_61(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 3'h5, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_62(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 3'h6, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module DRAMBank_63(	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input  [31:0] io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:126:14]
);

  wire        io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:56:18, :99:26, :164:26]
  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  reg         state;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg         pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
  reg         rowActive;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
  wire        io_memCmd_ready_0 = ~state & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :55:{27,37,40}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:55:37, :61:25]
  wire        _GEN_0 = state & io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :56:18, :69:32, :99:26, :164:26]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :77:15, :78:15, :82:26]
  wire        _GEN_1 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :79:15, :82:{26,35,44}, :101:26]
  wire [63:0] _GEN_2 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30, :52:19]
  wire        _GEN_3 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30, :52:{19,28}]
  wire        _GEN_4 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_2 > 64'h21
    & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :52:{19,28}, :55:40, :80:15, :82:26, :86:{35,45}, :107:{30,48}, :108:55]
  wire        _GEN_5 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :55:40, :82:26, :83:{35,45}, :116:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/BankModel.scala:52:19]
  always_comb begin	// @[src/main/scala/memctrl/BankModel.scala:52:19]
    casez (actPtr)	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/BankModel.scala:36:26, :52:19]
    endcase	// @[src/main/scala/memctrl/BankModel.scala:37:30, :52:19]
  end // always_comb
  wire        _GEN_6 = cycleCounter - casez_tmp > 64'h1D & _GEN_2 > 64'h5;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :52:{19,28}, :118:44]
  wire        _GEN_7 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :84:{26,36,45}, :130:{25,38}]
  wire        _GEN_8 =
    _GEN_2 > 64'hD & cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h7 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :52:{19,28}, :92:22, :93:30, :132:51]
  wire [63:0] _GEN_9 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :52:19]
  wire [63:0] _GEN_10 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :52:19]
  wire        _GEN_11 = _GEN_8 & (|(_GEN_9[63:1])) & (|(_GEN_10[63:3])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :133:51, :134:51, :135:51]
  wire [20:0] _GEN_12 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/BankModel.scala:45:26, :138:58]
  wire [20:0] _GEN_13 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/BankModel.scala:22:20, :89:28, :138:58]
  wire        _GEN_14 = _GEN_1 | _GEN_4 | _GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:57]
  wire        _GEN_15 = ~state | _GEN_14 | ~(_GEN_7 & _GEN_11);	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :31:30, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :141:24]
  wire        _GEN_16 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :40:30, :44:26, :55:40, :77:15, :79:15, :80:15, :85:{26,36,45}, :147:{26,39}]
  wire        _GEN_17 = _GEN_8 & (|(_GEN_10[63:1])) & _GEN_3;	// @[src/main/scala/memctrl/BankModel.scala:52:{19,28}, :132:51, :150:51, :151:51]
  wire        _GEN_18 = _GEN_16 & _GEN_17;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :85:{26,36,45}, :147:{26,39,58}, :150:51, :151:51, :153:9]
  wire        _GEN_19 = _GEN_1 | _GEN_4 | _GEN_5 | _GEN_7;	// @[src/main/scala/memctrl/BankModel.scala:48:16, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:{29,48}, :130:{25,38,57}, :147:58]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_15 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20, :31:30, :48:16, :58:18, :99:26, :101:40, :109:56, :116:48, :130:57]
  wire        _GEN_20 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :166:25]
  wire        _GEN_21 = refreshInProg & _GEN_20;	// @[src/main/scala/memctrl/BankModel.scala:40:30, :101:40, :164:26, :166:{25,34}, :167:23]
  assign io_phyResp_valid_0 =
    state
    & (_GEN_21 | ~_GEN_1 & (_GEN_4 | (_GEN_5 ? _GEN_6 : _GEN_7 ? _GEN_11 : _GEN_18)));	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :56:18, :82:{35,44}, :83:{35,45}, :84:{26,36,45}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :112:21, :116:{29,48}, :118:44, :119:53, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :147:58, :153:9, :164:26, :166:34, :167:23, :170:23]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankModel.scala:64:11]
    wire _GEN_22 = state & ~_GEN_1;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :82:{35,44}, :101:{26,40}]
    wire _GEN_23 = _GEN_22 & ~_GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56]
    wire _GEN_24 = _GEN_23 & ~_GEN_5;	// @[src/main/scala/memctrl/BankModel.scala:83:{35,45}, :109:56, :116:{29,48}]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:64:11]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25, :64:11]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :64:11]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:{25,38}, :64:11, :69:{32,46}, :70:11]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: RESP fired addr=0x%x data=0x%x\n",
                3'h7, 3'h7, cycleCounter, pending_addr, io_phyResp_bits_data_0);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :58:18, :70:11, :99:26, :101:40]
      if ((`PRINTF_COND_) & state & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :64:11, :82:{35,44}, :101:{26,40}, :104:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH\n", 3'h7, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :104:13]
      if ((`PRINTF_COND_) & _GEN_22 & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :86:{35,45}, :101:40, :107:{30,48}, :108:55, :109:56, :113:13]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 3'h7, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :113:13]
      if ((`PRINTF_COND_) & _GEN_23 & _GEN_5 & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :83:{35,45}, :109:56, :116:{29,48}, :118:44, :119:53, :126:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 3'h7, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :88:28, :126:15]
      if ((`PRINTF_COND_) & _GEN_24 & _GEN_7 & _GEN_11 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9, :142:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                3'h7, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :48:16, :89:28, :142:15]
      if ((`PRINTF_COND_) & _GEN_24 & ~_GEN_7 & _GEN_16 & _GEN_17 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:64:11, :84:{26,36,45}, :85:{26,36,45}, :116:48, :130:{25,38,57}, :147:{26,39,58}, :150:51, :151:51, :153:9, :158:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                3'h7, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/BankModel.scala:22:20, :25:29, :45:26, :89:28, :158:15]
      if ((`PRINTF_COND_) & state & refreshInProg & _GEN_20 & ~reset)	// @[src/main/scala/memctrl/BankModel.scala:19:37, :40:30, :64:11, :164:26, :166:{25,34}, :171:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 3'h7, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/BankModel.scala:25:29, :171:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_25 = _GEN_5 & _GEN_6;	// @[src/main/scala/memctrl/BankModel.scala:44:26, :83:{35,45}, :116:{29,48}, :118:44, :119:53, :120:31]
  wire        _GEN_26 = _GEN_1 | _GEN_4;	// @[src/main/scala/memctrl/BankModel.scala:45:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :116:48]
  wire        _GEN_27 = ~state | _GEN_26 | ~_GEN_25;	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :44:26, :45:26, :99:26, :101:40, :109:56, :116:48, :119:53, :120:31]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:19:37]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:25:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:29:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:30:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:31:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/BankModel.scala:32:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/BankModel.scala:37:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:40:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/BankModel.scala:44:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/BankModel.scala:45:26]
    end
    else begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      state <= _GEN | ~_GEN_0 & state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:19:37, :61:{25,38}, :63:13, :69:{32,46}, :73:11]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :26:35]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:29:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:29:30, :99:26, :101:40, :109:56, :116:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :29:30]
      if (~state | _GEN_1 | ~_GEN_4) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :82:{35,44}, :86:{35,45}, :99:26, :101:{26,40}, :107:{30,48}, :108:55, :109:56]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:30:30, :99:26, :101:40, :109:56]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :30:30]
      if (_GEN_15) begin	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:31:30, :99:26, :101:40, :109:56, :116:48, :130:57]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :31:30, :141:40]
      if (~state | _GEN_19 | ~(_GEN_16 & _GEN_17)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :32:30, :48:16, :85:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:57, :147:{26,39,58}, :150:51, :151:51, :153:9, :157:24]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:32:30, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :32:30, :157:{40,55}]
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:37:30, :45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:37:30, :99:26, :101:40, :109:56, :116:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/BankModel.scala:37:30, :124:41]
      if (state) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37]
        refreshInProg <= ~_GEN_21 & (_GEN_1 | refreshInProg);	// @[src/main/scala/memctrl/BankModel.scala:40:30, :82:{35,44}, :101:{26,40}, :102:21, :164:26, :166:34, :167:23]
        if (refreshInProg)	// @[src/main/scala/memctrl/BankModel.scala:40:30]
          refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/BankModel.scala:41:30, :165:34]
        else if (_GEN_1)	// @[src/main/scala/memctrl/BankModel.scala:82:{35,44}, :101:26]
          refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/BankModel.scala:41:30]
        rowActive <= ~_GEN_21 & (_GEN_1 ? rowActive : ~_GEN_4 & (_GEN_25 | rowActive));	// @[src/main/scala/memctrl/BankModel.scala:30:30, :44:26, :82:{35,44}, :86:{35,45}, :101:{26,40}, :107:{30,48}, :108:55, :109:56, :110:21, :116:48, :119:53, :120:31, :164:26, :166:34, :167:23, :169:23]
      end
      if (_GEN_27) begin	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
      end
      else	// @[src/main/scala/memctrl/BankModel.scala:45:26, :99:26, :101:40, :109:56, :116:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/BankModel.scala:22:20, :45:26, :88:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankModel.scala:61:25]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/BankModel.scala:22:20]
    end
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
    if (~state | _GEN_26 | ~(_GEN_5 & _GEN_6 & (&actPtr))) begin	// @[src/main/scala/memctrl/BankModel.scala:19:37, :30:30, :36:26, :37:30, :45:26, :83:{35,45}, :99:26, :101:40, :109:56, :116:{29,48}, :118:44, :119:53, :123:31]
    end
    else	// @[src/main/scala/memctrl/BankModel.scala:36:26, :99:26, :101:40, :109:56, :116:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/BankModel.scala:25:29, :36:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:25];	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/BankModel.scala:8:7]
        state = _RANDOM[5'h0][0];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37]
        pending_addr = {_RANDOM[5'h0][31:1], _RANDOM[5'h1][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :19:37, :22:20]
        pending_data = {_RANDOM[5'h1][31:1], _RANDOM[5'h2][0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cs = _RANDOM[5'h2][1];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_ras = _RANDOM[5'h2][2];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_cas = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_we = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColBankGroup = {_RANDOM[5'h2][31:5], _RANDOM[5'h3][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        pending_lastColCycle = {_RANDOM[5'h3][31:5], _RANDOM[5'h4][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
        cycleCounter = {_RANDOM[5'h4][31:5], _RANDOM[5'h5], _RANDOM[5'h6][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20, :25:29]
        lastActivate = {_RANDOM[5'h6][31:5], _RANDOM[5'h7], _RANDOM[5'h8][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :25:29, :29:30]
        lastPrecharge = {_RANDOM[5'h8][31:5], _RANDOM[5'h9], _RANDOM[5'hA][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :29:30, :30:30]
        lastReadEnd = {_RANDOM[5'hA][31:5], _RANDOM[5'hB], _RANDOM[5'hC][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :30:30, :31:30]
        lastWriteEnd = {_RANDOM[5'hC][31:5], _RANDOM[5'hD], _RANDOM[5'hE][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :31:30, :32:30]
        activateTimes_0 = {_RANDOM[5'h10][31:5], _RANDOM[5'h11], _RANDOM[5'h12][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_1 = {_RANDOM[5'h12][31:5], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_2 = {_RANDOM[5'h14][31:5], _RANDOM[5'h15], _RANDOM[5'h16][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        activateTimes_3 = {_RANDOM[5'h16][31:5], _RANDOM[5'h17], _RANDOM[5'h18][4:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26]
        actPtr = _RANDOM[5'h18][6:5];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :37:30]
        refreshInProg = _RANDOM[5'h18][7];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :40:30]
        refreshCntr = {_RANDOM[5'h18][31:8], _RANDOM[5'h19][7:0]};	// @[src/main/scala/memctrl/BankModel.scala:8:7, :36:26, :41:30]
        rowActive = _RANDOM[5'h19][8];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :44:26]
        activeRow = _RANDOM[5'h19][23:9];	// @[src/main/scala/memctrl/BankModel.scala:8:7, :41:30, :45:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/BankModel.scala:48:16]
    .R0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58]
    .R0_en   (state & ~_GEN_14 & _GEN_7 & _GEN_11),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :84:{26,36,45}, :99:26, :101:40, :109:56, :116:48, :130:{25,38,57}, :133:51, :134:51, :135:51, :137:9]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_12 + _GEN_13),	// @[src/main/scala/memctrl/BankModel.scala:138:58, :154:48]
    .W0_en   (state & ~_GEN_19 & _GEN_18),	// @[src/main/scala/memctrl/BankModel.scala:19:37, :48:16, :99:26, :101:40, :109:56, :116:48, :130:57, :147:58, :153:9]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/BankModel.scala:22:20]
  );	// @[src/main/scala/memctrl/BankModel.scala:48:16]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :55:37]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :56:18, :99:26, :164:26]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :22:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/BankModel.scala:8:7, :58:18, :99:26, :101:40]
endmodule

module BankGroup_7(	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
                reset,	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  wire        _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_7_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_7_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_6_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_6_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_5_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_5_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_4_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_4_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_3_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_3_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_2_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_2_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_1_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_1_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_valid;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _reqQs_0_io_deq_bits_we;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire [31:0] _reqQs_0_io_deq_bits_lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  wire [2:0]  _decoder_io_bankIndex;	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
  wire        _io_memCmd_ready_T = _decoder_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:60]
  wire        reqQs_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/BankGroup.scala:31:{39,60}]
  wire        reqQs_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankIndex);	// @[src/main/scala/memctrl/BankGroup.scala:13:23, :31:{39,60}]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:24:11, :57:53]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:44:13]
      if ((`PRINTF_COND_) & _reqQs_0_io_enq_ready & reqQs_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 1'h0, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_1_io_enq_ready & reqQs_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 1'h1, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_2_io_enq_ready & reqQs_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 2'h2, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_3_io_enq_ready & reqQs_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 2'h3, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_4_io_enq_ready & reqQs_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 3'h4, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_5_io_enq_ready & reqQs_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 3'h5, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_6_io_enq_ready & reqQs_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 3'h6, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _reqQs_7_io_enq_ready & reqQs_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:28:52, :31:39, :44:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: enqueued cmd to bank %d addr=0x%x lastGrp=%d lastCyc=%d\n",
                3'h7, clock, 3'h7, io_memCmd_bits_addr, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :44:13]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_5 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:44:13, :66:13]
        $fwrite(`PRINTF_FD_,
                "[BankGroup %d] Cycle %d: bank responded, update lastGrp=%d lastCyc=%d\n",
                3'h7, clock, lastColBankGroup, lastColCycle);	// @[src/main/scala/memctrl/BankGroup.scala:18:33, :19:33, :66:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    end
    else begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:18:33, :62:25, :64:24]
        lastColBankGroup <= 32'h7;	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/BankGroup.scala:62:25, :65:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/BankGroup.scala:19:33, :65:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        end	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :18:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :19:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/BankGroup.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder decoder (	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (_decoder_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/BankGroup.scala:13:23]
  DRAMBank_56 banks_0 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_0_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_57 banks_1 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_1_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_58 banks_2 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_2_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_59 banks_3 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_3_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_60 banks_4 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_4_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_61 banks_5 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_5_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_62 banks_6 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_6_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  DRAMBank_63 banks_7 (	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_reqQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_addr             (_reqQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_data             (_reqQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cs               (_reqQs_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_ras              (_reqQs_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_cas              (_reqQs_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_we               (_reqQs_7_io_deq_bits_we),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_memCmd_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
  Queue4_BankMemoryCommand reqQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_0_io_enq_ready),
    .io_enq_valid                 (reqQs_0_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_0_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_0_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_0_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_0_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_0_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_0_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_0_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_0_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_0_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_1_io_enq_ready),
    .io_enq_valid                 (reqQs_1_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_1_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_1_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_1_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_1_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_1_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_1_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_1_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_1_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_1_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_2_io_enq_ready),
    .io_enq_valid                 (reqQs_2_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_2_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_2_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_2_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_2_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_2_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_2_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_2_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_2_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_2_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_3_io_enq_ready),
    .io_enq_valid                 (reqQs_3_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_3_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_3_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_3_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_3_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_3_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_3_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_3_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_3_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_3_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_4_io_enq_ready),
    .io_enq_valid                 (reqQs_4_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_4_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_4_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_4_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_4_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_4_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_4_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_4_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_4_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_4_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_5_io_enq_ready),
    .io_enq_valid                 (reqQs_5_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_5_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_5_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_5_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_5_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_5_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_5_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_5_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_5_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_5_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_6_io_enq_ready),
    .io_enq_valid                 (reqQs_6_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_6_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_6_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_6_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_6_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_6_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_6_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_6_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_6_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_6_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryCommand reqQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_reqQs_7_io_enq_ready),
    .io_enq_valid                 (reqQs_7_io_enq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:31:39]
    .io_enq_bits_addr             (io_memCmd_bits_addr),
    .io_enq_bits_data             (io_memCmd_bits_data),
    .io_enq_bits_cs               (io_memCmd_bits_cs),
    .io_enq_bits_ras              (io_memCmd_bits_ras),
    .io_enq_bits_cas              (io_memCmd_bits_cas),
    .io_enq_bits_we               (io_memCmd_bits_we),
    .io_enq_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/BankGroup.scala:18:33]
    .io_enq_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/BankGroup.scala:19:33]
    .io_deq_ready                 (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_valid                 (_reqQs_7_io_deq_valid),
    .io_deq_bits_addr             (_reqQs_7_io_deq_bits_addr),
    .io_deq_bits_data             (_reqQs_7_io_deq_bits_data),
    .io_deq_bits_cs               (_reqQs_7_io_deq_bits_cs),
    .io_deq_bits_ras              (_reqQs_7_io_deq_bits_ras),
    .io_deq_bits_cas              (_reqQs_7_io_deq_bits_cas),
    .io_deq_bits_we               (_reqQs_7_io_deq_bits_we),
    .io_deq_bits_lastColBankGroup (_reqQs_7_io_deq_bits_lastColBankGroup),
    .io_deq_bits_lastColCycle     (_reqQs_7_io_deq_bits_lastColCycle)
  );	// @[src/main/scala/memctrl/BankGroup.scala:28:52]
  Queue4_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_0_io_enq_ready),
    .io_enq_valid     (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_0_io_deq_valid),
    .io_deq_bits_addr (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_1_io_enq_ready),
    .io_enq_valid     (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_1_io_deq_valid),
    .io_deq_bits_addr (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_2_io_enq_ready),
    .io_enq_valid     (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_2_io_deq_valid),
    .io_deq_bits_addr (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_3_io_enq_ready),
    .io_enq_valid     (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_3_io_deq_valid),
    .io_deq_bits_addr (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_4_io_enq_ready),
    .io_enq_valid     (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_4_io_deq_valid),
    .io_deq_bits_addr (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_5_io_enq_ready),
    .io_enq_valid     (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_5_io_deq_valid),
    .io_deq_bits_addr (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_6_io_enq_ready),
    .io_enq_valid     (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_6_io_deq_valid),
    .io_deq_bits_addr (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  Queue4_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQs_7_io_enq_ready),
    .io_enq_valid     (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_addr (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_enq_bits_data (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:24:11]
    .io_deq_ready     (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .io_deq_valid     (_respQs_7_io_deq_valid),
    .io_deq_bits_addr (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQs_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
  RRArbiter arb (	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
    .clock             (clock),
    .io_in_0_ready     (_arb_io_in_0_ready),
    .io_in_0_valid     (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_addr (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_0_bits_data (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_addr (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_1_bits_data (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_ready     (_arb_io_in_2_ready),
    .io_in_2_valid     (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_addr (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_2_bits_data (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_ready     (_arb_io_in_3_ready),
    .io_in_3_valid     (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_addr (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_3_bits_data (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_ready     (_arb_io_in_4_ready),
    .io_in_4_valid     (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_addr (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_4_bits_data (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_ready     (_arb_io_in_5_ready),
    .io_in_5_valid     (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_addr (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_5_bits_data (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_ready     (_arb_io_in_6_ready),
    .io_in_6_valid     (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_addr (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_6_bits_data (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_ready     (_arb_io_in_7_ready),
    .io_in_7_valid     (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_addr (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_in_7_bits_data (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/BankGroup.scala:57:53]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/BankGroup.scala:72:19]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQs_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQs_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQs_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQs_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQs_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQs_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQs_6_io_enq_ready | (&_decoder_io_bankIndex)
    & _reqQs_7_io_enq_ready;	// @[src/main/scala/memctrl/BankGroup.scala:7:7, :13:23, :28:52, :31:60, :53:8, :54:14]
endmodule

// VCS coverage exclude_file
module ram_4x68(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [67:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [67:0] W0_data
);

  reg [67:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM[67:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 68'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [67:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x68 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[35:4];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[2];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module Queue4_PhysicalMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [63:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x64 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module Rank(	// @[src/main/scala/memctrl/Rank.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/Rank.scala:6:7]
                reset,	// @[src/main/scala/memctrl/Rank.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _arbResp_io_in_2_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _arbResp_io_in_3_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _arbResp_io_in_4_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _arbResp_io_in_5_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _arbResp_io_in_6_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _arbResp_io_in_7_ready;	// @[src/main/scala/memctrl/Rank.scala:46:23]
  wire        _respQueues_7_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_7_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_7_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_6_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_6_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_6_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_5_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_5_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_5_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_4_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_4_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_4_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_3_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_3_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_3_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_2_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_2_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_2_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:19:63]
  wire        _reqQueues_7_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_7_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_7_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_7_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_6_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_6_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_6_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_6_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_5_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_5_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_5_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_5_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_4_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_4_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_4_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_4_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_3_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_3_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_3_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_3_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_2_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_2_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_2_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_2_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_1_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire [31:0] _reqQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _reqQueues_0_io_deq_bits_we;	// @[src/main/scala/memctrl/Rank.scala:18:63]
  wire        _groups_7_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_7_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_6_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_6_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_5_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_5_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_4_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_4_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_3_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_3_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_2_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_2_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_1_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_1_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_0_io_memCmd_ready;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire        _groups_0_io_phyResp_valid;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [31:0] _groups_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Rank.scala:15:11]
  wire [2:0]  _decoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/Rank.scala:8:27]
  wire        _io_memCmd_ready_T = _decoder_io_bankGroupIndex == 3'h0;	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:62]
  wire        reqQueues_0_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T;	// @[src/main/scala/memctrl/Rank.scala:23:{50,62}]
  wire        _io_memCmd_ready_T_2 = _decoder_io_bankGroupIndex == 3'h1;	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:62]
  wire        reqQueues_1_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_2;	// @[src/main/scala/memctrl/Rank.scala:23:{50,62}]
  wire        _io_memCmd_ready_T_4 = _decoder_io_bankGroupIndex == 3'h2;	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:62]
  wire        reqQueues_2_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_4;	// @[src/main/scala/memctrl/Rank.scala:23:{50,62}]
  wire        _io_memCmd_ready_T_6 = _decoder_io_bankGroupIndex == 3'h3;	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:62]
  wire        reqQueues_3_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_6;	// @[src/main/scala/memctrl/Rank.scala:23:{50,62}]
  wire        _io_memCmd_ready_T_8 = _decoder_io_bankGroupIndex == 3'h4;	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:62]
  wire        reqQueues_4_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_8;	// @[src/main/scala/memctrl/Rank.scala:23:{50,62}]
  wire        _io_memCmd_ready_T_10 = _decoder_io_bankGroupIndex == 3'h5;	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:62]
  wire        reqQueues_5_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_10;	// @[src/main/scala/memctrl/Rank.scala:23:{50,62}]
  wire        _io_memCmd_ready_T_12 = _decoder_io_bankGroupIndex == 3'h6;	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:62]
  wire        reqQueues_6_io_enq_valid = io_memCmd_valid & _io_memCmd_ready_T_12;	// @[src/main/scala/memctrl/Rank.scala:23:{50,62}]
  wire        reqQueues_7_io_enq_valid = io_memCmd_valid & (&_decoder_io_bankGroupIndex);	// @[src/main/scala/memctrl/Rank.scala:8:27, :23:{50,62}]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/Rank.scala:27:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_0_io_enq_ready & reqQueues_0_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 0: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_1_io_enq_ready & reqQueues_1_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 1: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_2_io_enq_ready & reqQueues_2_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 2: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_3_io_enq_ready & reqQueues_3_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 3: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_4_io_enq_ready & reqQueues_4_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 4: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_5_io_enq_ready & reqQueues_5_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 5: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_6_io_enq_ready & reqQueues_6_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 6: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _reqQueues_7_io_enq_ready & reqQueues_7_io_enq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:18:63, :23:50, :27:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Request enqueued to bankGroup 7: addr=0x%x data=0x%x\n",
                io_memCmd_bits_addr, io_memCmd_bits_data);	// @[src/main/scala/memctrl/Rank.scala:27:13]
      if ((`PRINTF_COND_) & _respQueues_0_io_enq_ready & _groups_0_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 0: addr=0x%x data=0x%x\n",
                _groups_0_io_phyResp_bits_addr, _groups_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_1_io_enq_ready & _groups_1_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 1: addr=0x%x data=0x%x\n",
                _groups_1_io_phyResp_bits_addr, _groups_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_2_io_enq_ready & _groups_2_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 2: addr=0x%x data=0x%x\n",
                _groups_2_io_phyResp_bits_addr, _groups_2_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_3_io_enq_ready & _groups_3_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 3: addr=0x%x data=0x%x\n",
                _groups_3_io_phyResp_bits_addr, _groups_3_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_4_io_enq_ready & _groups_4_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 4: addr=0x%x data=0x%x\n",
                _groups_4_io_phyResp_bits_addr, _groups_4_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_5_io_enq_ready & _groups_5_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 5: addr=0x%x data=0x%x\n",
                _groups_5_io_phyResp_bits_addr, _groups_5_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_6_io_enq_ready & _groups_6_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 6: addr=0x%x data=0x%x\n",
                _groups_6_io_phyResp_bits_addr, _groups_6_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
      if ((`PRINTF_COND_) & _respQueues_7_io_enq_ready & _groups_7_io_phyResp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/Rank.scala:15:11, :19:63, :27:13, :41:13]
        $fwrite(`PRINTF_FD_,
                "[Rank] Response enqueued from bankGroup 7: addr=0x%x data=0x%x\n",
                _groups_7_io_phyResp_bits_addr, _groups_7_io_phyResp_bits_data);	// @[src/main/scala/memctrl/Rank.scala:15:11, :41:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  AddressDecoder decoder (	// @[src/main/scala/memctrl/Rank.scala:8:27]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (_decoder_io_bankGroupIndex),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/Rank.scala:8:27]
  BankGroup groups_0 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_0_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_0_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_0_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  BankGroup_1 groups_1 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_1_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_1_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_1_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  BankGroup_2 groups_2 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_2_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_2_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_2_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_2_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_2_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_2_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  BankGroup_3 groups_3 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_3_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_3_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_3_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_3_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_3_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_3_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  BankGroup_4 groups_4 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_4_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_4_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_4_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_4_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_4_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_4_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  BankGroup_5 groups_5 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_5_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_5_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_5_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_5_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_5_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_5_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  BankGroup_6 groups_6 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_6_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_6_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_6_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_6_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_6_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_6_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  BankGroup_7 groups_7 (	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_groups_7_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_7_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_addr  (_reqQueues_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_data  (_reqQueues_7_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cs    (_reqQueues_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_ras   (_reqQueues_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_cas   (_reqQueues_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_memCmd_bits_we    (_reqQueues_7_io_deq_bits_we),	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .io_phyResp_ready     (_respQueues_7_io_enq_ready),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_phyResp_valid     (_groups_7_io_phyResp_valid),
    .io_phyResp_bits_addr (_groups_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_groups_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:15:11]
  Queue4_PhysicalMemoryCommand reqQueues_0 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_0_io_enq_ready),
    .io_enq_valid     (reqQueues_0_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_0_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_0_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_0_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_0_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_0_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_0_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_0_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_0_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_1 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_1_io_enq_ready),
    .io_enq_valid     (reqQueues_1_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_1_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_1_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_1_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_1_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_1_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_1_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_1_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_1_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_2 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_2_io_enq_ready),
    .io_enq_valid     (reqQueues_2_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_2_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_2_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_2_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_2_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_2_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_2_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_2_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_2_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_3 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_3_io_enq_ready),
    .io_enq_valid     (reqQueues_3_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_3_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_3_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_3_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_3_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_3_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_3_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_3_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_3_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_4 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_4_io_enq_ready),
    .io_enq_valid     (reqQueues_4_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_4_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_4_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_4_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_4_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_4_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_4_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_4_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_4_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_5 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_5_io_enq_ready),
    .io_enq_valid     (reqQueues_5_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_5_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_5_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_5_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_5_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_5_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_5_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_5_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_5_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_6 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_6_io_enq_ready),
    .io_enq_valid     (reqQueues_6_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_6_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_6_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_6_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_6_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_6_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_6_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_6_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_6_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryCommand reqQueues_7 (	// @[src/main/scala/memctrl/Rank.scala:18:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_7_io_enq_ready),
    .io_enq_valid     (reqQueues_7_io_enq_valid),	// @[src/main/scala/memctrl/Rank.scala:23:50]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_groups_7_io_memCmd_ready),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_valid     (_reqQueues_7_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_7_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_7_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_7_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_7_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_7_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_7_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Rank.scala:18:63]
  Queue4_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_0_io_enq_ready),
    .io_enq_valid     (_groups_0_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_1_io_enq_ready),
    .io_enq_valid     (_groups_1_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_2 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_2_io_enq_ready),
    .io_enq_valid     (_groups_2_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_2_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_2_io_deq_valid),
    .io_deq_bits_addr (_respQueues_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_3 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_3_io_enq_ready),
    .io_enq_valid     (_groups_3_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_3_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_3_io_deq_valid),
    .io_deq_bits_addr (_respQueues_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_4 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_4_io_enq_ready),
    .io_enq_valid     (_groups_4_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_4_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_4_io_deq_valid),
    .io_deq_bits_addr (_respQueues_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_5 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_5_io_enq_ready),
    .io_enq_valid     (_groups_5_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_5_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_5_io_deq_valid),
    .io_deq_bits_addr (_respQueues_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_6 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_6_io_enq_ready),
    .io_enq_valid     (_groups_6_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_6_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_6_io_deq_valid),
    .io_deq_bits_addr (_respQueues_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  Queue4_PhysicalMemoryResponse respQueues_7 (	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_7_io_enq_ready),
    .io_enq_valid     (_groups_7_io_phyResp_valid),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_addr (_groups_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_enq_bits_data (_groups_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Rank.scala:15:11]
    .io_deq_ready     (_arbResp_io_in_7_ready),	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .io_deq_valid     (_respQueues_7_io_deq_valid),
    .io_deq_bits_addr (_respQueues_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:19:63]
  RRArbiter arbResp (	// @[src/main/scala/memctrl/Rank.scala:46:23]
    .clock             (clock),
    .io_in_0_ready     (_arbResp_io_in_0_ready),
    .io_in_0_valid     (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_0_bits_addr (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_0_bits_data (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_1_ready     (_arbResp_io_in_1_ready),
    .io_in_1_valid     (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_1_bits_addr (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_1_bits_data (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_2_ready     (_arbResp_io_in_2_ready),
    .io_in_2_valid     (_respQueues_2_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_2_bits_addr (_respQueues_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_2_bits_data (_respQueues_2_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_3_ready     (_arbResp_io_in_3_ready),
    .io_in_3_valid     (_respQueues_3_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_3_bits_addr (_respQueues_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_3_bits_data (_respQueues_3_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_4_ready     (_arbResp_io_in_4_ready),
    .io_in_4_valid     (_respQueues_4_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_4_bits_addr (_respQueues_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_4_bits_data (_respQueues_4_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_5_ready     (_arbResp_io_in_5_ready),
    .io_in_5_valid     (_respQueues_5_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_5_bits_addr (_respQueues_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_5_bits_data (_respQueues_5_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_6_ready     (_arbResp_io_in_6_ready),
    .io_in_6_valid     (_respQueues_6_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_6_bits_addr (_respQueues_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_6_bits_data (_respQueues_6_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_7_ready     (_arbResp_io_in_7_ready),
    .io_in_7_valid     (_respQueues_7_io_deq_valid),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_7_bits_addr (_respQueues_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_in_7_bits_data (_respQueues_7_io_deq_bits_data),	// @[src/main/scala/memctrl/Rank.scala:19:63]
    .io_out_ready      (io_phyResp_ready),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Rank.scala:46:23]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQueues_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQueues_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQueues_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQueues_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQueues_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQueues_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQueues_6_io_enq_ready | (&_decoder_io_bankGroupIndex)
    & _reqQueues_7_io_enq_ready;	// @[src/main/scala/memctrl/Rank.scala:6:7, :8:27, :18:63, :23:62, :32:25, :33:14]
endmodule

module Channel(	// @[src/main/scala/memctrl/Channel.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/Channel.scala:6:7]
                reset,	// @[src/main/scala/memctrl/Channel.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
                io_phyResp_bits_data	// @[src/main/scala/memctrl/PhysicalMemoryGenerics.scala:119:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _arbResp_io_in_2_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _arbResp_io_in_3_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _arbResp_io_in_4_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _arbResp_io_in_5_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _arbResp_io_in_6_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _arbResp_io_in_7_ready;	// @[src/main/scala/memctrl/Channel.scala:44:23]
  wire        _respQueues_7_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_7_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_7_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_6_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_6_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_6_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_5_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_5_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_5_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_4_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_4_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_4_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_3_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_3_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_3_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_2_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_2_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_2_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:25:57]
  wire        _reqQueues_7_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_7_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_7_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_7_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_7_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_7_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_7_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_6_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_6_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_6_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_6_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_6_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_6_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_6_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_5_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_5_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_5_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_5_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_5_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_5_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_5_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_4_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_4_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_4_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_4_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_4_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_4_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_4_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_3_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_3_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_3_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_3_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_3_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_3_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_3_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_2_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_2_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_2_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_2_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_2_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_2_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_2_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_1_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire [31:0] _reqQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_cs;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_ras;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_cas;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _reqQueues_0_io_deq_bits_we;	// @[src/main/scala/memctrl/Channel.scala:24:57]
  wire        _ranks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire        _ranks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [31:0] _ranks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/Channel.scala:21:11]
  wire [2:0]  _addrDecoder_io_rankIndex;	// @[src/main/scala/memctrl/Channel.scala:9:27]
  wire        _io_memCmd_ready_T = _addrDecoder_io_rankIndex == 3'h0;	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:64]
  wire        _io_memCmd_ready_T_2 = _addrDecoder_io_rankIndex == 3'h1;	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:64]
  wire        _io_memCmd_ready_T_4 = _addrDecoder_io_rankIndex == 3'h2;	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:64]
  wire        _io_memCmd_ready_T_6 = _addrDecoder_io_rankIndex == 3'h3;	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:64]
  wire        _io_memCmd_ready_T_8 = _addrDecoder_io_rankIndex == 3'h4;	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:64]
  wire        _io_memCmd_ready_T_10 = _addrDecoder_io_rankIndex == 3'h5;	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:64]
  wire        _io_memCmd_ready_T_12 = _addrDecoder_io_rankIndex == 3'h6;	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:64]
  AddressDecoder addrDecoder (	// @[src/main/scala/memctrl/Channel.scala:9:27]
    .io_addr           (io_memCmd_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (_addrDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/Channel.scala:9:27]
  Rank ranks_0 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_0_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_0_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_0_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_0_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_0_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_0_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_0_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Rank ranks_1 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_1_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_1_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_1_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_1_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_1_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_1_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_1_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Rank ranks_2 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_2_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_2_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_2_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_2_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_2_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_2_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_2_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_2_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_2_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_2_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Rank ranks_3 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_3_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_3_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_3_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_3_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_3_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_3_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_3_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_3_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_3_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_3_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Rank ranks_4 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_4_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_4_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_4_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_4_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_4_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_4_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_4_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_4_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_4_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_4_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Rank ranks_5 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_5_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_5_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_5_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_5_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_5_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_5_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_5_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_5_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_5_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_5_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Rank ranks_6 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_6_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_6_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_6_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_6_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_6_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_6_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_6_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_6_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_6_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_6_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Rank ranks_7 (	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_ranks_7_io_memCmd_ready),
    .io_memCmd_valid      (_reqQueues_7_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_addr  (_reqQueues_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_data  (_reqQueues_7_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cs    (_reqQueues_7_io_deq_bits_cs),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_ras   (_reqQueues_7_io_deq_bits_ras),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_cas   (_reqQueues_7_io_deq_bits_cas),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_memCmd_bits_we    (_reqQueues_7_io_deq_bits_we),	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .io_phyResp_ready     (_respQueues_7_io_enq_ready),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_phyResp_valid     (_ranks_7_io_phyResp_valid),
    .io_phyResp_bits_addr (_ranks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_ranks_7_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:21:11]
  Queue4_PhysicalMemoryCommand reqQueues_0 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_0_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & _io_memCmd_ready_T),	// @[src/main/scala/memctrl/Channel.scala:29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_0_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_0_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_0_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_0_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_0_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_0_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_0_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_1 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_1_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & _io_memCmd_ready_T_2),	// @[src/main/scala/memctrl/Channel.scala:29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_1_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_1_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_1_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_1_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_1_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_1_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_1_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_2 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_2_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & _io_memCmd_ready_T_4),	// @[src/main/scala/memctrl/Channel.scala:29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_2_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_2_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_2_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_2_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_2_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_2_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_2_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_3 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_3_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & _io_memCmd_ready_T_6),	// @[src/main/scala/memctrl/Channel.scala:29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_3_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_3_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_3_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_3_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_3_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_3_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_3_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_4 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_4_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & _io_memCmd_ready_T_8),	// @[src/main/scala/memctrl/Channel.scala:29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_4_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_4_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_4_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_4_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_4_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_4_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_4_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_5 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_5_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & _io_memCmd_ready_T_10),	// @[src/main/scala/memctrl/Channel.scala:29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_5_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_5_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_5_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_5_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_5_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_5_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_5_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_6 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_6_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & _io_memCmd_ready_T_12),	// @[src/main/scala/memctrl/Channel.scala:29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_6_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_6_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_6_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_6_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_6_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_6_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_6_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryCommand reqQueues_7 (	// @[src/main/scala/memctrl/Channel.scala:24:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_reqQueues_7_io_enq_ready),
    .io_enq_valid     (io_memCmd_valid & (&_addrDecoder_io_rankIndex)),	// @[src/main/scala/memctrl/Channel.scala:9:27, :29:{50,64}]
    .io_enq_bits_addr (io_memCmd_bits_addr),
    .io_enq_bits_data (io_memCmd_bits_data),
    .io_enq_bits_cs   (io_memCmd_bits_cs),
    .io_enq_bits_ras  (io_memCmd_bits_ras),
    .io_enq_bits_cas  (io_memCmd_bits_cas),
    .io_enq_bits_we   (io_memCmd_bits_we),
    .io_deq_ready     (_ranks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_valid     (_reqQueues_7_io_deq_valid),
    .io_deq_bits_addr (_reqQueues_7_io_deq_bits_addr),
    .io_deq_bits_data (_reqQueues_7_io_deq_bits_data),
    .io_deq_bits_cs   (_reqQueues_7_io_deq_bits_cs),
    .io_deq_bits_ras  (_reqQueues_7_io_deq_bits_ras),
    .io_deq_bits_cas  (_reqQueues_7_io_deq_bits_cas),
    .io_deq_bits_we   (_reqQueues_7_io_deq_bits_we)
  );	// @[src/main/scala/memctrl/Channel.scala:24:57]
  Queue4_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_0_io_enq_ready),
    .io_enq_valid     (_ranks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_0_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_1_io_enq_ready),
    .io_enq_valid     (_ranks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_1_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_2 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_2_io_enq_ready),
    .io_enq_valid     (_ranks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_2_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_2_io_deq_valid),
    .io_deq_bits_addr (_respQueues_2_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_2_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_3 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_3_io_enq_ready),
    .io_enq_valid     (_ranks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_3_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_3_io_deq_valid),
    .io_deq_bits_addr (_respQueues_3_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_3_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_4 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_4_io_enq_ready),
    .io_enq_valid     (_ranks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_4_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_4_io_deq_valid),
    .io_deq_bits_addr (_respQueues_4_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_4_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_5 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_5_io_enq_ready),
    .io_enq_valid     (_ranks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_5_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_5_io_deq_valid),
    .io_deq_bits_addr (_respQueues_5_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_5_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_6 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_6_io_enq_ready),
    .io_enq_valid     (_ranks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_6_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_6_io_deq_valid),
    .io_deq_bits_addr (_respQueues_6_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_6_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  Queue4_PhysicalMemoryResponse respQueues_7 (	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_respQueues_7_io_enq_ready),
    .io_enq_valid     (_ranks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_addr (_ranks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_enq_bits_data (_ranks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/Channel.scala:21:11]
    .io_deq_ready     (_arbResp_io_in_7_ready),	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .io_deq_valid     (_respQueues_7_io_deq_valid),
    .io_deq_bits_addr (_respQueues_7_io_deq_bits_addr),
    .io_deq_bits_data (_respQueues_7_io_deq_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:25:57]
  RRArbiter arbResp (	// @[src/main/scala/memctrl/Channel.scala:44:23]
    .clock             (clock),
    .io_in_0_ready     (_arbResp_io_in_0_ready),
    .io_in_0_valid     (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_0_bits_addr (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_0_bits_data (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_1_ready     (_arbResp_io_in_1_ready),
    .io_in_1_valid     (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_1_bits_addr (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_1_bits_data (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_2_ready     (_arbResp_io_in_2_ready),
    .io_in_2_valid     (_respQueues_2_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_2_bits_addr (_respQueues_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_2_bits_data (_respQueues_2_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_3_ready     (_arbResp_io_in_3_ready),
    .io_in_3_valid     (_respQueues_3_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_3_bits_addr (_respQueues_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_3_bits_data (_respQueues_3_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_4_ready     (_arbResp_io_in_4_ready),
    .io_in_4_valid     (_respQueues_4_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_4_bits_addr (_respQueues_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_4_bits_data (_respQueues_4_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_5_ready     (_arbResp_io_in_5_ready),
    .io_in_5_valid     (_respQueues_5_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_5_bits_addr (_respQueues_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_5_bits_data (_respQueues_5_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_6_ready     (_arbResp_io_in_6_ready),
    .io_in_6_valid     (_respQueues_6_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_6_bits_addr (_respQueues_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_6_bits_data (_respQueues_6_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_7_ready     (_arbResp_io_in_7_ready),
    .io_in_7_valid     (_respQueues_7_io_deq_valid),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_7_bits_addr (_respQueues_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_in_7_bits_data (_respQueues_7_io_deq_bits_data),	// @[src/main/scala/memctrl/Channel.scala:25:57]
    .io_out_ready      (1'h1),
    .io_out_valid      (io_phyResp_valid),
    .io_out_bits_addr  (io_phyResp_bits_addr),
    .io_out_bits_data  (io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/Channel.scala:44:23]
  assign io_memCmd_ready =
    _io_memCmd_ready_T & _reqQueues_0_io_enq_ready | _io_memCmd_ready_T_2
    & _reqQueues_1_io_enq_ready | _io_memCmd_ready_T_4 & _reqQueues_2_io_enq_ready
    | _io_memCmd_ready_T_6 & _reqQueues_3_io_enq_ready | _io_memCmd_ready_T_8
    & _reqQueues_4_io_enq_ready | _io_memCmd_ready_T_10 & _reqQueues_5_io_enq_ready
    | _io_memCmd_ready_T_12 & _reqQueues_6_io_enq_ready | (&_addrDecoder_io_rankIndex)
    & _reqQueues_7_io_enq_ready;	// @[src/main/scala/memctrl/Channel.scala:6:7, :9:27, :24:57, :29:64, :34:25, :35:14]
endmodule

// VCS coverage exclude_file
module ram_8x66(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [65:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [65:0] W0_data
);

  reg [65:0] Memory[0:7];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[2:0]] = _RANDOM_MEM[65:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 66'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue8_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [3:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [65:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [2:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [2:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x66 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_rd_en, io_enq_bits_wr_en, io_enq_bits_addr, io_enq_bits_wdata})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[65];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, enq_ptr_value - deq_ptr_value};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_8x98(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [97:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [97:0] W0_data
);

  reg [97:0] Memory[0:7];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[2:0]] = _RANDOM_MEM[97:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 98'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue8_ControllerResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [3:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [97:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [2:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [2:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 3'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 3'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x98 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_data})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, enq_ptr_value - deq_ptr_value};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_16x68(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [67:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [67:0] W0_data
);

  reg [67:0] Memory[0:15];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[3:0]] = _RANDOM_MEM[67:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 68'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue16_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [67:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [3:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [3:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 4'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 4'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 4'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 4'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x68 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[35:4];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[2];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[1];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module MemoryControllerFSM(	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
                reset,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:7:14]
);

  wire        cmdReg_cs;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:63:15, :85:17, :95:22, :118:22, :146:22, :168:22]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:17:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:24:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:30:31]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:31:31]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:33:31]
  reg         requestActive;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:34:31]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:35:31]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:36:32]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
  reg  [31:0] counter;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:42:26]
  reg         sentCmd;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:43:26]
  reg  [2:0]  prevState;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:44:26]
  wire        io_req_ready_0 = ~(|state) & ~requestActive;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:34:31, :41:26, :49:{26,37,40}]
  wire        _io_cmdOut_valid_T = state == 3'h1;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44]
  wire        _io_cmdOut_valid_T_1 = state == 3'h2;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44]
  wire        _io_cmdOut_valid_T_2 = state == 3'h3;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44]
  wire        _io_cmdOut_valid_T_3 = state == 3'h4;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44]
  wire        _io_cmdOut_valid_T_4 = state == 3'h6;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44]
  wire        io_cmdOut_valid_0 =
    (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
     | _io_cmdOut_valid_T_3 | _io_cmdOut_valid_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:43:26, :63:15, :70:{44,64,70,73,82,85}, :85:17, :95:22, :118:22, :146:22, :168:22]
  wire        io_resp_valid_0 = state == 3'h5;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :80:27]
  wire        _GEN = sentCmd & io_phyResp_valid;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:43:26, :107:21]
  wire        _GEN_0 = ~(|state) | _io_cmdOut_valid_T;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:35:31, :41:26, :49:26, :70:44, :85:17]
  wire        _GEN_1 = io_phyResp_valid & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:35:31, :132:{32,56}]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:113:15]
    wire _GEN_2 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :49:26, :70:44, :85:17]
    wire _GEN_3 = _GEN_2 & _io_cmdOut_valid_T_1 & sentCmd;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:43:26, :70:44, :85:17, :130:21]
    wire _GEN_4 = _GEN_2 & state != 3'h2;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44, :85:17]
    wire _GEN_5 = _GEN_4 & _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:70:44, :85:17]
    wire _GEN_6 = _GEN_4 & state != 3'h3;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44, :85:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:113:15]
      if ((`PRINTF_COND_) & (|state) & _io_cmdOut_valid_T & _GEN & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :49:26, :70:44, :85:17, :107:{21,42}, :113:15]
        $fwrite(`PRINTF_FD_, "\n [Controller] %d Activation complete. \n", reqAddrReg);	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31, :113:15]
      if ((`PRINTF_COND_) & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:85:17, :113:15, :130:21, :131:15]
        $fwrite(`PRINTF_FD_, "[CONTROLLER] %d Complete read ... %d %d %d %d %d\n",
                reqAddrReg, counter, io_phyResp_valid, io_phyResp_bits_addr,
                issuedAddrReg, io_phyResp_bits_data);	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31, :35:31, :42:26, :131:15]
      if ((`PRINTF_COND_) & _GEN_3 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:85:17, :113:15, :130:21, :132:{32,75}, :134:17]
        $fwrite(`PRINTF_FD_, "[CONTROLLER] %d In READ here, receiving %d ... \n",
                reqAddrReg, io_phyResp_bits_data);	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31, :134:17]
      if ((`PRINTF_COND_) & _GEN_3 & ~_GEN_1 & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:85:17, :113:15, :130:21, :132:{32,75}, :139:17]
        $fwrite(`PRINTF_FD_, "[CONTROLLER] %d In READ otherwise ... \n", reqAddrReg);	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31, :139:17]
      if ((`PRINTF_COND_) & _GEN_5 & ~sentCmd & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:43:26, :70:73, :85:17, :113:15, :146:22, :147:15]
        $fwrite(`PRINTF_FD_, "[CONTROLLER] %d Initiating Write\n", reqAddrReg);	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31, :147:15]
      if ((`PRINTF_COND_) & _GEN_5 & _GEN & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:85:17, :107:21, :113:15, :158:42, :159:15]
        $fwrite(`PRINTF_FD_, "[CONTROLLER]  %d Received Write Ack\n", reqAddrReg);	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31, :159:15]
      if ((`PRINTF_COND_) & _GEN_6 & _io_cmdOut_valid_T_3 & _GEN & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:70:44, :85:17, :107:21, :113:15, :177:42, :178:15]
        $fwrite(`PRINTF_FD_, "[Controller] In pre-charge, now moving to DONE\n");	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:178:15]
      if ((`PRINTF_COND_) & _GEN_6 & state != 3'h4 & io_resp_valid_0 & ~reset)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :70:44, :80:27, :85:17, :113:15, :186:13]
        $fwrite(`PRINTF_FD_, "DONE resp rdy %d valid %d rd_en %d wr_en %d\n",
                io_resp_ready, io_resp_valid_0, reqIsRead, reqIsWrite);	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:30:31, :31:31, :80:27, :186:13]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_7 =
    _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2
    | _io_cmdOut_valid_T_3;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:50:40, :70:44, :85:17]
  wire        _GEN_8 = io_resp_valid_0 | ~_io_cmdOut_valid_T_4;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:63:15, :70:44, :80:27, :85:17, :195:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_7 & _GEN_8 | sentCmd;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :43:26, :49:26, :50:40, :63:15, :85:17, :95:22, :118:22, :146:22, :168:22, :195:22]
  wire        _GEN_9 = _io_cmdOut_valid_T_1 | _io_cmdOut_valid_T_2;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:70:44, :85:17, :118:22, :146:22]
  wire        _GEN_10 = _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3 | io_resp_valid_0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:66:15, :70:44, :80:27, :85:17, :146:22, :168:22]
  wire        _GEN_11 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :43:26, :44:26, :45:{18,29,39}]
  wire        _GEN_12 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:49:37, :50:24]
  wire        _GEN_13 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:70:{70,82}]
  wire        _GEN_14 = _GEN_13 | _GEN_11;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:43:26, :45:{18,29,39}, :101:{28,38}]
  wire        _GEN_15 = ~_GEN & _GEN_14;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:45:29, :101:{28,38}, :107:{21,42}, :111:31]
  wire        _GEN_16 = sentCmd & _GEN_1;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:36:32, :43:26, :130:21, :132:{32,75}, :133:27]
  wire        _GEN_17 = io_resp_ready & io_resp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:80:27]
  wire        _GEN_18 = _io_cmdOut_valid_T_4 & _GEN;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:24:30, :70:44, :85:17, :107:21, :203:40, :204:21]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
    if (reset) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:17:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:24:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:30:31]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:31:31]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:33:31]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:34:31]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:35:31]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:36:32]
      state <= 3'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
      counter <= 32'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:42:26]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:43:26]
    end
    else begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:17:29, :18:32]
      if (~(|state) | _io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | _GEN_10
          | ~_GEN_18) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:24:30, :41:26, :49:26, :66:15, :70:44, :85:17, :146:22, :168:22, :203:40, :204:21]
      end
      else	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:24:30, :85:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:17:29, :24:30]
      if (_GEN_12) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:50:24]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:30:31]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:31:31]
        reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:33:31]
      end
      requestActive <= (~(|state) | _GEN_7 | ~_GEN_17) & (_GEN_12 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:34:31, :41:26, :49:26, :50:{24,40}, :56:19, :85:17, :188:26, :189:23]
      if (_GEN_0 | ~(_io_cmdOut_valid_T_1 & _GEN_13)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:35:31, :70:44, :85:17, :124:28, :126:23]
      end
      else	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:35:31, :85:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:32:31, :35:31]
      if (_GEN_0 | ~(_io_cmdOut_valid_T_1 ? _GEN_16 : _io_cmdOut_valid_T_2 & _GEN)) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:35:31, :36:32, :70:44, :85:17, :107:21, :130:21, :132:75, :133:27, :158:42, :162:25]
      end
      else	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:36:32, :85:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:36:32]
      if (|state) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :49:26]
        if (_io_cmdOut_valid_T) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:70:44]
          if (_GEN)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:107:21]
            state <= {2'h1, ~reqIsRead};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:30:31, :41:26, :112:37]
        end
        else if (_io_cmdOut_valid_T_1) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:70:44]
          if (_GEN_16)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:36:32, :130:21, :132:75, :133:27]
            state <= 3'h4;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
        end
        else if (_io_cmdOut_valid_T_2) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:70:44]
          if (_GEN)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:107:21]
            state <= 3'h4;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
        end
        else if (_io_cmdOut_valid_T_3) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:70:44]
          if (_GEN)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:107:21]
            state <= 3'h5;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
        end
        else if (io_resp_valid_0 ? _GEN_17 : _GEN_18)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryControllerFSM.scala:24:30, :41:26, :80:27, :85:17, :188:26, :190:23, :203:40, :204:21, :206:21]
          state <= 3'h0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
      end
      else if (cycleCounter - lastRefresh > 64'hF3B)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:17:29, :24:30, :83:{59,68}]
        state <= 3'h6;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
      else if (requestActive)	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:34:31]
        state <= 3'h1;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26]
      if (_GEN_0 | ~_io_cmdOut_valid_T_1) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:35:31, :42:26, :70:44, :85:17]
      end
      else if (~sentCmd | _GEN_1) begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:43:26, :124:28, :130:21, :132:{32,75}]
        if (_GEN_13)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
          counter <= 32'hE;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:42:26]
      end
      else	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:124:28, :130:21, :132:75]
        counter <= counter - 32'h1;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:42:26, :140:30]
      sentCmd <=
        (|state)
          ? (_io_cmdOut_valid_T
               ? _GEN_15
               : _io_cmdOut_valid_T_1
                   ? ~_GEN_16 & _GEN_14
                   : _io_cmdOut_valid_T_2 | _io_cmdOut_valid_T_3 | ~_GEN_8
                       ? _GEN_15
                       : _GEN_11)
          : _GEN_11;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:36:32, :41:26, :43:26, :45:{18,29,39}, :49:26, :63:15, :70:44, :85:17, :101:{28,38}, :107:42, :111:31, :124:28, :130:21, :132:75, :133:27, :136:27, :158:42, :177:42, :195:22]
    end
    prevState <= state;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:41:26, :44:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:27];	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
    initial begin	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
        for (logic [4:0] i = 5'h0; i < 5'h1C; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
        end	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
        cycleCounter = {_RANDOM[5'h0], _RANDOM[5'h1]};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :17:29]
        lastRefresh = {_RANDOM[5'hA], _RANDOM[5'hB]};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :24:30]
        reqIsRead = _RANDOM[5'h16][4];	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :30:31]
        reqIsWrite = _RANDOM[5'h16][5];	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :30:31, :31:31]
        reqAddrReg = {_RANDOM[5'h16][31:6], _RANDOM[5'h17][5:0]};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :30:31, :32:31]
        reqWdataReg = {_RANDOM[5'h17][31:6], _RANDOM[5'h18][5:0]};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :32:31, :33:31]
        requestActive = _RANDOM[5'h18][6];	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :33:31, :34:31]
        issuedAddrReg = {_RANDOM[5'h18][31:7], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :33:31, :35:31]
        responseDataReg = {_RANDOM[5'h19][31:7], _RANDOM[5'h1A][6:0]};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :35:31, :36:32]
        state = _RANDOM[5'h1A][9:7];	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :36:32, :41:26]
        counter = {_RANDOM[5'h1A][31:10], _RANDOM[5'h1B][9:0]};	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :36:32, :42:26]
        sentCmd = _RANDOM[5'h1B][10];	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :42:26, :43:26]
        prevState = _RANDOM[5'h1B][13:11];	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :42:26, :44:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :49:37]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :80:27]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :30:31]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :31:31]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :32:31]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :33:31]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :36:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :70:{70,82}]
  assign io_cmdOut_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :32:31]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :33:31]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :63:15, :85:17, :95:22, :118:22, :146:22, :168:22]
  assign io_cmdOut_bits_ras = ~_GEN_0 & _GEN_9 & ~sentCmd;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :35:31, :43:26, :64:15, :70:73, :85:17, :95:22, :118:22, :146:22]
  assign io_cmdOut_bits_cas =
    (|state) & (_io_cmdOut_valid_T | ~_GEN_9 & _io_cmdOut_valid_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :41:26, :43:26, :49:26, :65:15, :70:{44,73}, :85:17, :95:22, :118:22, :146:22, :168:22]
  assign io_cmdOut_bits_we =
    (|state)
    & (_io_cmdOut_valid_T | _io_cmdOut_valid_T_1 | ~_GEN_10 & _io_cmdOut_valid_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :41:26, :43:26, :49:26, :66:15, :70:{44,73}, :85:17, :95:22, :118:22, :146:22, :168:22, :195:22]
  assign io_stateOut = state;	// @[src/main/scala/memctrl/MemoryControllerFSM.scala:6:7, :41:26]
endmodule

// VCS coverage exclude_file
module ram_4x66(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [65:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [65:0] W0_data
);

  reg [65:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM[65:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 66'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [2:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [65:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x66 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_rd_en, io_enq_bits_wr_en, io_enq_bits_addr, io_enq_bits_wdata})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[65];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, enq_ptr_value - deq_ptr_value};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

module RRArbiter_73(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_we	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_3 = io_in_0_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_3 = io_in_1_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_3 = io_in_2_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_3 = io_in_3_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_3 = io_in_4_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_3 = io_in_5_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_3 = io_in_6_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_7_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_4 = io_in_0_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_4 = io_in_1_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_4 = io_in_2_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_4 = io_in_3_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_4 = io_in_4_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_4 = io_in_5_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_4 = io_in_6_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_7_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_5 = io_in_0_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_5 = io_in_1_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_5 = io_in_2_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_5 = io_in_3_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_5 = io_in_4_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_5 = io_in_5_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_5 = io_in_6_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_7_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cs = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_ras = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cas = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_we = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module RRArbiter_74(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_3 = io_in_0_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_3 = io_in_1_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_3 = io_in_2_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_3 = io_in_3_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_3 = io_in_4_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_3 = io_in_5_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_3 = io_in_6_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_7_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_4 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_4 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_4 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_4 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_4 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_4 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_4 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_rd_en = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wr_en = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wdata = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module MultiRankMemoryController(	// @[src/main/scala/memctrl/MemoryController.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/MemoryController.scala:6:7]
                reset,	// @[src/main/scala/memctrl/MemoryController.scala:6:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  input         io_memCmd_ready,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output        io_memCmd_valid,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output        io_memCmd_bits_cs,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_rankState_1,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_rankState_2,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_rankState_3,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_rankState_4,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_rankState_5,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_rankState_6,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_rankState_7,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output [3:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_respQueueCount,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
  output [2:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
                io_fsmReqQueueCounts_7	// @[src/main/scala/memctrl/MemoryController.scala:7:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_in_2_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_in_3_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_in_4_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_in_5_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_in_6_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_in_7_ready;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_out_valid;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_out_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire        _arbResp_io_out_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire [31:0] _arbResp_io_out_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire [31:0] _arbResp_io_out_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire [31:0] _arbResp_io_out_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
  wire [2:0]  _respAddrDecoder_io_rankIndex;	// @[src/main/scala/memctrl/MemoryController.scala:90:31]
  wire        _cmdArb_io_in_0_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_in_1_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_in_2_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_in_3_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_in_4_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_in_5_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_in_6_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_in_7_ready;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_out_valid;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire [31:0] _cmdArb_io_out_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire [31:0] _cmdArb_io_out_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_out_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_out_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_out_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _cmdArb_io_out_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  wire        _Queue4_ControllerRequest_7_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_7_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_7_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_7_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_7_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_6_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_6_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_6_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_6_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_6_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_5_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_5_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_5_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_5_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_5_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_4_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_4_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_4_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_4_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_4_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_3_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_3_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_3_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_3_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_3_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_2_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_2_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_2_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_2_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_2_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_1_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_1_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_1_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_1_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_1_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _Queue4_ControllerRequest_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire [31:0] _Queue4_ControllerRequest_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  wire        _MemoryControllerFSM_7_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_req_ready;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_resp_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_cmdOut_valid;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  wire        _cmdQueue_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:27:25]
  wire        _respQueue_io_enq_ready;	// @[src/main/scala/memctrl/MemoryController.scala:24:25]
  wire        _reqQueue_io_deq_valid;	// @[src/main/scala/memctrl/MemoryController.scala:21:25]
  wire        _reqQueue_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/MemoryController.scala:21:25]
  wire        _reqQueue_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/MemoryController.scala:21:25]
  wire [31:0] _reqQueue_io_deq_bits_addr;	// @[src/main/scala/memctrl/MemoryController.scala:21:25]
  wire [31:0] _reqQueue_io_deq_bits_wdata;	// @[src/main/scala/memctrl/MemoryController.scala:21:25]
  wire        _GEN = _reqQueue_io_deq_bits_addr[8:6] == 3'h0;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:24]
  wire        _GEN_0 = _reqQueue_io_deq_valid & _GEN;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :61:{24,33}]
  wire        _GEN_1 = _reqQueue_io_deq_bits_addr[8:6] == 3'h1;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:24]
  wire        _GEN_2 = _reqQueue_io_deq_valid & _GEN_1;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :61:{24,33}]
  wire        _GEN_3 = _reqQueue_io_deq_bits_addr[8:6] == 3'h2;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:24]
  wire        _GEN_4 = _reqQueue_io_deq_valid & _GEN_3;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :61:{24,33}]
  wire        _GEN_5 = _reqQueue_io_deq_bits_addr[8:6] == 3'h3;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:24]
  wire        _GEN_6 = _reqQueue_io_deq_valid & _GEN_5;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :61:{24,33}]
  wire        _GEN_7 = _reqQueue_io_deq_bits_addr[8:6] == 3'h4;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:24]
  wire        _GEN_8 = _reqQueue_io_deq_valid & _GEN_7;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :61:{24,33}]
  wire        _GEN_9 = _reqQueue_io_deq_bits_addr[8:6] == 3'h5;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:24]
  wire        _GEN_10 = _reqQueue_io_deq_valid & _GEN_9;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :61:{24,33}]
  wire        _GEN_11 = _reqQueue_io_deq_bits_addr[8:6] == 3'h6;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:24]
  wire        _GEN_12 = _reqQueue_io_deq_valid & _GEN_11;	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :61:{24,33}]
  wire        _GEN_13 = _reqQueue_io_deq_valid & (&(_reqQueue_io_deq_bits_addr[8:6]));	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :61:{24,33}]
  wire        fsmVec_0_phyResp_valid =
    io_phyResp_valid & _respAddrDecoder_io_rankIndex == 3'h0;	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  wire        fsmVec_1_phyResp_valid =
    io_phyResp_valid & _respAddrDecoder_io_rankIndex == 3'h1;	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  wire        fsmVec_2_phyResp_valid =
    io_phyResp_valid & _respAddrDecoder_io_rankIndex == 3'h2;	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  wire        fsmVec_3_phyResp_valid =
    io_phyResp_valid & _respAddrDecoder_io_rankIndex == 3'h3;	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  wire        fsmVec_4_phyResp_valid =
    io_phyResp_valid & _respAddrDecoder_io_rankIndex == 3'h4;	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  wire        fsmVec_5_phyResp_valid =
    io_phyResp_valid & _respAddrDecoder_io_rankIndex == 3'h5;	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  wire        fsmVec_6_phyResp_valid =
    io_phyResp_valid & _respAddrDecoder_io_rankIndex == 3'h6;	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  wire        fsmVec_7_phyResp_valid =
    io_phyResp_valid & (&_respAddrDecoder_io_rankIndex);	// @[src/main/scala/memctrl/MemoryController.scala:90:31, :95:43, :96:43]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/MemoryController.scala:62:15]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/MemoryController.scala:62:15]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _GEN_4 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _GEN_6 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _GEN_8 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _GEN_10 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _GEN_12 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _GEN_13 & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:61:33, :62:15]
        $fwrite(`PRINTF_FD_, "Enqueuing request to queue %d\n",
                _reqQueue_io_deq_bits_addr[8:6]);	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :62:15]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_io_req_ready
          & _Queue4_ControllerRequest_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 1'h0);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_1_io_req_ready
          & _Queue4_ControllerRequest_1_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 1'h1);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_2_io_req_ready
          & _Queue4_ControllerRequest_2_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 2'h2);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_3_io_req_ready
          & _Queue4_ControllerRequest_3_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 2'h3);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_4_io_req_ready
          & _Queue4_ControllerRequest_4_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 3'h4);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_5_io_req_ready
          & _Queue4_ControllerRequest_5_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 3'h5);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_6_io_req_ready
          & _Queue4_ControllerRequest_6_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 3'h6);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & _MemoryControllerFSM_7_io_req_ready
          & _Queue4_ControllerRequest_7_io_deq_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :40:11, :62:15, :76:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d req.fire\n", 3'h7);	// @[src/main/scala/memctrl/MemoryController.scala:76:13]
      if ((`PRINTF_COND_) & fsmVec_0_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                1'h0, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & fsmVec_1_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                1'h1, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & fsmVec_2_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                2'h2, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & fsmVec_3_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                2'h3, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & fsmVec_4_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                3'h4, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & fsmVec_5_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                3'h5, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & fsmVec_6_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                3'h6, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & fsmVec_7_phyResp_valid & ~reset)	// @[src/main/scala/memctrl/MemoryController.scala:62:15, :96:43, :101:13]
        $fwrite(`PRINTF_FD_,
                "[MultiRankMC] Response from memory accepted by FSM #%d | addr = 0x%x\n",
                3'h7, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:101:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_0_ready & _MemoryControllerFSM_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                1'h0, _MemoryControllerFSM_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_1_ready & _MemoryControllerFSM_1_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                1'h1, _MemoryControllerFSM_1_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_2_ready & _MemoryControllerFSM_2_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                2'h2, _MemoryControllerFSM_2_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_3_ready & _MemoryControllerFSM_3_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                2'h3, _MemoryControllerFSM_3_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_4_ready & _MemoryControllerFSM_4_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                3'h4, _MemoryControllerFSM_4_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_5_ready & _MemoryControllerFSM_5_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                3'h5, _MemoryControllerFSM_5_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_6_ready & _MemoryControllerFSM_6_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                3'h6, _MemoryControllerFSM_6_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _arbResp_io_in_7_ready & _MemoryControllerFSM_7_io_resp_valid
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:32:11, :62:15, :108:23, :112:13]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] FSM #%d resp.fire -> arbiter (addr=0x%x)\n",
                3'h7, _MemoryControllerFSM_7_io_resp_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:32:11, :112:13]
      if ((`PRINTF_COND_) & _respQueue_io_enq_ready & _arbResp_io_out_valid & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/MemoryController.scala:24:25, :62:15, :108:23, :121:11]
        $fwrite(`PRINTF_FD_, "[MultiRankMC] Response enqueued, addr=0x%x\n",
                _arbResp_io_out_bits_addr);	// @[src/main/scala/memctrl/MemoryController.scala:108:23, :121:11]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  Queue8_ControllerRequest reqQueue (	// @[src/main/scala/memctrl/MemoryController.scala:21:25]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (io_in_ready),
    .io_enq_valid      (io_in_valid),
    .io_enq_bits_rd_en (io_in_bits_rd_en),
    .io_enq_bits_wr_en (io_in_bits_wr_en),
    .io_enq_bits_addr  (io_in_bits_addr),
    .io_enq_bits_wdata (io_in_bits_wdata),
    .io_deq_ready
      (_GEN_0 & _Queue4_ControllerRequest_io_enq_ready | _GEN_2
       & _Queue4_ControllerRequest_1_io_enq_ready | _GEN_4
       & _Queue4_ControllerRequest_2_io_enq_ready | _GEN_6
       & _Queue4_ControllerRequest_3_io_enq_ready | _GEN_8
       & _Queue4_ControllerRequest_4_io_enq_ready | _GEN_10
       & _Queue4_ControllerRequest_5_io_enq_ready | _GEN_12
       & _Queue4_ControllerRequest_6_io_enq_ready | _GEN_13
       & _Queue4_ControllerRequest_7_io_enq_ready),	// @[src/main/scala/memctrl/MemoryController.scala:40:11, :55:20, :58:32, :61:33, :65:24, :70:49]
    .io_deq_valid      (_reqQueue_io_deq_valid),
    .io_deq_bits_rd_en (_reqQueue_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_reqQueue_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_reqQueue_io_deq_bits_addr),
    .io_deq_bits_wdata (_reqQueue_io_deq_bits_wdata),
    .io_count          (io_reqQueueCount)
  );	// @[src/main/scala/memctrl/MemoryController.scala:21:25]
  Queue8_ControllerResponse respQueue (	// @[src/main/scala/memctrl/MemoryController.scala:24:25]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_respQueue_io_enq_ready),
    .io_enq_valid      (_arbResp_io_out_valid),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_enq_bits_rd_en (_arbResp_io_out_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_enq_bits_wr_en (_arbResp_io_out_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_enq_bits_addr  (_arbResp_io_out_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_enq_bits_wdata (_arbResp_io_out_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_enq_bits_data  (_arbResp_io_out_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_deq_ready      (io_out_ready),
    .io_deq_valid      (io_out_valid),
    .io_deq_bits_rd_en (io_out_bits_rd_en),
    .io_deq_bits_wr_en (io_out_bits_wr_en),
    .io_deq_bits_addr  (io_out_bits_addr),
    .io_deq_bits_wdata (io_out_bits_wdata),
    .io_deq_bits_data  (io_out_bits_data),
    .io_count          (io_respQueueCount)
  );	// @[src/main/scala/memctrl/MemoryController.scala:24:25]
  Queue16_PhysicalMemoryCommand cmdQueue (	// @[src/main/scala/memctrl/MemoryController.scala:27:25]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_cmdQueue_io_enq_ready),
    .io_enq_valid     (_cmdArb_io_out_valid),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_enq_bits_addr (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_enq_bits_data (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_enq_bits_cs   (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_enq_bits_ras  (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_enq_bits_cas  (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_enq_bits_we   (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_deq_ready     (io_memCmd_ready),
    .io_deq_valid     (io_memCmd_valid),
    .io_deq_bits_addr (io_memCmd_bits_addr),
    .io_deq_bits_data (io_memCmd_bits_data),
    .io_deq_bits_cs   (io_memCmd_bits_cs),
    .io_deq_bits_ras  (io_memCmd_bits_ras),
    .io_deq_bits_cas  (io_memCmd_bits_cas),
    .io_deq_bits_we   (io_memCmd_bits_we)
  );	// @[src/main/scala/memctrl/MemoryController.scala:27:25]
  MemoryControllerFSM MemoryControllerFSM (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_0_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_0_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_0)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  MemoryControllerFSM MemoryControllerFSM_1 (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_1_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_1_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_1_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_1_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_1_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_1_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_1_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_1_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_1_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_1_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_1_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_1_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_1_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_1_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_1_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_1_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_1_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_1_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_1_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_1_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_1)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  MemoryControllerFSM MemoryControllerFSM_2 (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_2_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_2_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_2_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_2_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_2_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_2_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_2_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_2_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_2_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_2_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_2_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_2_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_2_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_2_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_2_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_2_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_2_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_2_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_2_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_2_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_2_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_2)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  MemoryControllerFSM MemoryControllerFSM_3 (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_3_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_3_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_3_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_3_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_3_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_3_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_3_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_3_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_3_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_3_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_3_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_3_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_3_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_3_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_3_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_3_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_3_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_3_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_3_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_3_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_3_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_3)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  MemoryControllerFSM MemoryControllerFSM_4 (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_4_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_4_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_4_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_4_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_4_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_4_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_4_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_4_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_4_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_4_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_4_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_4_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_4_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_4_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_4_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_4_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_4_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_4_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_4_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_4_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_4_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_4)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  MemoryControllerFSM MemoryControllerFSM_5 (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_5_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_5_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_5_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_5_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_5_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_5_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_5_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_5_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_5_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_5_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_5_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_5_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_5_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_5_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_5_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_5_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_5_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_5_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_5_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_5_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_5_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_5)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  MemoryControllerFSM MemoryControllerFSM_6 (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_6_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_6_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_6_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_6_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_6_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_6_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_6_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_6_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_6_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_6_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_6_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_6_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_6_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_6_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_6_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_6_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_6_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_6_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_6_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_6_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_6_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_6)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  MemoryControllerFSM MemoryControllerFSM_7 (	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (_MemoryControllerFSM_7_io_req_ready),
    .io_req_valid         (_Queue4_ControllerRequest_7_io_deq_valid),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_rd_en    (_Queue4_ControllerRequest_7_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wr_en    (_Queue4_ControllerRequest_7_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_addr     (_Queue4_ControllerRequest_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_req_bits_wdata    (_Queue4_ControllerRequest_7_io_deq_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .io_resp_ready        (_arbResp_io_in_7_ready),	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .io_resp_valid        (_MemoryControllerFSM_7_io_resp_valid),
    .io_resp_bits_rd_en   (_MemoryControllerFSM_7_io_resp_bits_rd_en),
    .io_resp_bits_wr_en   (_MemoryControllerFSM_7_io_resp_bits_wr_en),
    .io_resp_bits_addr    (_MemoryControllerFSM_7_io_resp_bits_addr),
    .io_resp_bits_wdata   (_MemoryControllerFSM_7_io_resp_bits_wdata),
    .io_resp_bits_data    (_MemoryControllerFSM_7_io_resp_bits_data),
    .io_cmdOut_ready      (_cmdArb_io_in_7_ready),	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .io_cmdOut_valid      (_MemoryControllerFSM_7_io_cmdOut_valid),
    .io_cmdOut_bits_addr  (_MemoryControllerFSM_7_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data  (_MemoryControllerFSM_7_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs    (_MemoryControllerFSM_7_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras   (_MemoryControllerFSM_7_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas   (_MemoryControllerFSM_7_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we    (_MemoryControllerFSM_7_io_cmdOut_bits_we),
    .io_phyResp_valid     (fsmVec_7_phyResp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:96:43]
    .io_phyResp_bits_addr (io_phyResp_bits_addr),
    .io_phyResp_bits_data (io_phyResp_bits_data),
    .io_stateOut          (io_rankState_7)
  );	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
  Queue4_ControllerRequest Queue4_ControllerRequest (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_0 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_0 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_0 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_0 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_0)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_1 (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_1_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_1),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_2 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_2 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_2 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_2 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_1_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_1_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_1_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_1_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_1_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_1_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_1)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_2 (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_2_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_3),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_4 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_4 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_4 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_4 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_2_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_2_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_2_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_2_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_2_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_2_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_2)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_3 (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_3_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_5),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_6 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_6 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_6 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_6 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_3_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_3_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_3_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_3_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_3_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_3_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_3)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_4 (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_4_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_7),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_8 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_8 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_8 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_8 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_4_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_4_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_4_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_4_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_4_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_4_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_4)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_5 (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_5_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_9),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_10 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_10 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_10 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_10 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_5_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_5_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_5_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_5_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_5_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_5_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_5)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_6 (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_6_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & _GEN_11),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_12 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_12 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_12 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_12 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_6_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_6_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_6_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_6_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_6_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_6_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_6)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  Queue4_ControllerRequest Queue4_ControllerRequest_7 (	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_Queue4_ControllerRequest_7_io_enq_ready),
    .io_enq_valid      (_reqQueue_io_deq_valid & (&(_reqQueue_io_deq_bits_addr[8:6]))),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :48:43, :53:31, :58:32, :61:{24,33}]
    .io_enq_bits_rd_en (_GEN_13 & _reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wr_en (_GEN_13 & _reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_addr  (_GEN_13 ? _reqQueue_io_deq_bits_addr : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_enq_bits_wdata (_GEN_13 ? _reqQueue_io_deq_bits_wdata : 32'h0),	// @[src/main/scala/memctrl/MemoryController.scala:21:25, :54:31, :58:32, :61:33, :64:35]
    .io_deq_ready      (_MemoryControllerFSM_7_io_req_ready),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_deq_valid      (_Queue4_ControllerRequest_7_io_deq_valid),
    .io_deq_bits_rd_en (_Queue4_ControllerRequest_7_io_deq_bits_rd_en),
    .io_deq_bits_wr_en (_Queue4_ControllerRequest_7_io_deq_bits_wr_en),
    .io_deq_bits_addr  (_Queue4_ControllerRequest_7_io_deq_bits_addr),
    .io_deq_bits_wdata (_Queue4_ControllerRequest_7_io_deq_bits_wdata),
    .io_count          (io_fsmReqQueueCounts_7)
  );	// @[src/main/scala/memctrl/MemoryController.scala:40:11]
  RRArbiter_73 cmdArb (	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
    .clock             (clock),
    .io_in_0_ready     (_cmdArb_io_in_0_ready),
    .io_in_0_valid     (_MemoryControllerFSM_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_addr (_MemoryControllerFSM_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_data (_MemoryControllerFSM_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_cs   (_MemoryControllerFSM_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_ras  (_MemoryControllerFSM_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_cas  (_MemoryControllerFSM_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_we   (_MemoryControllerFSM_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_ready     (_cmdArb_io_in_1_ready),
    .io_in_1_valid     (_MemoryControllerFSM_1_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_addr (_MemoryControllerFSM_1_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_data (_MemoryControllerFSM_1_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_cs   (_MemoryControllerFSM_1_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_ras  (_MemoryControllerFSM_1_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_cas  (_MemoryControllerFSM_1_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_we   (_MemoryControllerFSM_1_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_ready     (_cmdArb_io_in_2_ready),
    .io_in_2_valid     (_MemoryControllerFSM_2_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_addr (_MemoryControllerFSM_2_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_data (_MemoryControllerFSM_2_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_cs   (_MemoryControllerFSM_2_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_ras  (_MemoryControllerFSM_2_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_cas  (_MemoryControllerFSM_2_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_we   (_MemoryControllerFSM_2_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_ready     (_cmdArb_io_in_3_ready),
    .io_in_3_valid     (_MemoryControllerFSM_3_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_addr (_MemoryControllerFSM_3_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_data (_MemoryControllerFSM_3_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_cs   (_MemoryControllerFSM_3_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_ras  (_MemoryControllerFSM_3_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_cas  (_MemoryControllerFSM_3_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_we   (_MemoryControllerFSM_3_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_ready     (_cmdArb_io_in_4_ready),
    .io_in_4_valid     (_MemoryControllerFSM_4_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_addr (_MemoryControllerFSM_4_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_data (_MemoryControllerFSM_4_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_cs   (_MemoryControllerFSM_4_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_ras  (_MemoryControllerFSM_4_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_cas  (_MemoryControllerFSM_4_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_we   (_MemoryControllerFSM_4_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_ready     (_cmdArb_io_in_5_ready),
    .io_in_5_valid     (_MemoryControllerFSM_5_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_addr (_MemoryControllerFSM_5_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_data (_MemoryControllerFSM_5_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_cs   (_MemoryControllerFSM_5_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_ras  (_MemoryControllerFSM_5_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_cas  (_MemoryControllerFSM_5_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_we   (_MemoryControllerFSM_5_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_ready     (_cmdArb_io_in_6_ready),
    .io_in_6_valid     (_MemoryControllerFSM_6_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_addr (_MemoryControllerFSM_6_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_data (_MemoryControllerFSM_6_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_cs   (_MemoryControllerFSM_6_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_ras  (_MemoryControllerFSM_6_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_cas  (_MemoryControllerFSM_6_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_we   (_MemoryControllerFSM_6_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_ready     (_cmdArb_io_in_7_ready),
    .io_in_7_valid     (_MemoryControllerFSM_7_io_cmdOut_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_addr (_MemoryControllerFSM_7_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_data (_MemoryControllerFSM_7_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_cs   (_MemoryControllerFSM_7_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_ras  (_MemoryControllerFSM_7_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_cas  (_MemoryControllerFSM_7_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_we   (_MemoryControllerFSM_7_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_out_ready      (_cmdQueue_io_enq_ready),	// @[src/main/scala/memctrl/MemoryController.scala:27:25]
    .io_out_valid      (_cmdArb_io_out_valid),
    .io_out_bits_addr  (_cmdArb_io_out_bits_addr),
    .io_out_bits_data  (_cmdArb_io_out_bits_data),
    .io_out_bits_cs    (_cmdArb_io_out_bits_cs),
    .io_out_bits_ras   (_cmdArb_io_out_bits_ras),
    .io_out_bits_cas   (_cmdArb_io_out_bits_cas),
    .io_out_bits_we    (_cmdArb_io_out_bits_we)
  );	// @[src/main/scala/memctrl/MemoryController.scala:81:22]
  AddressDecoder respAddrDecoder (	// @[src/main/scala/memctrl/MemoryController.scala:90:31]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (_respAddrDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/MemoryController.scala:90:31]
  RRArbiter_74 arbResp (	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
    .clock              (clock),
    .io_in_0_ready      (_arbResp_io_in_0_ready),
    .io_in_0_valid      (_MemoryControllerFSM_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_rd_en (_MemoryControllerFSM_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_wr_en (_MemoryControllerFSM_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_addr  (_MemoryControllerFSM_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_wdata (_MemoryControllerFSM_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_0_bits_data  (_MemoryControllerFSM_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_ready      (_arbResp_io_in_1_ready),
    .io_in_1_valid      (_MemoryControllerFSM_1_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_rd_en (_MemoryControllerFSM_1_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_wr_en (_MemoryControllerFSM_1_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_addr  (_MemoryControllerFSM_1_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_wdata (_MemoryControllerFSM_1_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_1_bits_data  (_MemoryControllerFSM_1_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_ready      (_arbResp_io_in_2_ready),
    .io_in_2_valid      (_MemoryControllerFSM_2_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_rd_en (_MemoryControllerFSM_2_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_wr_en (_MemoryControllerFSM_2_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_addr  (_MemoryControllerFSM_2_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_wdata (_MemoryControllerFSM_2_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_2_bits_data  (_MemoryControllerFSM_2_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_ready      (_arbResp_io_in_3_ready),
    .io_in_3_valid      (_MemoryControllerFSM_3_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_rd_en (_MemoryControllerFSM_3_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_wr_en (_MemoryControllerFSM_3_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_addr  (_MemoryControllerFSM_3_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_wdata (_MemoryControllerFSM_3_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_3_bits_data  (_MemoryControllerFSM_3_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_ready      (_arbResp_io_in_4_ready),
    .io_in_4_valid      (_MemoryControllerFSM_4_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_rd_en (_MemoryControllerFSM_4_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_wr_en (_MemoryControllerFSM_4_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_addr  (_MemoryControllerFSM_4_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_wdata (_MemoryControllerFSM_4_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_4_bits_data  (_MemoryControllerFSM_4_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_ready      (_arbResp_io_in_5_ready),
    .io_in_5_valid      (_MemoryControllerFSM_5_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_rd_en (_MemoryControllerFSM_5_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_wr_en (_MemoryControllerFSM_5_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_addr  (_MemoryControllerFSM_5_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_wdata (_MemoryControllerFSM_5_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_5_bits_data  (_MemoryControllerFSM_5_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_ready      (_arbResp_io_in_6_ready),
    .io_in_6_valid      (_MemoryControllerFSM_6_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_rd_en (_MemoryControllerFSM_6_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_wr_en (_MemoryControllerFSM_6_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_addr  (_MemoryControllerFSM_6_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_wdata (_MemoryControllerFSM_6_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_6_bits_data  (_MemoryControllerFSM_6_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_ready      (_arbResp_io_in_7_ready),
    .io_in_7_valid      (_MemoryControllerFSM_7_io_resp_valid),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_rd_en (_MemoryControllerFSM_7_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_wr_en (_MemoryControllerFSM_7_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_addr  (_MemoryControllerFSM_7_io_resp_bits_addr),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_wdata (_MemoryControllerFSM_7_io_resp_bits_wdata),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_in_7_bits_data  (_MemoryControllerFSM_7_io_resp_bits_data),	// @[src/main/scala/memctrl/MemoryController.scala:32:11]
    .io_out_ready       (_respQueue_io_enq_ready),	// @[src/main/scala/memctrl/MemoryController.scala:24:25]
    .io_out_valid       (_arbResp_io_out_valid),
    .io_out_bits_rd_en  (_arbResp_io_out_bits_rd_en),
    .io_out_bits_wr_en  (_arbResp_io_out_bits_wr_en),
    .io_out_bits_addr   (_arbResp_io_out_bits_addr),
    .io_out_bits_wdata  (_arbResp_io_out_bits_wdata),
    .io_out_bits_data   (_arbResp_io_out_bits_data)
  );	// @[src/main/scala/memctrl/MemoryController.scala:108:23]
endmodule

module PerformanceStatistics(	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
  input        clock,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
               reset,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
               io_in_fire,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
  input [31:0] io_out_bits_addr	// @[src/main/scala/memctrl/PerformanceStatistics.scala:60:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    if (reset)	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
    else	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29, :69:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    initial begin	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        end	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7, :68:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/PerformanceStatistics.scala:59:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/PerformanceStatistics.scala:72:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter)	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
  );	// @[src/main/scala/memctrl/PerformanceStatistics.scala:72:23]
  PerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/PerformanceStatistics.scala:73:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter)	// @[src/main/scala/memctrl/PerformanceStatistics.scala:68:29]
  );	// @[src/main/scala/memctrl/PerformanceStatistics.scala:73:23]
endmodule

module SingleChannelSystem(	// @[src/main/scala/memctrl/System.scala:27:7]
  input         clock,	// @[src/main/scala/memctrl/System.scala:27:7]
                reset,	// @[src/main/scala/memctrl/System.scala:27:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/System.scala:30:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:30:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/System.scala:30:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/System.scala:30:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_1,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_2,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_3,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_4,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_5,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_6,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_7,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [3:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_respQueueCount,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [2:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [3:0]  io_activeRanks	// @[src/main/scala/memctrl/System.scala:30:14]
);

  wire        _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_valid;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_data;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_we;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_2;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_3;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_4;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_5;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_6;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_7;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _channel_io_memCmd_ready;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire        _channel_io_phyResp_valid;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_data;	// @[src/main/scala/memctrl/System.scala:32:23]
  Channel channel (	// @[src/main/scala/memctrl/System.scala:32:23]
    .clock                (clock),
    .reset                (reset),
    .io_memCmd_ready      (_channel_io_memCmd_ready),
    .io_memCmd_valid      (_memory_controller_io_memCmd_valid),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_addr  (_memory_controller_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_data  (_memory_controller_io_memCmd_bits_data),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_cs    (_memory_controller_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_ras   (_memory_controller_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_cas   (_memory_controller_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_we    (_memory_controller_io_memCmd_bits_we),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_phyResp_valid     (_channel_io_phyResp_valid),
    .io_phyResp_bits_addr (_channel_io_phyResp_bits_addr),
    .io_phyResp_bits_data (_channel_io_phyResp_bits_data)
  );	// @[src/main/scala/memctrl/System.scala:32:23]
  MultiRankMemoryController memory_controller (	// @[src/main/scala/memctrl/System.scala:33:33]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_ready            (_memory_controller_io_in_ready),
    .io_in_valid            (io_in_valid),
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_wdata       (io_in_bits_wdata),
    .io_out_ready           (io_out_ready),
    .io_out_valid           (_memory_controller_io_out_valid),
    .io_out_bits_rd_en      (_memory_controller_io_out_bits_rd_en),
    .io_out_bits_wr_en      (_memory_controller_io_out_bits_wr_en),
    .io_out_bits_addr       (_memory_controller_io_out_bits_addr),
    .io_out_bits_wdata      (io_out_bits_wdata),
    .io_out_bits_data       (io_out_bits_data),
    .io_memCmd_ready        (_channel_io_memCmd_ready),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_memCmd_valid        (_memory_controller_io_memCmd_valid),
    .io_memCmd_bits_addr    (_memory_controller_io_memCmd_bits_addr),
    .io_memCmd_bits_data    (_memory_controller_io_memCmd_bits_data),
    .io_memCmd_bits_cs      (_memory_controller_io_memCmd_bits_cs),
    .io_memCmd_bits_ras     (_memory_controller_io_memCmd_bits_ras),
    .io_memCmd_bits_cas     (_memory_controller_io_memCmd_bits_cas),
    .io_memCmd_bits_we      (_memory_controller_io_memCmd_bits_we),
    .io_phyResp_valid       (_channel_io_phyResp_valid),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_addr   (_channel_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_data   (_channel_io_phyResp_bits_data),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_rankState_0         (_memory_controller_io_rankState_0),
    .io_rankState_1         (_memory_controller_io_rankState_1),
    .io_rankState_2         (_memory_controller_io_rankState_2),
    .io_rankState_3         (_memory_controller_io_rankState_3),
    .io_rankState_4         (_memory_controller_io_rankState_4),
    .io_rankState_5         (_memory_controller_io_rankState_5),
    .io_rankState_6         (_memory_controller_io_rankState_6),
    .io_rankState_7         (_memory_controller_io_rankState_7),
    .io_reqQueueCount       (io_reqQueueCount),
    .io_respQueueCount      (io_respQueueCount),
    .io_fsmReqQueueCounts_0 (io_fsmReqQueueCounts_0),
    .io_fsmReqQueueCounts_1 (io_fsmReqQueueCounts_1),
    .io_fsmReqQueueCounts_2 (io_fsmReqQueueCounts_2),
    .io_fsmReqQueueCounts_3 (io_fsmReqQueueCounts_3),
    .io_fsmReqQueueCounts_4 (io_fsmReqQueueCounts_4),
    .io_fsmReqQueueCounts_5 (io_fsmReqQueueCounts_5),
    .io_fsmReqQueueCounts_6 (io_fsmReqQueueCounts_6),
    .io_fsmReqQueueCounts_7 (io_fsmReqQueueCounts_7)
  );	// @[src/main/scala/memctrl/System.scala:33:33]
  PerformanceStatistics perfStats (	// @[src/main/scala/memctrl/System.scala:51:27]
    .clock             (clock),
    .reset             (reset),
    .io_in_fire        (io_in_valid & _memory_controller_io_in_ready),	// @[src/main/scala/memctrl/System.scala:33:33, :46:33]
    .io_in_bits_rd_en  (io_in_bits_rd_en),
    .io_in_bits_wr_en  (io_in_bits_wr_en),
    .io_in_bits_addr   (io_in_bits_addr),
    .io_out_fire       (_memory_controller_io_out_valid & io_out_ready),	// @[src/main/scala/memctrl/System.scala:33:33, :47:33]
    .io_out_bits_rd_en (_memory_controller_io_out_bits_rd_en),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_wr_en (_memory_controller_io_out_bits_wr_en),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_addr  (_memory_controller_io_out_bits_addr)	// @[src/main/scala/memctrl/System.scala:33:33]
  );	// @[src/main/scala/memctrl/System.scala:51:27]
  assign io_in_ready = _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_valid = _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_rd_en = _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_wr_en = _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_addr = _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_0 = _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_1 = _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_2 = _memory_controller_io_rankState_2;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_3 = _memory_controller_io_rankState_3;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_4 = _memory_controller_io_rankState_4;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_5 = _memory_controller_io_rankState_5;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_6 = _memory_controller_io_rankState_6;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_7 = _memory_controller_io_rankState_7;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_activeRanks =
    {1'h0,
     {1'h0,
      {1'h0, |_memory_controller_io_rankState_0}
        + {1'h0, |_memory_controller_io_rankState_1}}
       + {1'h0,
          {1'h0, |_memory_controller_io_rankState_2}
            + {1'h0, |_memory_controller_io_rankState_3}}}
    + {1'h0,
       {1'h0,
        {1'h0, |_memory_controller_io_rankState_4}
          + {1'h0, |_memory_controller_io_rankState_5}}
         + {1'h0,
            {1'h0, |_memory_controller_io_rankState_6}
              + {1'h0, |_memory_controller_io_rankState_7}}};	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :67:{62,65}]
endmodule



// Generated by CIRCT firtool-1.108.0
module PerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle
);
    integer file;
    initial begin
        file = $fopen("input_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG INPUT");
    end

    reg [31:0] reqId = 0;

    always @(posedge clk) begin
        if (reset) begin
            reqId <= 0;
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", reqId, addr, rd_en, wr_en, globalCycle);
            reqId <= reqId + 1;
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module PerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle
);
    integer file;
    initial begin
        file = $fopen("output_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG OUTPUT");
    end

    reg [31:0] reqId = 0;

    always @(posedge clk) begin
        if (reset) begin
            reqId <= 0;
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", reqId, addr,rd_en, wr_en, globalCycle);
            reqId <= reqId + 1;
        end
    end
endmodule
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

