INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Customizing IP...
Finished Customizing.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ddr2.xco
XMDF file found: ddr2_xmdf.tcl
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/ddr2.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/ddr2.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/iodrp_controller.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/iodrp_controlle
   r.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/iodrp_mcb_controller.v
hd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/iodrp_mcb_contr
   oller.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_raw_wrapper.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_raw_wrapper
   .vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_soft_calibration.v
hd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_soft_calibr
   ation.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_soft_calibration_t
op.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_soft_calibr
   ation_top.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/memc3_infrastructure.v
hd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/memc3_infrastru
   cture.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/memc3_wrapper.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/memc3_wrapper.v
   hd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/par/ddr2.ucf -view all
-origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ddr2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ddr2'.
