// Seed: 1612324327
module module_0 (
    input tri id_0,
    output uwire id_1,
    input tri0 id_2#(
        .id_7(1),
        .id_8(1 ? 1 : -1'b0)
    ),
    output wire id_3,
    output uwire id_4,
    input supply1 id_5
);
  logic id_9[(  -1 'h0 ) : -1 'b0];
  assign id_3 = id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd5,
    parameter id_6 = 32'd28
) (
    input uwire _id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wire id_4
);
  logic _id_6;
  logic id_7;
  ;
  wire id_8, id_9;
  wire [1  ?  id_0 : (  id_6  ) : 1] id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
