<stg><name>top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_0_0679 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0679"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln89_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln89

]]></Node>
<StgValue><ssdm name="sext_ln89_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:7 %sext_ln89_cast = sext i62 %sext_ln89_read

]]></Node>
<StgValue><ssdm name="sext_ln89_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i15 0, i15 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:18 %store_ln89 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:19 %store_ln94 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i24 0, i24 %p_0_0_0679

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i17 0, i17 %empty_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %for.body95

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body95:0 %indvar_flatten8_load = load i15 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="indvar_flatten8_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body95:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body95:2 %icmp_ln89 = icmp_eq  i15 %indvar_flatten8_load, i15 16896

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body95:3 %add_ln89_1 = add i15 %indvar_flatten8_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body95:4 %br_ln89 = br i1 %icmp_ln89, void %fpga_resource_hint.if.then107.0, void %for.end124.exitStub

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:3 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:4 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.if.then107.0:6 %add_ln89 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.if.then107.0:9 %icmp_ln94 = icmp_eq  i7 %j_load, i7 66

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.if.then107.0:10 %select_ln89 = select i1 %icmp_ln94, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
fpga_resource_hint.if.then107.0:14 %select_ln89_4 = select i1 %icmp_ln94, i9 %add_ln89, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln89_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="9">
<![CDATA[
fpga_resource_hint.if.then107.0:15 %trunc_ln102 = trunc i9 %select_ln89_4

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:16 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln102, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then107.0:17 %trunc_ln94 = trunc i7 %select_ln89

]]></Node>
<StgValue><ssdm name="trunc_ln94"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:19 %lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln89, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.if.then107.0:20 %zext_ln94 = zext i5 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.if.then107.0:21 %zext_ln102 = zext i5 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:22 %add_ln102 = add i12 %tmp_s, i12 %zext_ln102

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:23 %zext_ln102_1 = zext i12 %add_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:25 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:26 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:27 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:28 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln89, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:29 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:30 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:31 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:32 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:34 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:35 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:36 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:37 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:38 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:39 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:40 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:41 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.if.then107.0:45 %icmp_ln107 = icmp_ne  i7 %select_ln89, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.if.then107.0:46 %icmp_ln107_1 = icmp_ult  i7 %select_ln89, i7 65

]]></Node>
<StgValue><ssdm name="icmp_ln107_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:87 %tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln89, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.if.then107.0:88 %icmp_ln115 = icmp_eq  i6 %tmp_8, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:89 %br_ln115 = br i1 %icmp_ln115, void %if.then112, void %for.inc119

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc119:0 %add_ln94 = add i7 %select_ln89, i7 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:1 %store_ln89 = store i15 %add_ln89_1, i15 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:2 %store_ln89 = store i9 %select_ln89_4, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:3 %store_ln94 = store i7 %add_ln94, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:0 %p_load12 = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load12"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:1 %p_load = load i17 %empty_29

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_hint.if.then107.0:12 %select_ln89_2 = select i1 %icmp_ln94, i17 0, i17 %p_load

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:13 %select_ln89_3 = select i1 %icmp_ln94, i24 0, i24 %p_load12

]]></Node>
<StgValue><ssdm name="select_ln89_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:29 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:30 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:31 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.if.then107.0:32 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
fpga_resource_hint.if.then107.0:33 %t_cur = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i2 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i2 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i2 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i24 0, i2 %trunc_ln94

]]></Node>
<StgValue><ssdm name="t_cur"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:38 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:39 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:40 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.if.then107.0:41 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="17" op_3_bw="2" op_4_bw="17" op_5_bw="2" op_6_bw="17" op_7_bw="2" op_8_bw="17" op_9_bw="17" op_10_bw="2">
<![CDATA[
fpga_resource_hint.if.then107.0:42 %s_cur = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.4i17.i17.i2, i2 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i2 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i2 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i2 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i2 %trunc_ln94

]]></Node>
<StgValue><ssdm name="s_cur"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:43 %t_cur_1 = select i1 %tmp, i24 0, i24 %t_cur

]]></Node>
<StgValue><ssdm name="t_cur_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
fpga_resource_hint.if.then107.0:44 %s_cur_1 = select i1 %tmp, i17 0, i17 %s_cur

]]></Node>
<StgValue><ssdm name="s_cur_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:49 %sext_ln110 = sext i24 %select_ln89_3

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="41" op_0_bw="17">
<![CDATA[
fpga_resource_hint.if.then107.0:50 %sext_ln110_1 = sext i17 %select_ln89_2

]]></Node>
<StgValue><ssdm name="sext_ln110_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="5" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then107.0:51 %mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:5 %store_ln101 = store i17 %s_cur_1, i17 %empty_29

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:6 %store_ln101 = store i24 %t_cur_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="100" st_id="3" stage="4" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then107.0:51 %mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="101" st_id="4" stage="3" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then107.0:51 %mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="102" st_id="5" stage="2" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then107.0:51 %mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:2 %p_0_0_0679_load = load i24 %p_0_0_0679

]]></Node>
<StgValue><ssdm name="p_0_0_0679_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:11 %select_ln89_1 = select i1 %icmp_ln94, i24 0, i24 %p_0_0_0679_load

]]></Node>
<StgValue><ssdm name="select_ln89_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:47 %and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="5">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
fpga_resource_hint.if.then107.0:51 %mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="41">
<![CDATA[
fpga_resource_hint.if.then107.0:52 %sext_ln109 = sext i41 %mul_ln110

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:53 %specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln110, i64 12, i64 3, i64 4

]]></Node>
<StgValue><ssdm name="specfucore_ln109"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:54 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 47

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:55 %trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln110, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:56 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 13

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:57 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 37

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:58 %zext_ln110 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:59 %add_ln110 = add i24 %trunc_ln5, i24 %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:60 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln110, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:61 %xor_ln110 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:62 %and_ln110 = and i1 %tmp_3, i1 %xor_ln110

]]></Node>
<StgValue><ssdm name="and_ln110"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:63 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 38

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="2" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:64 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln110, i32 39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.if.then107.0:65 %icmp_ln110 = icmp_eq  i2 %tmp_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:66 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln110, i32 38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.if.then107.0:67 %icmp_ln110_1 = icmp_eq  i3 %tmp_7, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln110_1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.if.then107.0:68 %icmp_ln110_2 = icmp_eq  i3 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln110_2"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:69 %select_ln110 = select i1 %and_ln110, i1 %icmp_ln110_1, i1 %icmp_ln110_2

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:70 %xor_ln110_1 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:71 %and_ln110_1 = and i1 %icmp_ln110, i1 %xor_ln110_1

]]></Node>
<StgValue><ssdm name="and_ln110_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:72 %select_ln110_1 = select i1 %and_ln110, i1 %and_ln110_1, i1 %icmp_ln110_1

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:73 %and_ln110_2 = and i1 %and_ln110, i1 %icmp_ln110_1

]]></Node>
<StgValue><ssdm name="and_ln110_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:74 %xor_ln110_2 = xor i1 %select_ln110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:75 %or_ln110 = or i1 %tmp_4, i1 %xor_ln110_2

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:76 %xor_ln110_3 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_3"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:77 %and_ln110_3 = and i1 %or_ln110, i1 %xor_ln110_3

]]></Node>
<StgValue><ssdm name="and_ln110_3"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:78 %and_ln110_4 = and i1 %tmp_4, i1 %select_ln110_1

]]></Node>
<StgValue><ssdm name="and_ln110_4"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:79 %or_ln110_2 = or i1 %and_ln110_2, i1 %and_ln110_4

]]></Node>
<StgValue><ssdm name="or_ln110_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:80 %xor_ln110_4 = xor i1 %or_ln110_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_4"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:81 %and_ln110_5 = and i1 %tmp_1, i1 %xor_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln110_5"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:82 %select_ln110_2 = select i1 %and_ln110_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln110_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.if.then107.0:83 %or_ln110_1 = or i1 %and_ln110_3, i1 %and_ln110_5

]]></Node>
<StgValue><ssdm name="or_ln110_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:84 %p_cur = select i1 %or_ln110_1, i24 %select_ln110_2, i24 %add_ln110

]]></Node>
<StgValue><ssdm name="p_cur"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.if.then107.0:86 %p_cur_1 = select i1 %and_ln107, i24 %p_cur, i24 0

]]></Node>
<StgValue><ssdm name="p_cur_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119:4 %store_ln107 = store i24 %p_cur_1, i24 %p_0_0_0679

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
for.inc119:7 %br_ln94 = br void %for.body95

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
for.end124.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:5 %C_addr = getelementptr i32 %C, i64 %sext_ln89_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_8_VITIS_LOOP_94_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.if.then107.0:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16896, i64 16896, i64 16896

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:18 %specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln95"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then107.0:48 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then107.0:85 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="24">
<![CDATA[
if.then112:0 %zext_ln116 = zext i24 %select_ln89_1

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
if.then112:1 %write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln116, i4 15

]]></Node>
<StgValue><ssdm name="write_ln116"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.then112:2 %br_ln117 = br void %for.inc119

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="177" name="C" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="sext_ln89" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln89"/></StgValue>
</port>
<port id="179" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="188" from="StgValue_187" to="empty" fromId="187" toId="10">
</dataflow>
<dataflow id="189" from="StgValue_187" to="empty_29" fromId="187" toId="11">
</dataflow>
<dataflow id="190" from="StgValue_187" to="p_0_0_0679" fromId="187" toId="12">
</dataflow>
<dataflow id="191" from="StgValue_187" to="j" fromId="187" toId="13">
</dataflow>
<dataflow id="192" from="StgValue_187" to="i" fromId="187" toId="14">
</dataflow>
<dataflow id="193" from="StgValue_187" to="indvar_flatten8" fromId="187" toId="15">
</dataflow>
<dataflow id="195" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln89_read" fromId="194" toId="16">
</dataflow>
<dataflow id="196" from="sext_ln89" to="sext_ln89_read" fromId="178" toId="16">
</dataflow>
<dataflow id="197" from="sext_ln89_read" to="sext_ln89_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="18">
</dataflow>
<dataflow id="200" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="specmemcore_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="202" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="18">
</dataflow>
<dataflow id="204" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="18">
</dataflow>
<dataflow id="206" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="18">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="19">
</dataflow>
<dataflow id="208" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="specmemcore_ln0" fromId="184" toId="19">
</dataflow>
<dataflow id="209" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="19">
</dataflow>
<dataflow id="210" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="19">
</dataflow>
<dataflow id="211" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="19">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="20">
</dataflow>
<dataflow id="213" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="specmemcore_ln0" fromId="185" toId="20">
</dataflow>
<dataflow id="214" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="20">
</dataflow>
<dataflow id="215" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="20">
</dataflow>
<dataflow id="216" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="20">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="21">
</dataflow>
<dataflow id="218" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="specmemcore_ln0" fromId="186" toId="21">
</dataflow>
<dataflow id="219" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="220" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="21">
</dataflow>
<dataflow id="221" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="21">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="22">
</dataflow>
<dataflow id="223" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="specmemcore_ln0" fromId="179" toId="22">
</dataflow>
<dataflow id="224" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="22">
</dataflow>
<dataflow id="226" from="StgValue_225" to="specmemcore_ln0" fromId="225" toId="22">
</dataflow>
<dataflow id="227" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="22">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="23">
</dataflow>
<dataflow id="229" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="specmemcore_ln0" fromId="180" toId="23">
</dataflow>
<dataflow id="230" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="231" from="StgValue_225" to="specmemcore_ln0" fromId="225" toId="23">
</dataflow>
<dataflow id="232" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="23">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="24">
</dataflow>
<dataflow id="234" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="specmemcore_ln0" fromId="181" toId="24">
</dataflow>
<dataflow id="235" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="24">
</dataflow>
<dataflow id="236" from="StgValue_225" to="specmemcore_ln0" fromId="225" toId="24">
</dataflow>
<dataflow id="237" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="24">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="198" toId="25">
</dataflow>
<dataflow id="239" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="specmemcore_ln0" fromId="182" toId="25">
</dataflow>
<dataflow id="240" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="241" from="StgValue_225" to="specmemcore_ln0" fromId="225" toId="25">
</dataflow>
<dataflow id="242" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="25">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="243" toId="26">
</dataflow>
<dataflow id="245" from="C" to="specinterface_ln0" fromId="177" toId="26">
</dataflow>
<dataflow id="247" from="empty_4" to="specinterface_ln0" fromId="246" toId="26">
</dataflow>
<dataflow id="249" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="26">
</dataflow>
<dataflow id="250" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="26">
</dataflow>
<dataflow id="252" from="empty_3" to="specinterface_ln0" fromId="251" toId="26">
</dataflow>
<dataflow id="253" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="26">
</dataflow>
<dataflow id="254" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="26">
</dataflow>
<dataflow id="256" from="empty_10" to="specinterface_ln0" fromId="255" toId="26">
</dataflow>
<dataflow id="258" from="empty_1" to="specinterface_ln0" fromId="257" toId="26">
</dataflow>
<dataflow id="259" from="empty_3" to="specinterface_ln0" fromId="251" toId="26">
</dataflow>
<dataflow id="261" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="26">
</dataflow>
<dataflow id="262" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="26">
</dataflow>
<dataflow id="263" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="26">
</dataflow>
<dataflow id="264" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="26">
</dataflow>
<dataflow id="265" from="empty_3" to="specinterface_ln0" fromId="251" toId="26">
</dataflow>
<dataflow id="266" from="empty_3" to="specinterface_ln0" fromId="251" toId="26">
</dataflow>
<dataflow id="268" from="StgValue_267" to="specinterface_ln0" fromId="267" toId="26">
</dataflow>
<dataflow id="269" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="26">
</dataflow>
<dataflow id="270" from="StgValue_248" to="specinterface_ln0" fromId="248" toId="26">
</dataflow>
<dataflow id="272" from="StgValue_271" to="store_ln0" fromId="271" toId="27">
</dataflow>
<dataflow id="273" from="indvar_flatten8" to="store_ln0" fromId="15" toId="27">
</dataflow>
<dataflow id="275" from="StgValue_274" to="store_ln89" fromId="274" toId="28">
</dataflow>
<dataflow id="276" from="i" to="store_ln89" fromId="14" toId="28">
</dataflow>
<dataflow id="278" from="StgValue_277" to="store_ln94" fromId="277" toId="29">
</dataflow>
<dataflow id="279" from="j" to="store_ln94" fromId="13" toId="29">
</dataflow>
<dataflow id="281" from="StgValue_280" to="store_ln0" fromId="280" toId="30">
</dataflow>
<dataflow id="282" from="p_0_0_0679" to="store_ln0" fromId="12" toId="30">
</dataflow>
<dataflow id="284" from="StgValue_283" to="store_ln0" fromId="283" toId="31">
</dataflow>
<dataflow id="285" from="empty_29" to="store_ln0" fromId="11" toId="31">
</dataflow>
<dataflow id="286" from="StgValue_280" to="store_ln0" fromId="280" toId="32">
</dataflow>
<dataflow id="287" from="empty" to="store_ln0" fromId="10" toId="32">
</dataflow>
<dataflow id="288" from="indvar_flatten8" to="indvar_flatten8_load" fromId="15" toId="34">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="289" toId="35">
</dataflow>
<dataflow id="291" from="C" to="specbitsmap_ln0" fromId="177" toId="35">
</dataflow>
<dataflow id="292" from="indvar_flatten8_load" to="icmp_ln89" fromId="34" toId="36">
</dataflow>
<dataflow id="294" from="StgValue_293" to="icmp_ln89" fromId="293" toId="36">
</dataflow>
<dataflow id="295" from="indvar_flatten8_load" to="add_ln89_1" fromId="34" toId="37">
</dataflow>
<dataflow id="297" from="StgValue_296" to="add_ln89_1" fromId="296" toId="37">
</dataflow>
<dataflow id="298" from="icmp_ln89" to="br_ln89" fromId="36" toId="38">
</dataflow>
<dataflow id="299" from="j" to="j_load" fromId="13" toId="39">
</dataflow>
<dataflow id="300" from="i" to="i_load" fromId="14" toId="40">
</dataflow>
<dataflow id="301" from="i_load" to="add_ln89" fromId="40" toId="41">
</dataflow>
<dataflow id="303" from="StgValue_302" to="add_ln89" fromId="302" toId="41">
</dataflow>
<dataflow id="304" from="j_load" to="icmp_ln94" fromId="39" toId="42">
</dataflow>
<dataflow id="306" from="StgValue_305" to="icmp_ln94" fromId="305" toId="42">
</dataflow>
<dataflow id="307" from="icmp_ln94" to="select_ln89" fromId="42" toId="43">
</dataflow>
<dataflow id="308" from="StgValue_277" to="select_ln89" fromId="277" toId="43">
</dataflow>
<dataflow id="309" from="j_load" to="select_ln89" fromId="39" toId="43">
</dataflow>
<dataflow id="310" from="icmp_ln94" to="select_ln89_4" fromId="42" toId="44">
</dataflow>
<dataflow id="311" from="add_ln89" to="select_ln89_4" fromId="41" toId="44">
</dataflow>
<dataflow id="312" from="i_load" to="select_ln89_4" fromId="40" toId="44">
</dataflow>
<dataflow id="313" from="select_ln89_4" to="trunc_ln102" fromId="44" toId="45">
</dataflow>
<dataflow id="315" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="tmp_s" fromId="314" toId="46">
</dataflow>
<dataflow id="316" from="trunc_ln102" to="tmp_s" fromId="45" toId="46">
</dataflow>
<dataflow id="318" from="StgValue_317" to="tmp_s" fromId="317" toId="46">
</dataflow>
<dataflow id="319" from="select_ln89" to="trunc_ln94" fromId="43" toId="47">
</dataflow>
<dataflow id="321" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln2" fromId="320" toId="48">
</dataflow>
<dataflow id="322" from="select_ln89" to="lshr_ln2" fromId="43" toId="48">
</dataflow>
<dataflow id="324" from="StgValue_323" to="lshr_ln2" fromId="323" toId="48">
</dataflow>
<dataflow id="326" from="StgValue_325" to="lshr_ln2" fromId="325" toId="48">
</dataflow>
<dataflow id="327" from="lshr_ln2" to="zext_ln94" fromId="48" toId="49">
</dataflow>
<dataflow id="328" from="lshr_ln2" to="zext_ln102" fromId="48" toId="50">
</dataflow>
<dataflow id="329" from="tmp_s" to="add_ln102" fromId="46" toId="51">
</dataflow>
<dataflow id="330" from="zext_ln102" to="add_ln102" fromId="50" toId="51">
</dataflow>
<dataflow id="331" from="add_ln102" to="zext_ln102_1" fromId="51" toId="52">
</dataflow>
<dataflow id="332" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="179" toId="53">
</dataflow>
<dataflow id="334" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="333" toId="53">
</dataflow>
<dataflow id="335" from="zext_ln102_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" fromId="52" toId="53">
</dataflow>
<dataflow id="336" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="180" toId="54">
</dataflow>
<dataflow id="337" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="333" toId="54">
</dataflow>
<dataflow id="338" from="zext_ln102_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" fromId="52" toId="54">
</dataflow>
<dataflow id="339" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="181" toId="55">
</dataflow>
<dataflow id="340" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="333" toId="55">
</dataflow>
<dataflow id="341" from="zext_ln102_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" fromId="52" toId="55">
</dataflow>
<dataflow id="342" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="182" toId="56">
</dataflow>
<dataflow id="343" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="333" toId="56">
</dataflow>
<dataflow id="344" from="zext_ln102_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" fromId="52" toId="56">
</dataflow>
<dataflow id="346" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="345" toId="57">
</dataflow>
<dataflow id="347" from="select_ln89" to="tmp" fromId="43" toId="57">
</dataflow>
<dataflow id="348" from="StgValue_325" to="tmp" fromId="325" toId="57">
</dataflow>
<dataflow id="349" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" fromId="53" toId="58">
</dataflow>
<dataflow id="350" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" fromId="54" toId="59">
</dataflow>
<dataflow id="351" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" fromId="55" toId="60">
</dataflow>
<dataflow id="352" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" fromId="56" toId="61">
</dataflow>
<dataflow id="353" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="183" toId="62">
</dataflow>
<dataflow id="354" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="333" toId="62">
</dataflow>
<dataflow id="355" from="zext_ln94" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" fromId="49" toId="62">
</dataflow>
<dataflow id="356" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="184" toId="63">
</dataflow>
<dataflow id="357" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="333" toId="63">
</dataflow>
<dataflow id="358" from="zext_ln94" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" fromId="49" toId="63">
</dataflow>
<dataflow id="359" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="185" toId="64">
</dataflow>
<dataflow id="360" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="333" toId="64">
</dataflow>
<dataflow id="361" from="zext_ln94" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" fromId="49" toId="64">
</dataflow>
<dataflow id="362" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="186" toId="65">
</dataflow>
<dataflow id="363" from="StgValue_333" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="333" toId="65">
</dataflow>
<dataflow id="364" from="zext_ln94" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" fromId="49" toId="65">
</dataflow>
<dataflow id="365" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" fromId="62" toId="66">
</dataflow>
<dataflow id="366" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" fromId="63" toId="67">
</dataflow>
<dataflow id="367" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" fromId="64" toId="68">
</dataflow>
<dataflow id="368" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" fromId="65" toId="69">
</dataflow>
<dataflow id="369" from="select_ln89" to="icmp_ln107" fromId="43" toId="70">
</dataflow>
<dataflow id="370" from="StgValue_277" to="icmp_ln107" fromId="277" toId="70">
</dataflow>
<dataflow id="371" from="select_ln89" to="icmp_ln107_1" fromId="43" toId="71">
</dataflow>
<dataflow id="373" from="StgValue_372" to="icmp_ln107_1" fromId="372" toId="71">
</dataflow>
<dataflow id="375" from="_ssdm_op_PartSelect.i6.i7.i32.i32" to="tmp_8" fromId="374" toId="72">
</dataflow>
<dataflow id="376" from="select_ln89" to="tmp_8" fromId="43" toId="72">
</dataflow>
<dataflow id="377" from="StgValue_187" to="tmp_8" fromId="187" toId="72">
</dataflow>
<dataflow id="378" from="StgValue_325" to="tmp_8" fromId="325" toId="72">
</dataflow>
<dataflow id="379" from="tmp_8" to="icmp_ln115" fromId="72" toId="73">
</dataflow>
<dataflow id="381" from="StgValue_380" to="icmp_ln115" fromId="380" toId="73">
</dataflow>
<dataflow id="382" from="icmp_ln115" to="br_ln115" fromId="73" toId="74">
</dataflow>
<dataflow id="383" from="select_ln89" to="add_ln94" fromId="43" toId="75">
</dataflow>
<dataflow id="385" from="StgValue_384" to="add_ln94" fromId="384" toId="75">
</dataflow>
<dataflow id="386" from="add_ln89_1" to="store_ln89" fromId="37" toId="76">
</dataflow>
<dataflow id="387" from="indvar_flatten8" to="store_ln89" fromId="15" toId="76">
</dataflow>
<dataflow id="388" from="select_ln89_4" to="store_ln89" fromId="44" toId="77">
</dataflow>
<dataflow id="389" from="i" to="store_ln89" fromId="14" toId="77">
</dataflow>
<dataflow id="390" from="add_ln94" to="store_ln94" fromId="75" toId="78">
</dataflow>
<dataflow id="391" from="j" to="store_ln94" fromId="13" toId="78">
</dataflow>
<dataflow id="392" from="empty" to="p_load12" fromId="10" toId="79">
</dataflow>
<dataflow id="393" from="empty_29" to="p_load" fromId="11" toId="80">
</dataflow>
<dataflow id="394" from="icmp_ln94" to="select_ln89_2" fromId="42" toId="81">
</dataflow>
<dataflow id="395" from="StgValue_283" to="select_ln89_2" fromId="283" toId="81">
</dataflow>
<dataflow id="396" from="p_load" to="select_ln89_2" fromId="80" toId="81">
</dataflow>
<dataflow id="397" from="icmp_ln94" to="select_ln89_3" fromId="42" toId="82">
</dataflow>
<dataflow id="398" from="StgValue_280" to="select_ln89_3" fromId="280" toId="82">
</dataflow>
<dataflow id="399" from="p_load12" to="select_ln89_3" fromId="79" toId="82">
</dataflow>
<dataflow id="400" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" fromId="53" toId="83">
</dataflow>
<dataflow id="401" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" fromId="54" toId="84">
</dataflow>
<dataflow id="402" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" fromId="55" toId="85">
</dataflow>
<dataflow id="403" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" fromId="56" toId="86">
</dataflow>
<dataflow id="405" from="_ssdm_op_SparseMux.ap_auto.4i24.i24.i2" to="t_cur" fromId="404" toId="87">
</dataflow>
<dataflow id="407" from="StgValue_406" to="t_cur" fromId="406" toId="87">
</dataflow>
<dataflow id="408" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load" to="t_cur" fromId="83" toId="87">
</dataflow>
<dataflow id="410" from="StgValue_409" to="t_cur" fromId="409" toId="87">
</dataflow>
<dataflow id="411" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load" to="t_cur" fromId="84" toId="87">
</dataflow>
<dataflow id="413" from="StgValue_412" to="t_cur" fromId="412" toId="87">
</dataflow>
<dataflow id="414" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load" to="t_cur" fromId="85" toId="87">
</dataflow>
<dataflow id="416" from="StgValue_415" to="t_cur" fromId="415" toId="87">
</dataflow>
<dataflow id="417" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load" to="t_cur" fromId="86" toId="87">
</dataflow>
<dataflow id="419" from="StgValue_418" to="t_cur" fromId="418" toId="87">
</dataflow>
<dataflow id="420" from="trunc_ln94" to="t_cur" fromId="47" toId="87">
</dataflow>
<dataflow id="421" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" fromId="62" toId="88">
</dataflow>
<dataflow id="422" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" fromId="63" toId="89">
</dataflow>
<dataflow id="423" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" fromId="64" toId="90">
</dataflow>
<dataflow id="424" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" fromId="65" toId="91">
</dataflow>
<dataflow id="426" from="_ssdm_op_SparseMux.ap_auto.4i17.i17.i2" to="s_cur" fromId="425" toId="92">
</dataflow>
<dataflow id="427" from="StgValue_406" to="s_cur" fromId="406" toId="92">
</dataflow>
<dataflow id="428" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load" to="s_cur" fromId="88" toId="92">
</dataflow>
<dataflow id="429" from="StgValue_409" to="s_cur" fromId="409" toId="92">
</dataflow>
<dataflow id="430" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load" to="s_cur" fromId="89" toId="92">
</dataflow>
<dataflow id="431" from="StgValue_412" to="s_cur" fromId="412" toId="92">
</dataflow>
<dataflow id="432" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load" to="s_cur" fromId="90" toId="92">
</dataflow>
<dataflow id="433" from="StgValue_415" to="s_cur" fromId="415" toId="92">
</dataflow>
<dataflow id="434" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load" to="s_cur" fromId="91" toId="92">
</dataflow>
<dataflow id="436" from="StgValue_435" to="s_cur" fromId="435" toId="92">
</dataflow>
<dataflow id="437" from="trunc_ln94" to="s_cur" fromId="47" toId="92">
</dataflow>
<dataflow id="438" from="tmp" to="t_cur_1" fromId="57" toId="93">
</dataflow>
<dataflow id="439" from="StgValue_280" to="t_cur_1" fromId="280" toId="93">
</dataflow>
<dataflow id="440" from="t_cur" to="t_cur_1" fromId="87" toId="93">
</dataflow>
<dataflow id="441" from="tmp" to="s_cur_1" fromId="57" toId="94">
</dataflow>
<dataflow id="442" from="StgValue_283" to="s_cur_1" fromId="283" toId="94">
</dataflow>
<dataflow id="443" from="s_cur" to="s_cur_1" fromId="92" toId="94">
</dataflow>
<dataflow id="444" from="select_ln89_3" to="sext_ln110" fromId="82" toId="95">
</dataflow>
<dataflow id="445" from="select_ln89_2" to="sext_ln110_1" fromId="81" toId="96">
</dataflow>
<dataflow id="446" from="sext_ln110" to="mul_ln110" fromId="95" toId="97">
</dataflow>
<dataflow id="447" from="sext_ln110_1" to="mul_ln110" fromId="96" toId="97">
</dataflow>
<dataflow id="448" from="s_cur_1" to="store_ln101" fromId="94" toId="98">
</dataflow>
<dataflow id="449" from="empty_29" to="store_ln101" fromId="11" toId="98">
</dataflow>
<dataflow id="450" from="t_cur_1" to="store_ln101" fromId="93" toId="99">
</dataflow>
<dataflow id="451" from="empty" to="store_ln101" fromId="10" toId="99">
</dataflow>
<dataflow id="452" from="sext_ln110" to="mul_ln110" fromId="95" toId="100">
</dataflow>
<dataflow id="453" from="sext_ln110_1" to="mul_ln110" fromId="96" toId="100">
</dataflow>
<dataflow id="454" from="sext_ln110" to="mul_ln110" fromId="95" toId="101">
</dataflow>
<dataflow id="455" from="sext_ln110_1" to="mul_ln110" fromId="96" toId="101">
</dataflow>
<dataflow id="456" from="sext_ln110" to="mul_ln110" fromId="95" toId="102">
</dataflow>
<dataflow id="457" from="sext_ln110_1" to="mul_ln110" fromId="96" toId="102">
</dataflow>
<dataflow id="458" from="p_0_0_0679" to="p_0_0_0679_load" fromId="12" toId="103">
</dataflow>
<dataflow id="459" from="icmp_ln94" to="select_ln89_1" fromId="42" toId="104">
</dataflow>
<dataflow id="460" from="StgValue_280" to="select_ln89_1" fromId="280" toId="104">
</dataflow>
<dataflow id="461" from="p_0_0_0679_load" to="select_ln89_1" fromId="103" toId="104">
</dataflow>
<dataflow id="462" from="icmp_ln107" to="and_ln107" fromId="70" toId="105">
</dataflow>
<dataflow id="463" from="icmp_ln107_1" to="and_ln107" fromId="71" toId="105">
</dataflow>
<dataflow id="464" from="sext_ln110" to="mul_ln110" fromId="95" toId="106">
</dataflow>
<dataflow id="465" from="sext_ln110_1" to="mul_ln110" fromId="96" toId="106">
</dataflow>
<dataflow id="466" from="mul_ln110" to="sext_ln109" fromId="106" toId="107">
</dataflow>
<dataflow id="468" from="_ssdm_op_SpecFUCore" to="specfucore_ln109" fromId="467" toId="108">
</dataflow>
<dataflow id="469" from="mul_ln110" to="specfucore_ln109" fromId="106" toId="108">
</dataflow>
<dataflow id="471" from="StgValue_470" to="specfucore_ln109" fromId="470" toId="108">
</dataflow>
<dataflow id="473" from="StgValue_472" to="specfucore_ln109" fromId="472" toId="108">
</dataflow>
<dataflow id="475" from="StgValue_474" to="specfucore_ln109" fromId="474" toId="108">
</dataflow>
<dataflow id="477" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_1" fromId="476" toId="109">
</dataflow>
<dataflow id="478" from="sext_ln109" to="tmp_1" fromId="107" toId="109">
</dataflow>
<dataflow id="480" from="StgValue_479" to="tmp_1" fromId="479" toId="109">
</dataflow>
<dataflow id="482" from="_ssdm_op_PartSelect.i24.i41.i32.i32" to="trunc_ln5" fromId="481" toId="110">
</dataflow>
<dataflow id="483" from="mul_ln110" to="trunc_ln5" fromId="106" toId="110">
</dataflow>
<dataflow id="485" from="StgValue_484" to="trunc_ln5" fromId="484" toId="110">
</dataflow>
<dataflow id="487" from="StgValue_486" to="trunc_ln5" fromId="486" toId="110">
</dataflow>
<dataflow id="488" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_2" fromId="476" toId="111">
</dataflow>
<dataflow id="489" from="sext_ln109" to="tmp_2" fromId="107" toId="111">
</dataflow>
<dataflow id="491" from="StgValue_490" to="tmp_2" fromId="490" toId="111">
</dataflow>
<dataflow id="492" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_3" fromId="476" toId="112">
</dataflow>
<dataflow id="493" from="sext_ln109" to="tmp_3" fromId="107" toId="112">
</dataflow>
<dataflow id="494" from="StgValue_486" to="tmp_3" fromId="486" toId="112">
</dataflow>
<dataflow id="495" from="tmp_2" to="zext_ln110" fromId="111" toId="113">
</dataflow>
<dataflow id="496" from="trunc_ln5" to="add_ln110" fromId="110" toId="114">
</dataflow>
<dataflow id="497" from="zext_ln110" to="add_ln110" fromId="113" toId="114">
</dataflow>
<dataflow id="499" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_4" fromId="498" toId="115">
</dataflow>
<dataflow id="500" from="add_ln110" to="tmp_4" fromId="114" toId="115">
</dataflow>
<dataflow id="502" from="StgValue_501" to="tmp_4" fromId="501" toId="115">
</dataflow>
<dataflow id="503" from="tmp_4" to="xor_ln110" fromId="115" toId="116">
</dataflow>
<dataflow id="505" from="StgValue_504" to="xor_ln110" fromId="504" toId="116">
</dataflow>
<dataflow id="506" from="tmp_3" to="and_ln110" fromId="112" toId="117">
</dataflow>
<dataflow id="507" from="xor_ln110" to="and_ln110" fromId="116" toId="117">
</dataflow>
<dataflow id="508" from="_ssdm_op_BitSelect.i1.i48.i32" to="tmp_5" fromId="476" toId="118">
</dataflow>
<dataflow id="509" from="sext_ln109" to="tmp_5" fromId="107" toId="118">
</dataflow>
<dataflow id="511" from="StgValue_510" to="tmp_5" fromId="510" toId="118">
</dataflow>
<dataflow id="513" from="_ssdm_op_PartSelect.i2.i41.i32.i32" to="tmp_6" fromId="512" toId="119">
</dataflow>
<dataflow id="514" from="mul_ln110" to="tmp_6" fromId="106" toId="119">
</dataflow>
<dataflow id="516" from="StgValue_515" to="tmp_6" fromId="515" toId="119">
</dataflow>
<dataflow id="518" from="StgValue_517" to="tmp_6" fromId="517" toId="119">
</dataflow>
<dataflow id="519" from="tmp_6" to="icmp_ln110" fromId="119" toId="120">
</dataflow>
<dataflow id="520" from="StgValue_415" to="icmp_ln110" fromId="415" toId="120">
</dataflow>
<dataflow id="522" from="_ssdm_op_PartSelect.i3.i41.i32.i32" to="tmp_7" fromId="521" toId="121">
</dataflow>
<dataflow id="523" from="mul_ln110" to="tmp_7" fromId="106" toId="121">
</dataflow>
<dataflow id="524" from="StgValue_510" to="tmp_7" fromId="510" toId="121">
</dataflow>
<dataflow id="525" from="StgValue_517" to="tmp_7" fromId="517" toId="121">
</dataflow>
<dataflow id="526" from="tmp_7" to="icmp_ln110_1" fromId="121" toId="122">
</dataflow>
<dataflow id="528" from="StgValue_527" to="icmp_ln110_1" fromId="527" toId="122">
</dataflow>
<dataflow id="529" from="tmp_7" to="icmp_ln110_2" fromId="121" toId="123">
</dataflow>
<dataflow id="531" from="StgValue_530" to="icmp_ln110_2" fromId="530" toId="123">
</dataflow>
<dataflow id="532" from="and_ln110" to="select_ln110" fromId="117" toId="124">
</dataflow>
<dataflow id="533" from="icmp_ln110_1" to="select_ln110" fromId="122" toId="124">
</dataflow>
<dataflow id="534" from="icmp_ln110_2" to="select_ln110" fromId="123" toId="124">
</dataflow>
<dataflow id="535" from="tmp_5" to="xor_ln110_1" fromId="118" toId="125">
</dataflow>
<dataflow id="536" from="StgValue_504" to="xor_ln110_1" fromId="504" toId="125">
</dataflow>
<dataflow id="537" from="icmp_ln110" to="and_ln110_1" fromId="120" toId="126">
</dataflow>
<dataflow id="538" from="xor_ln110_1" to="and_ln110_1" fromId="125" toId="126">
</dataflow>
<dataflow id="539" from="and_ln110" to="select_ln110_1" fromId="117" toId="127">
</dataflow>
<dataflow id="540" from="and_ln110_1" to="select_ln110_1" fromId="126" toId="127">
</dataflow>
<dataflow id="541" from="icmp_ln110_1" to="select_ln110_1" fromId="122" toId="127">
</dataflow>
<dataflow id="542" from="and_ln110" to="and_ln110_2" fromId="117" toId="128">
</dataflow>
<dataflow id="543" from="icmp_ln110_1" to="and_ln110_2" fromId="122" toId="128">
</dataflow>
<dataflow id="544" from="select_ln110" to="xor_ln110_2" fromId="124" toId="129">
</dataflow>
<dataflow id="545" from="StgValue_504" to="xor_ln110_2" fromId="504" toId="129">
</dataflow>
<dataflow id="546" from="tmp_4" to="or_ln110" fromId="115" toId="130">
</dataflow>
<dataflow id="547" from="xor_ln110_2" to="or_ln110" fromId="129" toId="130">
</dataflow>
<dataflow id="548" from="tmp_1" to="xor_ln110_3" fromId="109" toId="131">
</dataflow>
<dataflow id="549" from="StgValue_504" to="xor_ln110_3" fromId="504" toId="131">
</dataflow>
<dataflow id="550" from="or_ln110" to="and_ln110_3" fromId="130" toId="132">
</dataflow>
<dataflow id="551" from="xor_ln110_3" to="and_ln110_3" fromId="131" toId="132">
</dataflow>
<dataflow id="552" from="tmp_4" to="and_ln110_4" fromId="115" toId="133">
</dataflow>
<dataflow id="553" from="select_ln110_1" to="and_ln110_4" fromId="127" toId="133">
</dataflow>
<dataflow id="554" from="and_ln110_2" to="or_ln110_2" fromId="128" toId="134">
</dataflow>
<dataflow id="555" from="and_ln110_4" to="or_ln110_2" fromId="133" toId="134">
</dataflow>
<dataflow id="556" from="or_ln110_2" to="xor_ln110_4" fromId="134" toId="135">
</dataflow>
<dataflow id="557" from="StgValue_504" to="xor_ln110_4" fromId="504" toId="135">
</dataflow>
<dataflow id="558" from="tmp_1" to="and_ln110_5" fromId="109" toId="136">
</dataflow>
<dataflow id="559" from="xor_ln110_4" to="and_ln110_5" fromId="135" toId="136">
</dataflow>
<dataflow id="560" from="and_ln110_3" to="select_ln110_2" fromId="132" toId="137">
</dataflow>
<dataflow id="562" from="StgValue_561" to="select_ln110_2" fromId="561" toId="137">
</dataflow>
<dataflow id="564" from="StgValue_563" to="select_ln110_2" fromId="563" toId="137">
</dataflow>
<dataflow id="565" from="and_ln110_3" to="or_ln110_1" fromId="132" toId="138">
</dataflow>
<dataflow id="566" from="and_ln110_5" to="or_ln110_1" fromId="136" toId="138">
</dataflow>
<dataflow id="567" from="or_ln110_1" to="p_cur" fromId="138" toId="139">
</dataflow>
<dataflow id="568" from="select_ln110_2" to="p_cur" fromId="137" toId="139">
</dataflow>
<dataflow id="569" from="add_ln110" to="p_cur" fromId="114" toId="139">
</dataflow>
<dataflow id="570" from="and_ln107" to="p_cur_1" fromId="105" toId="140">
</dataflow>
<dataflow id="571" from="p_cur" to="p_cur_1" fromId="139" toId="140">
</dataflow>
<dataflow id="572" from="StgValue_280" to="p_cur_1" fromId="280" toId="140">
</dataflow>
<dataflow id="573" from="p_cur_1" to="store_ln107" fromId="140" toId="141">
</dataflow>
<dataflow id="574" from="p_0_0_0679" to="store_ln107" fromId="12" toId="141">
</dataflow>
<dataflow id="575" from="C" to="C_addr" fromId="177" toId="143">
</dataflow>
<dataflow id="576" from="sext_ln89_cast" to="C_addr" fromId="17" toId="143">
</dataflow>
<dataflow id="578" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="577" toId="144">
</dataflow>
<dataflow id="580" from="VITIS_LOOP_89_8_VITIS_LOOP_94_9_str" to="specloopname_ln0" fromId="579" toId="144">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="581" toId="145">
</dataflow>
<dataflow id="584" from="StgValue_583" to="speclooptripcount_ln0" fromId="583" toId="145">
</dataflow>
<dataflow id="585" from="StgValue_583" to="speclooptripcount_ln0" fromId="583" toId="145">
</dataflow>
<dataflow id="586" from="StgValue_583" to="speclooptripcount_ln0" fromId="583" toId="145">
</dataflow>
<dataflow id="588" from="_ssdm_op_SpecPipeline" to="specpipeline_ln95" fromId="587" toId="146">
</dataflow>
<dataflow id="589" from="StgValue_187" to="specpipeline_ln95" fromId="187" toId="146">
</dataflow>
<dataflow id="590" from="StgValue_248" to="specpipeline_ln95" fromId="248" toId="146">
</dataflow>
<dataflow id="591" from="StgValue_248" to="specpipeline_ln95" fromId="248" toId="146">
</dataflow>
<dataflow id="592" from="StgValue_248" to="specpipeline_ln95" fromId="248" toId="146">
</dataflow>
<dataflow id="593" from="empty_3" to="specpipeline_ln95" fromId="251" toId="146">
</dataflow>
<dataflow id="595" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="594" toId="147">
</dataflow>
<dataflow id="597" from="empty_5" to="rbegin" fromId="596" toId="147">
</dataflow>
<dataflow id="599" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="598" toId="148">
</dataflow>
<dataflow id="600" from="empty_5" to="rend" fromId="596" toId="148">
</dataflow>
<dataflow id="601" from="rbegin" to="rend" fromId="147" toId="148">
</dataflow>
<dataflow id="602" from="select_ln89_1" to="zext_ln116" fromId="104" toId="149">
</dataflow>
<dataflow id="604" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln116" fromId="603" toId="150">
</dataflow>
<dataflow id="605" from="C_addr" to="write_ln116" fromId="143" toId="150">
</dataflow>
<dataflow id="606" from="zext_ln116" to="write_ln116" fromId="149" toId="150">
</dataflow>
<dataflow id="608" from="StgValue_607" to="write_ln116" fromId="607" toId="150">
</dataflow>
<dataflow id="609" from="icmp_ln89" to="StgValue_2" fromId="36" toId="2">
</dataflow>
<dataflow id="610" from="icmp_ln94" to="StgValue_3" fromId="42" toId="3">
</dataflow>
<dataflow id="611" from="tmp" to="StgValue_3" fromId="57" toId="3">
</dataflow>
<dataflow id="612" from="icmp_ln94" to="StgValue_7" fromId="42" toId="7">
</dataflow>
<dataflow id="613" from="icmp_ln115" to="StgValue_8" fromId="73" toId="8">
</dataflow>
<dataflow id="614" from="icmp_ln89" to="StgValue_7" fromId="36" toId="7">
</dataflow>
</dataflows>


</stg>
