

================================================================
== Vivado HLS Report for 'compute_features'
================================================================
* Date:           Wed Mar 26 15:57:08 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIRIn2Features
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   200|   200|         1|          -|          -|   200|    no    |
        |- Loop 2  |  1393|  1393|         7|          -|          -|   199|    no    |
        |- Loop 3  |   900|   900|         9|          -|          -|   100|    no    |
        |- Loop 4  |   237|   237|         3|          -|          -|    79|    no    |
        |- Loop 5  |     ?|     ?|        18|          -|          -|     ?|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    734|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     19|    1661|   3787|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    112|    -|
|Register         |        -|      -|    1032|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|     19|    2693|   4633|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      8|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |feature_extractorcud_U26  |feature_extractorcud  |        0|      0|   66|   239|    0|
    |feature_extractoreOg_U20  |feature_extractoreOg  |        0|      2|  227|   404|    0|
    |feature_extractorg8j_U21  |feature_extractorg8j  |        0|      3|  128|   320|    0|
    |feature_extractorlbW_U22  |feature_extractorlbW  |        0|      0|  168|   534|    0|
    |feature_extractormb6_U23  |feature_extractormb6  |        0|      0|  128|   285|    0|
    |feature_extractorncg_U24  |feature_extractorncg  |        0|      0|  100|   143|    0|
    |feature_extractorncg_U25  |feature_extractorncg  |        0|      0|  100|   143|    0|
    |feature_extractorocq_U27  |feature_extractorocq  |        0|      3|  445|  1149|    0|
    |feature_extractorpcA_U28  |feature_extractorpcA  |        0|     11|  299|   570|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        0|     19| 1661|  3787|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buffer_U  |compute_features_jbC  |        2|  0|   0|    0|   200|   32|     1|         6400|
    |diff1_U   |compute_features_kbM  |        1|  0|   0|    0|   199|   32|     1|         6368|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        3|  0|   0|    0|   399|   64|     2|        12768|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_fu_519_p2              |     +    |      0|  0|    9|           8|           9|
    |i_1_fu_449_p2                    |     +    |      0|  0|    8|           8|           1|
    |i_2_fu_628_p2                    |     +    |      0|  0|    8|           1|           8|
    |i_3_fu_733_p2                    |     +    |      0|  0|    7|           1|           7|
    |i_4_fu_932_p2                    |     +    |      0|  0|   32|           1|          32|
    |i_fu_432_p2                      |     +    |      0|  0|    8|           8|           1|
    |result_V_2_fu_605_p2             |     -    |      0|  0|   32|           1|          32|
    |sub_ln1311_fu_533_p2             |     -    |      0|  0|    8|           7|           8|
    |and_ln124_1_fu_708_p2            |    and   |      0|  0|    1|           1|           1|
    |and_ln124_fu_702_p2              |    and   |      0|  0|    1|           1|           1|
    |and_ln130_1_fu_866_p2            |    and   |      0|  0|    1|           1|           1|
    |and_ln130_fu_860_p2              |    and   |      0|  0|    1|           1|           1|
    |and_ln138_1_fu_926_p2            |    and   |      0|  0|    1|           1|           1|
    |and_ln138_fu_921_p2              |    and   |      0|  0|    1|           1|           1|
    |ap_block_state2                  |    and   |      0|  0|    1|           1|           1|
    |features_out_V_1_load_A          |    and   |      0|  0|    1|           1|           1|
    |features_out_V_1_load_B          |    and   |      0|  0|    1|           1|           1|
    |features_out_V_1_state_cmp_full  |   icmp   |      0|  0|    1|           2|           1|
    |icmp_ln108_fu_426_p2             |   icmp   |      0|  0|    4|           8|           7|
    |icmp_ln114_fu_443_p2             |   icmp   |      0|  0|    4|           8|           7|
    |icmp_ln123_fu_469_p2             |   icmp   |      0|  0|    4|           8|           7|
    |icmp_ln124_1_fu_676_p2           |   icmp   |      0|  0|    9|          23|           1|
    |icmp_ln124_2_fu_682_p2           |   icmp   |      0|  0|    4|           8|           2|
    |icmp_ln124_3_fu_688_p2           |   icmp   |      0|  0|    9|          23|           1|
    |icmp_ln124_fu_670_p2             |   icmp   |      0|  0|    4|           8|           2|
    |icmp_ln129_fu_721_p2             |   icmp   |      0|  0|    3|           7|           6|
    |icmp_ln130_1_fu_830_p2           |   icmp   |      0|  0|    9|          23|           1|
    |icmp_ln130_2_fu_842_p2           |   icmp   |      0|  0|    4|           8|           2|
    |icmp_ln130_3_fu_848_p2           |   icmp   |      0|  0|    9|          23|           1|
    |icmp_ln130_fu_824_p2             |   icmp   |      0|  0|    4|           8|           2|
    |icmp_ln138_1_fu_911_p2           |   icmp   |      0|  0|    9|          23|           1|
    |icmp_ln138_2_fu_771_p2           |   icmp   |      0|  0|    4|           8|           2|
    |icmp_ln138_3_fu_777_p2           |   icmp   |      0|  0|    9|          23|           1|
    |icmp_ln138_fu_905_p2             |   icmp   |      0|  0|    4|           8|           2|
    |r_V_fu_563_p2                    |   lshr   |      0|  0|   66|          25|          25|
    |ap_block_state1                  |    or    |      0|  0|    1|           1|           1|
    |ap_block_state53                 |    or    |      0|  0|    1|           1|           1|
    |or_ln124_1_fu_698_p2             |    or    |      0|  0|    1|           1|           1|
    |or_ln124_fu_694_p2               |    or    |      0|  0|    1|           1|           1|
    |or_ln130_1_fu_854_p2             |    or    |      0|  0|    1|           1|           1|
    |or_ln130_fu_836_p2               |    or    |      0|  0|    1|           1|           1|
    |or_ln138_1_fu_783_p2             |    or    |      0|  0|    1|           1|           1|
    |or_ln138_fu_917_p2               |    or    |      0|  0|    1|           1|           1|
    |aip_1_fu_879_p3                  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_11_fu_597_p3              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_12_fu_611_p3              |  select  |      0|  0|   32|           1|          32|
    |slope_ip_2_fu_872_p3             |  select  |      0|  0|   32|           1|          32|
    |tdia_1_fu_714_p3                 |  select  |      0|  0|   32|           1|          32|
    |ush_fu_543_p3                    |  select  |      0|  0|    9|           1|           9|
    |r_V_2_fu_569_p2                  |    shl   |      0|  0|  243|          79|          79|
    |xor_ln135_fu_743_p2              |    xor   |      0|  0|   33|          32|          33|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  734|         413|         467|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  11|         54|    1|         54|
    |ap_done                     |   3|          2|    1|          2|
    |buffer_address0             |   4|          5|    8|         40|
    |buffer_address1             |   4|          5|    8|         40|
    |diff1_address0              |   3|          3|    8|         24|
    |features_out_V_1_data_in    |   3|          3|   32|         96|
    |features_out_V_1_data_out   |   3|          2|   32|         64|
    |features_out_V_1_state      |   3|          3|    2|          6|
    |features_out_V_TDATA_blk_n  |   3|          2|    1|          2|
    |grp_fu_333_opcode           |   3|          3|    2|          6|
    |grp_fu_333_p0               |   3|          4|   32|        128|
    |grp_fu_333_p1               |   3|          4|   32|        128|
    |grp_fu_340_p0               |   3|          3|   32|         96|
    |grp_fu_340_p1               |   3|          3|   32|         96|
    |grp_fu_348_p0               |   3|          3|   32|         96|
    |grp_fu_352_p0               |   3|          3|   64|        192|
    |grp_fu_356_p0               |   3|          3|   32|         96|
    |grp_fu_363_opcode           |   3|          3|    5|         15|
    |grp_fu_363_p0               |   3|          4|   32|        128|
    |grp_fu_363_p1               |   3|          4|   32|        128|
    |grp_fu_377_p0               |   3|          4|   64|        256|
    |grp_fu_377_p1               |   3|          4|   64|        256|
    |i1_0_reg_239                |   3|          2|    8|         16|
    |i2_0_reg_262                |   3|          2|    8|         16|
    |i3_0_reg_298                |   3|          2|    7|         14|
    |i4_0_reg_309                |   3|          2|   32|         64|
    |i_0_reg_228                 |   3|          2|    8|         16|
    |normalized_in_V_blk_n       |   3|          2|    1|          2|
    |p_012_0_reg_286             |   3|          2|   32|         64|
    |p_014_0_reg_274             |   3|          2|   32|         64|
    |p_0_0_reg_321               |   3|          2|   32|         64|
    |reg_384                     |   3|          2|   32|         64|
    |reg_391                     |   3|          2|   32|         64|
    |x_assign_reg_250            |   3|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 112|        148|  804|       2461|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |and_ln124_1_reg_1027        |   1|   0|    1|          0|
    |ap_CS_fsm                   |  53|   0|   53|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |features_out_V_1_payload_A  |  32|   0|   32|          0|
    |features_out_V_1_payload_B  |  32|   0|   32|          0|
    |features_out_V_1_sel_rd     |   1|   0|    1|          0|
    |features_out_V_1_sel_wr     |   1|   0|    1|          0|
    |features_out_V_1_state      |   2|   0|    2|          0|
    |i1_0_reg_239                |   8|   0|    8|          0|
    |i2_0_reg_262                |   8|   0|    8|          0|
    |i3_0_reg_298                |   7|   0|    7|          0|
    |i4_0_reg_309                |  32|   0|   32|          0|
    |i_0_reg_228                 |   8|   0|    8|          0|
    |i_1_reg_959                 |   8|   0|    8|          0|
    |i_2_reg_1002                |   8|   0|    8|          0|
    |i_3_reg_1050                |   7|   0|    7|          0|
    |i_4_reg_1095                |  32|   0|   32|          0|
    |icmp_ln124_1_reg_1012       |   1|   0|    1|          0|
    |icmp_ln124_2_reg_1017       |   1|   0|    1|          0|
    |icmp_ln124_3_reg_1022       |   1|   0|    1|          0|
    |icmp_ln124_reg_1007         |   1|   0|    1|          0|
    |icmp_ln138_1_reg_1087       |   1|   0|    1|          0|
    |icmp_ln138_reg_1082         |   1|   0|    1|          0|
    |or_ln138_1_reg_1060         |   1|   0|    1|          0|
    |p_012_0_reg_286             |  32|   0|   32|          0|
    |p_014_0_reg_274             |  32|   0|   32|          0|
    |p_0_0_reg_321               |  32|   0|   32|          0|
    |p_Val2_12_reg_987           |  32|   0|   32|          0|
    |reg_384                     |  32|   0|   32|          0|
    |reg_391                     |  32|   0|   32|          0|
    |reg_398                     |  32|   0|   32|          0|
    |reg_405                     |  32|   0|   32|          0|
    |reg_410                     |  32|   0|   32|          0|
    |reg_416                     |  64|   0|   64|          0|
    |slope_ip_1_reg_1065         |  32|   0|   32|          0|
    |slope_ip_reg_1055           |  32|   0|   32|          0|
    |tmp_10_reg_1130             |  64|   0|   64|          0|
    |tmp_11_reg_1135             |  64|   0|   64|          0|
    |tmp_2_reg_1125              |  64|   0|   64|          0|
    |tmp_5_reg_1115              |  64|   0|   64|          0|
    |tmp_9_reg_1120              |  64|   0|   64|          0|
    |x_assign_reg_250            |  32|   0|   32|          0|
    |zext_ln115_1_reg_969        |   8|   0|   64|         56|
    |zext_ln123_reg_979          |   8|   0|   32|         24|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1032|   0| 1112|         80|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | compute_features | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | compute_features | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | compute_features | return value |
|ap_done                  | out |    1| ap_ctrl_hs | compute_features | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | compute_features | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | compute_features | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | compute_features | return value |
|normalized_in_V_dout     |  in |   32|   ap_fifo  |  normalized_in_V |    pointer   |
|normalized_in_V_empty_n  |  in |    1|   ap_fifo  |  normalized_in_V |    pointer   |
|normalized_in_V_read     | out |    1|   ap_fifo  |  normalized_in_V |    pointer   |
|features_out_V_TDATA     | out |   32|    axis    |  features_out_V  |    pointer   |
|features_out_V_TVALID    | out |    1|    axis    |  features_out_V  |    pointer   |
|features_out_V_TREADY    |  in |    1|    axis    |  features_out_V  |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 10 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 10 
19 --> 20 22 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 40 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 22 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %normalized_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %features_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.77ns)   --->   "%buffer = alloca [200 x float], align 16" [FIRIn2Features/FIRIn2Features.cpp:105]   --->   Operation 56 'alloca' 'buffer' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_1 : Operation 57 [1/1] (2.77ns)   --->   "%diff1 = alloca [199 x float], align 16" [FIRIn2Features/FIRIn2Features.cpp:113]   --->   Operation 57 'alloca' 'diff1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_1 : Operation 58 [1/1] (0.46ns)   --->   "br label %1" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.17>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.31ns)   --->   "%icmp_ln108 = icmp eq i8 %i_0, -56" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 60 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.30ns)   --->   "%i = add i8 %i_0, 1" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.preheader18.preheader, label %2" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i8 %i_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 64 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_addr_7 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln109" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 65 'getelementptr' 'buffer_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.40ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %normalized_in_V)" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 66 'read' 'tmp' <Predicate = (!icmp_ln108)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (2.77ns)   --->   "store float %tmp, float* %buffer_addr_7, align 4" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 67 'store' <Predicate = (!icmp_ln108)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 68 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.46ns)   --->   "br label %.preheader18" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 69 'br' <Predicate = (icmp_ln108)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%i1_0 = phi i8 [ %i_1, %3 ], [ 0, %.preheader18.preheader ]"   --->   Operation 70 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.31ns)   --->   "%icmp_ln114 = icmp eq i8 %i1_0, -57" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 71 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 199, i64 199, i64 199)"   --->   Operation 72 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.30ns)   --->   "%i_1 = add i8 %i1_0, 1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 73 'add' 'i_1' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %.preheader17.preheader, label %3" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i8 %i_1 to i64" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 75 'zext' 'zext_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln115" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 76 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.77ns)   --->   "%buffer_load = load float* %buffer_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 77 'load' 'buffer_load' <Predicate = (!icmp_ln114)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i8 %i1_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 78 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln115_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 79 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.77ns)   --->   "%buffer_load_1 = load float* %buffer_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 80 'load' 'buffer_load_1' <Predicate = (!icmp_ln114)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_3 : Operation 81 [1/1] (0.46ns)   --->   "br label %.preheader17" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 81 'br' <Predicate = (icmp_ln114)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 82 [1/2] (2.77ns)   --->   "%buffer_load = load float* %buffer_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 82 'load' 'buffer_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%buffer_load_1 = load float* %buffer_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 83 'load' 'buffer_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>

State 5 <SV = 4> <Delay = 8.58>
ST_5 : Operation 84 [4/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 84 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.58>
ST_6 : Operation 85 [3/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 85 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.58>
ST_7 : Operation 86 [2/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 86 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.58>
ST_8 : Operation 87 [1/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 87 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%diff1_addr = getelementptr inbounds [199 x float]* %diff1, i64 0, i64 %zext_ln115_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 88 'getelementptr' 'diff1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (2.77ns)   --->   "store float %tmp_s, float* %diff1_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 89 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader18" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 7.59>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%x_assign = phi float [ %tdia_1, %_ifconv ], [ 0.000000e+00, %.preheader17.preheader ]"   --->   Operation 91 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%i2_0 = phi i8 [ %i_2, %_ifconv ], [ 100, %.preheader17.preheader ]"   --->   Operation 92 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %i2_0 to i32" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 93 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.31ns)   --->   "%icmp_ln123 = icmp eq i8 %i2_0, -56" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 94 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 95 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %.preheader.preheader, label %_ifconv" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 97 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 98 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 99 'partselect' 'tmp_V' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 100 'trunc' 'tmp_V_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 101 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 102 'zext' 'zext_ln682' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 103 'zext' 'zext_ln339' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.30ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 104 'add' 'add_ln339' <Predicate = (!icmp_ln123)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 105 'bitselect' 'isNeg' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.30ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 106 'sub' 'sub_ln1311' <Predicate = (!icmp_ln123)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 107 'sext' 'sext_ln1311' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.72ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 108 'select' 'ush' <Predicate = (!icmp_ln123)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln1311_2 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 109 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln1311_3 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 110 'sext' 'sext_ln1311_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_2 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 111 'zext' 'zext_ln1287' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 112 'lshr' 'r_V' <Predicate = (!icmp_ln123)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%r_V_2 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 113 'shl' 'r_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 114 'bitselect' 'tmp_25' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln662 = zext i1 %tmp_25 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 115 'zext' 'zext_ln662' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_2, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 116 'partselect' 'tmp_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 117 'select' 'p_Val2_11' <Predicate = (!icmp_ln123)> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (1.89ns)   --->   "%result_V_2 = sub i32 0, %p_Val2_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 118 'sub' 'result_V_2' <Predicate = (!icmp_ln123)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.70ns)   --->   "%p_Val2_12 = select i1 %p_Result_s, i32 %result_V_2, i32 %p_Val2_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 119 'select' 'p_Val2_12' <Predicate = (!icmp_ln123)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.46ns)   --->   "br label %.preheader" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 120 'br' <Predicate = (icmp_ln123)> <Delay = 0.46>

State 11 <SV = 4> <Delay = 2.77>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %i2_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 121 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln124" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 122 'getelementptr' 'buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (2.77ns)   --->   "%buffer_load_2 = load float* %buffer_addr_2, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 123 'load' 'buffer_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i32 %p_Val2_12 to i64" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 124 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %sext_ln124" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 125 'getelementptr' 'buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (2.77ns)   --->   "%buffer_load_3 = load float* %buffer_addr_3, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 126 'load' 'buffer_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_11 : Operation 127 [1/1] (1.30ns)   --->   "%i_2 = add i8 1, %i2_0" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 127 'add' 'i_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 6.96>
ST_12 : Operation 128 [1/2] (2.77ns)   --->   "%buffer_load_2 = load float* %buffer_addr_2, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 128 'load' 'buffer_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_12 : Operation 129 [1/2] (2.77ns)   --->   "%buffer_load_3 = load float* %buffer_addr_3, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 129 'load' 'buffer_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast float %buffer_load_2 to i32" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 130 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln124, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 131 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %bitcast_ln124 to i23" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 132 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln124_1 = bitcast float %buffer_load_3 to i32" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 133 'bitcast' 'bitcast_ln124_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln124_1, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 134 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i32 %bitcast_ln124_1 to i23" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 135 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.31ns)   --->   "%icmp_ln124 = icmp ne i8 %tmp_12, -1" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 136 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (2.02ns)   --->   "%icmp_ln124_1 = icmp eq i23 %trunc_ln124, 0" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 137 'icmp' 'icmp_ln124_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (1.31ns)   --->   "%icmp_ln124_2 = icmp ne i8 %tmp_13, -1" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 138 'icmp' 'icmp_ln124_2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (2.02ns)   --->   "%icmp_ln124_3 = icmp eq i23 %trunc_ln124_1, 0" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 139 'icmp' 'icmp_ln124_3' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [2/2] (4.19ns)   --->   "%tmp_14 = fcmp ogt float %buffer_load_2, %buffer_load_3" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 140 'fcmp' 'tmp_14' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 4.99>
ST_13 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%or_ln124 = or i1 %icmp_ln124_1, %icmp_ln124" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 141 'or' 'or_ln124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%or_ln124_1 = or i1 %icmp_ln124_3, %icmp_ln124_2" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 142 'or' 'or_ln124_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%and_ln124 = and i1 %or_ln124, %or_ln124_1" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 143 'and' 'and_ln124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/2] (4.19ns)   --->   "%tmp_14 = fcmp ogt float %buffer_load_2, %buffer_load_3" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 144 'fcmp' 'tmp_14' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln124_1 = and i1 %and_ln124, %tmp_14" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 145 'and' 'and_ln124_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 8.08>
ST_14 : Operation 146 [4/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 146 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 8> <Delay = 8.08>
ST_15 : Operation 147 [3/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 147 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 9> <Delay = 8.08>
ST_16 : Operation 148 [2/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 148 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 10> <Delay = 8.08>
ST_17 : Operation 149 [1/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 149 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 11> <Delay = 0.70>
ST_18 : Operation 150 [1/1] (0.70ns) (out node of the LUT)   --->   "%tdia_1 = select i1 %and_ln124_1, float %tdia, float %x_assign" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 150 'select' 'tdia_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader17" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 2.82>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%p_014_0 = phi float [ %slope_ip_2, %_ifconv1 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 152 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%p_012_0 = phi float [ %aip_1, %_ifconv1 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 153 'phi' 'p_012_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_3, %_ifconv1 ], [ 20, %.preheader.preheader ]"   --->   Operation 154 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (1.06ns)   --->   "%icmp_ln129 = icmp eq i7 %i3_0, -29" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 155 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 79, i64 79, i64 79)"   --->   Operation 156 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %4, label %_ifconv1" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %i3_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 158 'zext' 'zext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%diff1_addr_1 = getelementptr inbounds [199 x float]* %diff1, i64 0, i64 %zext_ln130" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 159 'getelementptr' 'diff1_addr_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 160 [2/2] (2.77ns)   --->   "%slope_ip_1 = load float* %diff1_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 160 'load' 'slope_ip_1' <Predicate = (!icmp_ln129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%buffer_addr_4 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln130" [FIRIn2Features/FIRIn2Features.cpp:132]   --->   Operation 161 'getelementptr' 'buffer_addr_4' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 162 [2/2] (2.77ns)   --->   "%aip = load float* %buffer_addr_4, align 4" [FIRIn2Features/FIRIn2Features.cpp:132]   --->   Operation 162 'load' 'aip' <Predicate = (!icmp_ln129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_19 : Operation 163 [1/1] (1.31ns)   --->   "%i_3 = add i7 1, %i3_0" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 163 'add' 'i_3' <Predicate = (!icmp_ln129)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast float %p_014_0 to i32" [FIRIn2Features/FIRIn2Features.cpp:135]   --->   Operation 164 'bitcast' 'bitcast_ln135' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.80ns)   --->   "%xor_ln135 = xor i32 %bitcast_ln135, -2147483648" [FIRIn2Features/FIRIn2Features.cpp:135]   --->   Operation 165 'xor' 'xor_ln135' <Predicate = (icmp_ln129)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%slope_ip = bitcast i32 %xor_ln135 to float" [FIRIn2Features/FIRIn2Features.cpp:135]   --->   Operation 166 'bitcast' 'slope_ip' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln138_1 = bitcast float %x_assign to i32" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 167 'bitcast' 'bitcast_ln138_1' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln138_1, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 168 'partselect' 'tmp_16' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %bitcast_ln138_1 to i23" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 169 'trunc' 'trunc_ln138' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (1.31ns)   --->   "%icmp_ln138_2 = icmp ne i8 %tmp_16, -1" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 170 'icmp' 'icmp_ln138_2' <Predicate = (icmp_ln129)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (2.02ns)   --->   "%icmp_ln138_3 = icmp eq i23 %trunc_ln138, 0" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 171 'icmp' 'icmp_ln138_3' <Predicate = (icmp_ln129)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.80ns)   --->   "%or_ln138_1 = or i1 %icmp_ln138_3, %icmp_ln138_2" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 172 'or' 'or_ln138_1' <Predicate = (icmp_ln129)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.46ns)   --->   "br label %5" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 173 'br' <Predicate = (icmp_ln129)> <Delay = 0.46>

State 20 <SV = 5> <Delay = 6.96>
ST_20 : Operation 174 [1/2] (2.77ns)   --->   "%slope_ip_1 = load float* %diff1_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 174 'load' 'slope_ip_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_20 : Operation 175 [2/2] (4.19ns)   --->   "%tmp_19 = fcmp olt float %slope_ip_1, %p_014_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 175 'fcmp' 'tmp_19' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/2] (2.77ns)   --->   "%aip = load float* %buffer_addr_4, align 4" [FIRIn2Features/FIRIn2Features.cpp:132]   --->   Operation 176 'load' 'aip' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>

State 21 <SV = 6> <Delay = 5.70>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast float %slope_ip_1 to i32" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 177 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln130, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 178 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %bitcast_ln130 to i23" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 179 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln130_1 = bitcast float %p_014_0 to i32" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 180 'bitcast' 'bitcast_ln130_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln130_1, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 181 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %bitcast_ln130_1 to i23" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 182 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (1.31ns)   --->   "%icmp_ln130 = icmp ne i8 %tmp_17, -1" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 183 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (2.02ns)   --->   "%icmp_ln130_1 = icmp eq i23 %trunc_ln130, 0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 184 'icmp' 'icmp_ln130_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%or_ln130 = or i1 %icmp_ln130_1, %icmp_ln130" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 185 'or' 'or_ln130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (1.31ns)   --->   "%icmp_ln130_2 = icmp ne i8 %tmp_18, -1" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 186 'icmp' 'icmp_ln130_2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (2.02ns)   --->   "%icmp_ln130_3 = icmp eq i23 %trunc_ln130_1, 0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 187 'icmp' 'icmp_ln130_3' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%or_ln130_1 = or i1 %icmp_ln130_3, %icmp_ln130_2" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 188 'or' 'or_ln130_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%and_ln130 = and i1 %or_ln130, %or_ln130_1" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 189 'and' 'and_ln130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/2] (4.19ns)   --->   "%tmp_19 = fcmp olt float %slope_ip_1, %p_014_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 190 'fcmp' 'tmp_19' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln130_1 = and i1 %and_ln130, %tmp_19" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 191 'and' 'and_ln130_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.70ns)   --->   "%slope_ip_2 = select i1 %and_ln130_1, float %slope_ip_1, float %p_014_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 192 'select' 'slope_ip_2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 193 [1/1] (0.70ns)   --->   "%aip_1 = select i1 %and_ln130_1, float %aip, float %p_012_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 193 'select' 'aip_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 8.08>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%i4_0 = phi i32 [ 0, %4 ], [ %i_4, %6 ]"   --->   Operation 195 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [4/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 196 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 6> <Delay = 8.08>
ST_23 : Operation 197 [3/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 197 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 7> <Delay = 8.08>
ST_24 : Operation 198 [2/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 198 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 8> <Delay = 8.08>
ST_25 : Operation 199 [1/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 199 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 9> <Delay = 4.19>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln138 = bitcast float %tmp_1 to i32" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 200 'bitcast' 'bitcast_ln138' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln138, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 201 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i32 %bitcast_ln138 to i23" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 202 'trunc' 'trunc_ln138_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (1.31ns)   --->   "%icmp_ln138 = icmp ne i8 %tmp_20, -1" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 203 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [1/1] (2.02ns)   --->   "%icmp_ln138_1 = icmp eq i23 %trunc_ln138_1, 0" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 204 'icmp' 'icmp_ln138_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [2/2] (4.19ns)   --->   "%tmp_21 = fcmp olt float %tmp_1, %x_assign" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 205 'fcmp' 'tmp_21' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 8.58>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%p_0_0 = phi float [ 0.000000e+00, %4 ], [ %sip, %6 ]"   --->   Operation 206 'phi' 'p_0_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln138_1)   --->   "%or_ln138 = or i1 %icmp_ln138_1, %icmp_ln138" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 207 'or' 'or_ln138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln138_1)   --->   "%and_ln138 = and i1 %or_ln138, %or_ln138_1" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 208 'and' 'and_ln138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/2] (4.19ns)   --->   "%tmp_21 = fcmp olt float %tmp_1, %x_assign" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 209 'fcmp' 'tmp_21' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln138_1 = and i1 %and_ln138, %tmp_21" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 210 'and' 'and_ln138_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (1.89ns)   --->   "%i_4 = add nsw i32 1, %i4_0" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 211 'add' 'i_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %and_ln138_1, label %6, label %7" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i32 %i4_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 213 'sext' 'sext_ln139' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%buffer_addr_5 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %sext_ln139" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 214 'getelementptr' 'buffer_addr_5' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 215 [2/2] (2.77ns)   --->   "%buffer_load_5 = load float* %buffer_addr_5, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 215 'load' 'buffer_load_5' <Predicate = (and_ln138_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i32 %i_4 to i64" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 216 'sext' 'sext_ln139_1' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%buffer_addr_6 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %sext_ln139_1" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 217 'getelementptr' 'buffer_addr_6' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 218 [2/2] (2.77ns)   --->   "%buffer_load_6 = load float* %buffer_addr_6, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 218 'load' 'buffer_load_6' <Predicate = (and_ln138_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_27 : Operation 219 [3/3] (8.43ns)   --->   "%aip_3 = fmul float %p_012_0, 4.000000e+00" [FIRIn2Features/FIRIn2Features.cpp:144]   --->   Operation 219 'fmul' 'aip_3' <Predicate = (!and_ln138_1)> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [2/2] (3.15ns)   --->   "%tmp_5 = fpext float %slope_ip to double" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 220 'fpext' 'tmp_5' <Predicate = (!and_ln138_1)> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 221 [4/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 221 'fadd' 'tmp_7' <Predicate = (!and_ln138_1)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 222 [2/2] (3.15ns)   --->   "%tmp_9 = fpext float %p_0_0 to double" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 222 'fpext' 'tmp_9' <Predicate = (!and_ln138_1)> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 11> <Delay = 2.77>
ST_28 : Operation 223 [1/2] (2.77ns)   --->   "%buffer_load_5 = load float* %buffer_addr_5, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 223 'load' 'buffer_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>
ST_28 : Operation 224 [1/2] (2.77ns)   --->   "%buffer_load_6 = load float* %buffer_addr_6, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 224 'load' 'buffer_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 199> <RAM>

State 29 <SV = 12> <Delay = 8.58>
ST_29 : Operation 225 [4/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 225 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 8.58>
ST_30 : Operation 226 [3/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 226 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 8.58>
ST_31 : Operation 227 [2/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 227 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 8.58>
ST_32 : Operation 228 [1/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 228 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 8.43>
ST_33 : Operation 229 [3/3] (8.43ns)   --->   "%tmp_4 = fmul float %tmp_3, 5.000000e-01" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 229 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 8.43>
ST_34 : Operation 230 [2/3] (8.43ns)   --->   "%tmp_4 = fmul float %tmp_3, 5.000000e-01" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 230 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 8.43>
ST_35 : Operation 231 [1/3] (8.43ns)   --->   "%tmp_4 = fmul float %tmp_3, 5.000000e-01" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 231 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 8.58>
ST_36 : Operation 232 [4/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 232 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 8.58>
ST_37 : Operation 233 [3/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 233 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 8.58>
ST_38 : Operation 234 [2/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 234 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 22> <Delay = 8.58>
ST_39 : Operation 235 [1/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 235 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 236 [1/1] (0.00ns)   --->   "br label %5" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 11> <Delay = 8.58>
ST_40 : Operation 237 [2/3] (8.43ns)   --->   "%aip_3 = fmul float %p_012_0, 4.000000e+00" [FIRIn2Features/FIRIn2Features.cpp:144]   --->   Operation 237 'fmul' 'aip_3' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 238 [1/2] (3.15ns)   --->   "%tmp_5 = fpext float %slope_ip to double" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 238 'fpext' 'tmp_5' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 239 [3/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 239 'fadd' 'tmp_7' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 240 [1/2] (3.15ns)   --->   "%tmp_9 = fpext float %p_0_0 to double" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 240 'fpext' 'tmp_9' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 12> <Delay = 8.58>
ST_41 : Operation 241 [1/3] (8.43ns)   --->   "%aip_3 = fmul float %p_012_0, 4.000000e+00" [FIRIn2Features/FIRIn2Features.cpp:144]   --->   Operation 241 'fmul' 'aip_3' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 242 [5/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 242 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 243 [2/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 243 'fadd' 'tmp_7' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 244 [5/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 244 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 245 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %aip_3)" [FIRIn2Features/FIRIn2Features.cpp:150]   --->   Operation 245 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 42 <SV = 13> <Delay = 8.58>
ST_42 : Operation 246 [4/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 246 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 247 [1/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 247 'fadd' 'tmp_7' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 248 [4/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 248 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 249 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %aip_3)" [FIRIn2Features/FIRIn2Features.cpp:150]   --->   Operation 249 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 43 <SV = 14> <Delay = 8.41>
ST_43 : Operation 250 [3/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 250 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 251 [2/2] (3.15ns)   --->   "%tmp_2 = fpext float %tmp_7 to double" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 251 'fpext' 'tmp_2' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 252 [3/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 252 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 15> <Delay = 8.41>
ST_44 : Operation 253 [2/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 253 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 254 [1/2] (3.15ns)   --->   "%tmp_2 = fpext float %tmp_7 to double" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 254 'fpext' 'tmp_2' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 255 [2/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 255 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 16> <Delay = 8.41>
ST_45 : Operation 256 [1/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 256 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 257 [5/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 257 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 258 [1/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 258 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 17> <Delay = 8.41>
ST_46 : Operation 259 [2/2] (4.35ns)   --->   "%slope_ip_4 = fptrunc double %tmp_6 to float" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 259 'fptrunc' 'slope_ip_4' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 260 [4/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 260 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 261 [5/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 261 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 18> <Delay = 8.41>
ST_47 : Operation 262 [1/2] (4.35ns)   --->   "%slope_ip_4 = fptrunc double %tmp_6 to float" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 262 'fptrunc' 'slope_ip_4' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 263 [3/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 263 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 264 [4/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 264 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 265 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %slope_ip_4)" [FIRIn2Features/FIRIn2Features.cpp:151]   --->   Operation 265 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 48 <SV = 19> <Delay = 8.41>
ST_48 : Operation 266 [2/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 266 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 267 [3/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 267 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 268 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %slope_ip_4)" [FIRIn2Features/FIRIn2Features.cpp:151]   --->   Operation 268 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 49 <SV = 20> <Delay = 8.41>
ST_49 : Operation 269 [1/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 269 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 270 [2/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 270 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 21> <Delay = 8.41>
ST_50 : Operation 271 [2/2] (4.35ns)   --->   "%tdia_3 = fptrunc double %tmp_8 to float" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 271 'fptrunc' 'tdia_3' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 272 [1/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 272 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 22> <Delay = 4.35>
ST_51 : Operation 273 [1/2] (4.35ns)   --->   "%tdia_3 = fptrunc double %tmp_8 to float" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 273 'fptrunc' 'tdia_3' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 274 [2/2] (4.35ns)   --->   "%sip_2 = fptrunc double %tmp_11 to float" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 274 'fptrunc' 'sip_2' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 275 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %tdia_3)" [FIRIn2Features/FIRIn2Features.cpp:152]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 52 <SV = 23> <Delay = 4.35>
ST_52 : Operation 276 [1/2] (4.35ns)   --->   "%sip_2 = fptrunc double %tmp_11 to float" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 276 'fptrunc' 'sip_2' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 277 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %tdia_3)" [FIRIn2Features/FIRIn2Features.cpp:152]   --->   Operation 277 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 278 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %sip_2)" [FIRIn2Features/FIRIn2Features.cpp:153]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 53 <SV = 24> <Delay = 0.00>
ST_53 : Operation 279 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %sip_2)" [FIRIn2Features/FIRIn2Features.cpp:153]   --->   Operation 279 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "ret void" [FIRIn2Features/FIRIn2Features.cpp:154]   --->   Operation 280 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ normalized_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ features_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
buffer            (alloca           ) [ 001111111111111111111111111111111111111100000000000000]
diff1             (alloca           ) [ 001111111111111111111100000000000000000000000000000000]
br_ln108          (br               ) [ 011000000000000000000000000000000000000000000000000000]
i_0               (phi              ) [ 001000000000000000000000000000000000000000000000000000]
icmp_ln108        (icmp             ) [ 001000000000000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
i                 (add              ) [ 011000000000000000000000000000000000000000000000000000]
br_ln108          (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln109        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
buffer_addr_7     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000]
tmp               (read             ) [ 000000000000000000000000000000000000000000000000000000]
store_ln109       (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln108          (br               ) [ 011000000000000000000000000000000000000000000000000000]
br_ln114          (br               ) [ 001111111100000000000000000000000000000000000000000000]
i1_0              (phi              ) [ 000100000000000000000000000000000000000000000000000000]
icmp_ln114        (icmp             ) [ 000111111100000000000000000000000000000000000000000000]
empty_10          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
i_1               (add              ) [ 001111111100000000000000000000000000000000000000000000]
br_ln114          (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln115        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
buffer_addr       (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000]
zext_ln115_1      (zext             ) [ 000011111100000000000000000000000000000000000000000000]
buffer_addr_1     (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000]
br_ln123          (br               ) [ 000111111111111111100000000000000000000000000000000000]
buffer_load       (load             ) [ 000001111000000000000000000000000000000000000000000000]
buffer_load_1     (load             ) [ 000001111000000000000000000000000000000000000000000000]
tmp_s             (fsub             ) [ 000000000100000000000000000000000000000000000000000000]
diff1_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000]
store_ln115       (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln114          (br               ) [ 001111111100000000000000000000000000000000000000000000]
x_assign          (phi              ) [ 000000000011111111111111111111111111111111100000000000]
i2_0              (phi              ) [ 000000000011000000000000000000000000000000000000000000]
zext_ln123        (zext             ) [ 000000000001111111000000000000000000000000000000000000]
icmp_ln123        (icmp             ) [ 000000000011111111100000000000000000000000000000000000]
empty_11          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
br_ln123          (br               ) [ 000000000000000000000000000000000000000000000000000000]
p_Val2_s          (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
p_Result_s        (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
tmp_V             (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_V_9           (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
mantissa_V        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln682        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln339        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
add_ln339         (add              ) [ 000000000000000000000000000000000000000000000000000000]
isNeg             (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
sub_ln1311        (sub              ) [ 000000000000000000000000000000000000000000000000000000]
sext_ln1311       (sext             ) [ 000000000000000000000000000000000000000000000000000000]
ush               (select           ) [ 000000000000000000000000000000000000000000000000000000]
sext_ln1311_2     (sext             ) [ 000000000000000000000000000000000000000000000000000000]
sext_ln1311_3     (sext             ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln1287       (zext             ) [ 000000000000000000000000000000000000000000000000000000]
r_V               (lshr             ) [ 000000000000000000000000000000000000000000000000000000]
r_V_2             (shl              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_25            (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln662        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_15            (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
p_Val2_11         (select           ) [ 000000000000000000000000000000000000000000000000000000]
result_V_2        (sub              ) [ 000000000000000000000000000000000000000000000000000000]
p_Val2_12         (select           ) [ 000000000001000000000000000000000000000000000000000000]
br_ln129          (br               ) [ 000000000011111111111100000000000000000000000000000000]
zext_ln124        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
buffer_addr_2     (getelementptr    ) [ 000000000000100000000000000000000000000000000000000000]
sext_ln124        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
buffer_addr_3     (getelementptr    ) [ 000000000000100000000000000000000000000000000000000000]
i_2               (add              ) [ 000100000010111111100000000000000000000000000000000000]
buffer_load_2     (load             ) [ 000000000000010000000000000000000000000000000000000000]
buffer_load_3     (load             ) [ 000000000000010000000000000000000000000000000000000000]
bitcast_ln124     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_12            (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln124       (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
bitcast_ln124_1   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_13            (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln124_1     (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln124        (icmp             ) [ 000000000000010000000000000000000000000000000000000000]
icmp_ln124_1      (icmp             ) [ 000000000000010000000000000000000000000000000000000000]
icmp_ln124_2      (icmp             ) [ 000000000000010000000000000000000000000000000000000000]
icmp_ln124_3      (icmp             ) [ 000000000000010000000000000000000000000000000000000000]
or_ln124          (or               ) [ 000000000000000000000000000000000000000000000000000000]
or_ln124_1        (or               ) [ 000000000000000000000000000000000000000000000000000000]
and_ln124         (and              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_14            (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
and_ln124_1       (and              ) [ 000000000000001111100000000000000000000000000000000000]
tdia              (sitofp           ) [ 000000000000000000100000000000000000000000000000000000]
tdia_1            (select           ) [ 000100000011111111100000000000000000000000000000000000]
br_ln123          (br               ) [ 000100000011111111100000000000000000000000000000000000]
p_014_0           (phi              ) [ 000000000000000000011100000000000000000000000000000000]
p_012_0           (phi              ) [ 000000000000000000011111111111111111111111000000000000]
i3_0              (phi              ) [ 000000000000000000010000000000000000000000000000000000]
icmp_ln129        (icmp             ) [ 000000000000000000011100000000000000000000000000000000]
empty_12          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
br_ln129          (br               ) [ 000000000000000000000000000000000000000000000000000000]
zext_ln130        (zext             ) [ 000000000000000000000000000000000000000000000000000000]
diff1_addr_1      (getelementptr    ) [ 000000000000000000001000000000000000000000000000000000]
buffer_addr_4     (getelementptr    ) [ 000000000000000000001000000000000000000000000000000000]
i_3               (add              ) [ 000000000010000000011100000000000000000000000000000000]
bitcast_ln135     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
xor_ln135         (xor              ) [ 000000000000000000000000000000000000000000000000000000]
slope_ip          (bitcast          ) [ 000000000000000000000011111111111111111110000000000000]
bitcast_ln138_1   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_16            (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln138       (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln138_2      (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln138_3      (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
or_ln138_1        (or               ) [ 000000000000000000000011111111111111111100000000000000]
br_ln138          (br               ) [ 000000000000000000011111111111111111111100000000000000]
slope_ip_1        (load             ) [ 000000000000000000000100000000000000000000000000000000]
aip               (load             ) [ 000000000000000000000100000000000000000000000000000000]
bitcast_ln130     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_17            (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln130       (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
bitcast_ln130_1   (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_18            (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln130_1     (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln130        (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln130_1      (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
or_ln130          (or               ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln130_2      (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln130_3      (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
or_ln130_1        (or               ) [ 000000000000000000000000000000000000000000000000000000]
and_ln130         (and              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_19            (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
and_ln130_1       (and              ) [ 000000000000000000000000000000000000000000000000000000]
slope_ip_2        (select           ) [ 000000000010000000011100000000000000000000000000000000]
aip_1             (select           ) [ 000000000010000000011100000000000000000000000000000000]
br_ln129          (br               ) [ 000000000010000000011100000000000000000000000000000000]
i4_0              (phi              ) [ 000000000000000000000011111100000000000000000000000000]
tmp_1             (sitofp           ) [ 000000000000000000000000001100000000000000000000000000]
bitcast_ln138     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_20            (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln138_1     (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln138        (icmp             ) [ 000000000000000000000000000100000000000000000000000000]
icmp_ln138_1      (icmp             ) [ 000000000000000000000000000100000000000000000000000000]
p_0_0             (phi              ) [ 000000000000000000000011111111111111111110000000000000]
or_ln138          (or               ) [ 000000000000000000000000000000000000000000000000000000]
and_ln138         (and              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_21            (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
and_ln138_1       (and              ) [ 000000000000000000000011111111111111111100000000000000]
i_4               (add              ) [ 000000000000000000010010000011111111111100000000000000]
br_ln138          (br               ) [ 000000000000000000000000000000000000000000000000000000]
sext_ln139        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
buffer_addr_5     (getelementptr    ) [ 000000000000000000000000000010000000000000000000000000]
sext_ln139_1      (sext             ) [ 000000000000000000000000000000000000000000000000000000]
buffer_addr_6     (getelementptr    ) [ 000000000000000000000000000010000000000000000000000000]
buffer_load_5     (load             ) [ 000000000000000000000000000001111000000000000000000000]
buffer_load_6     (load             ) [ 000000000000000000000000000001111000000000000000000000]
tmp_3             (fadd             ) [ 000000000000000000000000000000000111000000000000000000]
tmp_4             (fmul             ) [ 000000000000000000000000000000000000111100000000000000]
sip               (fadd             ) [ 000000000000000000010011111111111111111100000000000000]
br_ln138          (br               ) [ 000000000000000000010011111111111111111100000000000000]
tmp_5             (fpext            ) [ 000000000000000000000000000000000000000001111100000000]
tmp_9             (fpext            ) [ 000000000000000000000000000000000000000001111100000000]
aip_3             (fmul             ) [ 000000000000000000000000000000000000000000100000000000]
tmp_7             (fadd             ) [ 000000000000000000000000000000000000000000011000000000]
write_ln150       (write            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_2             (fpext            ) [ 000000000000000000000000000000000000000000000111110000]
tmp_6             (dmul             ) [ 000000000000000000000000000000000000000000000011000000]
tmp_10            (dadd             ) [ 000000000000000000000000000000000000000000000011111000]
slope_ip_4        (fptrunc          ) [ 000000000000000000000000000000000000000000000000100000]
write_ln151       (write            ) [ 000000000000000000000000000000000000000000000000000000]
tmp_8             (dmul             ) [ 000000000000000000000000000000000000000000000000001100]
tmp_11            (dmul             ) [ 000000000000000000000000000000000000000000000000000110]
tdia_3            (fptrunc          ) [ 000000000000000000000000000000000000000000000000000010]
sip_2             (fptrunc          ) [ 000000000000000000000000000000000000000000000000000001]
write_ln152       (write            ) [ 000000000000000000000000000000000000000000000000000000]
write_ln153       (write            ) [ 000000000000000000000000000000000000000000000000000000]
ret_ln154         (ret              ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="normalized_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalized_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="features_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="features_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="buffer_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="diff1_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="diff1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln150/41 write_ln151/47 write_ln152/51 write_ln153/52 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buffer_addr_7_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_7/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
<pin id="172" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln109/2 buffer_load/3 buffer_load_1/3 buffer_load_2/11 buffer_load_3/11 aip/19 buffer_load_5/27 buffer_load_6/27 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buffer_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buffer_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="diff1_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="6"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="diff1_addr/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln115/9 slope_ip_1/19 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buffer_addr_2_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_2/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buffer_addr_3_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="diff1_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="diff1_addr_1/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="buffer_addr_4_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_4/19 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buffer_addr_5_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_5/27 "/>
</bind>
</comp>

<comp id="221" class="1004" name="buffer_addr_6_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_6/27 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i1_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i1_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="x_assign_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_assign_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/10 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i2_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="i2_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="8" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/10 "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_014_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_014_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0/19 "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_012_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_012_0 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_012_0_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_012_0/19 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i3_0_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="1"/>
<pin id="300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="i3_0_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="6" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/19 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i4_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="i4_0_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="32" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/22 "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_0_0_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_0_0 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_0_0_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="6"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0/27 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_s/5 tmp_7/27 tmp_3/29 sip/36 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="aip_3/27 tmp_4/33 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tdia/14 tmp_1/22 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="slope_ip_4/46 tdia_3/50 sip_2/51 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_5/27 tmp_2/43 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_9/27 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/12 tmp_19/20 tmp_21/26 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_10/41 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_6/41 tmp_8/45 tmp_11/46 "/>
</bind>
</comp>

<comp id="384" class="1005" name="reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load buffer_load_2 aip buffer_load_5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_1 buffer_load_3 buffer_load_6 "/>
</bind>
</comp>

<comp id="398" class="1005" name="reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_3 tmp_7 "/>
</bind>
</comp>

<comp id="405" class="1005" name="reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tdia tmp_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 aip_3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="slope_ip_4 tdia_3 sip_2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln108_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln109_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln114_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="i_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln115_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln115_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln123_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/10 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln123_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_Val2_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Result_s_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_V_9_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_9/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mantissa_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="25" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="23" slack="0"/>
<pin id="505" dir="0" index="3" bw="1" slack="0"/>
<pin id="506" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln682_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="25" slack="0"/>
<pin id="513" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln339_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln339_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="isNeg_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="9" slack="0"/>
<pin id="528" dir="0" index="2" bw="5" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sub_ln1311_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln1311_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="ush_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="0" index="2" bw="9" slack="0"/>
<pin id="547" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln1311_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sext_ln1311_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln1287_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="0"/>
<pin id="561" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="r_V_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="25" slack="0"/>
<pin id="565" dir="0" index="1" bw="9" slack="0"/>
<pin id="566" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="r_V_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="25" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_25_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="25" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln662_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_15_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="79" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="0" index="3" bw="7" slack="0"/>
<pin id="592" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_Val2_11_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="32" slack="0"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="result_V_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_Val2_12_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln124_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sext_ln124_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln124/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="i_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="1"/>
<pin id="631" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="634" class="1004" name="bitcast_ln124_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_12_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln124_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="bitcast_ln124_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln124_1/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_13_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="6" slack="0"/>
<pin id="661" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln124_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124_1/12 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln124_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/12 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln124_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="23" slack="0"/>
<pin id="678" dir="0" index="1" bw="23" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124_1/12 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln124_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124_2/12 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln124_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="23" slack="0"/>
<pin id="690" dir="0" index="1" bw="23" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124_3/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="or_ln124_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="1" slack="1"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124/13 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln124_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="0" index="1" bw="1" slack="1"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln124_1/13 "/>
</bind>
</comp>

<comp id="702" class="1004" name="and_ln124_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln124/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln124_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln124_1/13 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tdia_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="5"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="0" index="2" bw="32" slack="8"/>
<pin id="718" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tdia_1/18 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln129_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="0"/>
<pin id="723" dir="0" index="1" bw="7" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/19 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln130_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/19 "/>
</bind>
</comp>

<comp id="733" class="1004" name="i_3_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="7" slack="0"/>
<pin id="736" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/19 "/>
</bind>
</comp>

<comp id="739" class="1004" name="bitcast_ln135_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln135/19 "/>
</bind>
</comp>

<comp id="743" class="1004" name="xor_ln135_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/19 "/>
</bind>
</comp>

<comp id="749" class="1004" name="slope_ip_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="slope_ip/19 "/>
</bind>
</comp>

<comp id="753" class="1004" name="bitcast_ln138_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln138_1/19 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_16_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/19 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln138_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/19 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln138_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138_2/19 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln138_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="23" slack="0"/>
<pin id="779" dir="0" index="1" bw="23" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138_3/19 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln138_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138_1/19 "/>
</bind>
</comp>

<comp id="789" class="1004" name="bitcast_ln130_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130/21 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_17_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="0" index="2" bw="6" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/21 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln130_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/21 "/>
</bind>
</comp>

<comp id="806" class="1004" name="bitcast_ln130_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="2"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130_1/21 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_18_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="0" index="3" bw="6" slack="0"/>
<pin id="815" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/21 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln130_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130_1/21 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_ln130_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/21 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln130_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="23" slack="0"/>
<pin id="832" dir="0" index="1" bw="23" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_1/21 "/>
</bind>
</comp>

<comp id="836" class="1004" name="or_ln130_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/21 "/>
</bind>
</comp>

<comp id="842" class="1004" name="icmp_ln130_2_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_2/21 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln130_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="23" slack="0"/>
<pin id="850" dir="0" index="1" bw="23" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_3/21 "/>
</bind>
</comp>

<comp id="854" class="1004" name="or_ln130_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130_1/21 "/>
</bind>
</comp>

<comp id="860" class="1004" name="and_ln130_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130/21 "/>
</bind>
</comp>

<comp id="866" class="1004" name="and_ln130_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130_1/21 "/>
</bind>
</comp>

<comp id="872" class="1004" name="slope_ip_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="1"/>
<pin id="875" dir="0" index="2" bw="32" slack="2"/>
<pin id="876" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="slope_ip_2/21 "/>
</bind>
</comp>

<comp id="879" class="1004" name="aip_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="1"/>
<pin id="882" dir="0" index="2" bw="32" slack="2"/>
<pin id="883" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="aip_1/21 "/>
</bind>
</comp>

<comp id="887" class="1004" name="bitcast_ln138_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln138/26 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_20_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/26 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln138_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138_1/26 "/>
</bind>
</comp>

<comp id="905" class="1004" name="icmp_ln138_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/26 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln138_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="23" slack="0"/>
<pin id="913" dir="0" index="1" bw="23" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138_1/26 "/>
</bind>
</comp>

<comp id="917" class="1004" name="or_ln138_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="0" index="1" bw="1" slack="1"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln138/27 "/>
</bind>
</comp>

<comp id="921" class="1004" name="and_ln138_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="6"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln138/27 "/>
</bind>
</comp>

<comp id="926" class="1004" name="and_ln138_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln138_1/27 "/>
</bind>
</comp>

<comp id="932" class="1004" name="i_4_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="5"/>
<pin id="935" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/27 "/>
</bind>
</comp>

<comp id="938" class="1004" name="sext_ln139_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="5"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/27 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln139_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/27 "/>
</bind>
</comp>

<comp id="951" class="1005" name="i_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="959" class="1005" name="i_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="buffer_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="zext_ln115_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="6"/>
<pin id="971" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln115_1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="buffer_addr_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="1"/>
<pin id="976" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="zext_ln123_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="4"/>
<pin id="981" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln123 "/>
</bind>
</comp>

<comp id="987" class="1005" name="p_Val2_12_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="992" class="1005" name="buffer_addr_2_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="1"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_2 "/>
</bind>
</comp>

<comp id="997" class="1005" name="buffer_addr_3_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="i_2_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="icmp_ln124_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="icmp_ln124_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln124_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="icmp_ln124_2_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln124_2 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="icmp_ln124_3_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln124_3 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="and_ln124_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln124_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tdia_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="1"/>
<pin id="1034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tdia_1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="diff1_addr_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="1"/>
<pin id="1042" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="diff1_addr_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="buffer_addr_4_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="1"/>
<pin id="1047" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="i_3_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="7" slack="0"/>
<pin id="1052" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="slope_ip_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="6"/>
<pin id="1057" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="slope_ip "/>
</bind>
</comp>

<comp id="1060" class="1005" name="or_ln138_1_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="6"/>
<pin id="1062" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="or_ln138_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="slope_ip_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="slope_ip_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="slope_ip_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="slope_ip_2 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="aip_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="aip_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="icmp_ln138_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="icmp_ln138_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln138_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="i_4_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="buffer_addr_5_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="1"/>
<pin id="1102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_5 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="buffer_addr_6_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_6 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="sip_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sip "/>
</bind>
</comp>

<comp id="1115" class="1005" name="tmp_5_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="64" slack="1"/>
<pin id="1117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_9_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="1"/>
<pin id="1122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_2_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="64" slack="1"/>
<pin id="1127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_10_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="64" slack="1"/>
<pin id="1132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_11_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="64" slack="1"/>
<pin id="1137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="116" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="130" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="96" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="313" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="325" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="337"><net_src comp="250" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="108" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="321" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="340" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="345"><net_src comp="286" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="106" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="110" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="313" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="362"><net_src comp="325" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="149" pin="7"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="149" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="180" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="274" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="250" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="376"><net_src comp="114" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="112" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="382"><net_src comp="118" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="120" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="149" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="389"><net_src comp="149" pin="7"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="394"><net_src comp="149" pin="7"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="396"><net_src comp="149" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="401"><net_src comp="333" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="408"><net_src comp="348" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="413"><net_src comp="340" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="419"><net_src comp="377" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="424"><net_src comp="352" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="430"><net_src comp="232" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="232" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="232" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="447"><net_src comp="243" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="243" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="463"><net_src comp="243" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="468"><net_src comp="266" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="266" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="254" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="475" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="475" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="72" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="501" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="487" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="78" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="82" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="487" pin="4"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="525" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="519" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="543" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="551" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="501" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="555" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="511" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="559" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="84" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="563" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="86" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="88" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="569" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="86" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="90" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="602"><net_src comp="525" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="583" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="587" pin="4"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="8" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="597" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="479" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="597" pin="3"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="262" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="632"><net_src comp="44" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="262" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="149" pin="7"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="64" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="66" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="68" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="651"><net_src comp="634" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="149" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="64" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="66" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="68" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="652" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="638" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="648" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="656" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="92" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="666" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="94" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="363" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="405" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="250" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="725"><net_src comp="302" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="98" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="302" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="737"><net_src comp="102" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="302" pin="4"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="278" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="104" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="250" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="64" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="66" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="753" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="757" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="92" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="767" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="94" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="771" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="798"><net_src comp="64" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="789" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="66" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="68" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="805"><net_src comp="789" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="274" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="816"><net_src comp="64" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="66" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="68" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="823"><net_src comp="806" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="792" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="92" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="802" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="94" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="824" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="810" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="92" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="820" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="94" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="836" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="363" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="274" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="866" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="384" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="286" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="405" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="897"><net_src comp="64" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="887" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="66" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="68" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="904"><net_src comp="887" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="891" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="92" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="901" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="94" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="925"><net_src comp="917" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="921" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="363" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="28" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="309" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="309" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="946"><net_src comp="932" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="954"><net_src comp="432" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="962"><net_src comp="449" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="967"><net_src comp="156" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="972"><net_src comp="460" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="977"><net_src comp="163" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="982"><net_src comp="465" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="990"><net_src comp="611" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="995"><net_src comp="186" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1000"><net_src comp="193" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1005"><net_src comp="628" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1010"><net_src comp="670" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1015"><net_src comp="676" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1020"><net_src comp="682" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1025"><net_src comp="688" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1030"><net_src comp="708" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1035"><net_src comp="714" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1043"><net_src comp="200" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1048"><net_src comp="207" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1053"><net_src comp="733" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1058"><net_src comp="749" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1063"><net_src comp="783" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1068"><net_src comp="180" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1071"><net_src comp="1065" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1075"><net_src comp="872" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1080"><net_src comp="879" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1085"><net_src comp="905" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1090"><net_src comp="911" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1098"><net_src comp="932" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1103"><net_src comp="214" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1108"><net_src comp="221" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1113"><net_src comp="333" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1118"><net_src comp="356" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1123"><net_src comp="359" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1128"><net_src comp="356" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1133"><net_src comp="372" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1138"><net_src comp="377" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="352" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: features_out_V | {42 48 52 53 }
 - Input state : 
	Port: compute_features : normalized_in_V | {2 }
	Port: compute_features : features_out_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln108 : 1
		i : 1
		br_ln108 : 2
		zext_ln109 : 1
		buffer_addr_7 : 2
		store_ln109 : 3
	State 3
		icmp_ln114 : 1
		i_1 : 1
		br_ln114 : 2
		zext_ln115 : 2
		buffer_addr : 3
		buffer_load : 4
		zext_ln115_1 : 1
		buffer_addr_1 : 2
		buffer_load_1 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln115 : 1
	State 10
		zext_ln123 : 1
		icmp_ln123 : 1
		br_ln123 : 2
		p_Val2_s : 1
		p_Result_s : 2
		tmp_V : 2
		tmp_V_9 : 2
		mantissa_V : 3
		zext_ln682 : 4
		zext_ln339 : 3
		add_ln339 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sext_ln1311_2 : 7
		sext_ln1311_3 : 7
		zext_ln1287 : 8
		r_V : 8
		r_V_2 : 9
		tmp_25 : 9
		zext_ln662 : 10
		tmp_15 : 10
		p_Val2_11 : 11
		result_V_2 : 12
		p_Val2_12 : 13
	State 11
		buffer_addr_2 : 1
		buffer_load_2 : 2
		buffer_addr_3 : 1
		buffer_load_3 : 2
	State 12
		bitcast_ln124 : 1
		tmp_12 : 2
		trunc_ln124 : 2
		bitcast_ln124_1 : 1
		tmp_13 : 2
		trunc_ln124_1 : 2
		icmp_ln124 : 3
		icmp_ln124_1 : 3
		icmp_ln124_2 : 3
		icmp_ln124_3 : 3
		tmp_14 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln129 : 1
		br_ln129 : 2
		zext_ln130 : 1
		diff1_addr_1 : 2
		slope_ip_1 : 3
		buffer_addr_4 : 2
		aip : 3
		i_3 : 1
		bitcast_ln135 : 1
		xor_ln135 : 2
		slope_ip : 2
		tmp_16 : 1
		trunc_ln138 : 1
		icmp_ln138_2 : 2
		icmp_ln138_3 : 2
		or_ln138_1 : 3
	State 20
		tmp_19 : 1
	State 21
		tmp_17 : 1
		trunc_ln130 : 1
		tmp_18 : 1
		trunc_ln130_1 : 1
		icmp_ln130 : 2
		icmp_ln130_1 : 2
		or_ln130 : 3
		icmp_ln130_2 : 2
		icmp_ln130_3 : 2
		or_ln130_1 : 3
		and_ln130 : 3
		and_ln130_1 : 3
		slope_ip_2 : 3
		aip_1 : 3
	State 22
		tmp_1 : 1
	State 23
	State 24
	State 25
	State 26
		tmp_20 : 1
		trunc_ln138_1 : 1
		icmp_ln138 : 2
		icmp_ln138_1 : 2
	State 27
		buffer_addr_5 : 1
		buffer_load_5 : 2
		sext_ln139_1 : 1
		buffer_addr_6 : 2
		buffer_load_6 : 3
		tmp_9 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		write_ln150 : 1
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		write_ln151 : 1
	State 48
	State 49
	State 50
	State 51
		write_ln152 : 1
	State 52
		write_ln153 : 1
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_372      |    3    |   445   |   1149  |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_377      |    11   |   299   |   570   |
|----------|----------------------|---------|---------|---------|
|  sitofp  |      grp_fu_348      |    0    |   168   |   534   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_333      |    2    |   227   |   404   |
|----------|----------------------|---------|---------|---------|
|   fpext  |      grp_fu_356      |    0    |   100   |   143   |
|          |      grp_fu_359      |    0    |   100   |   143   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_340      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|  fptrunc |      grp_fu_352      |    0    |   128   |   285   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_363      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |      ush_fu_543      |    0    |    0    |    9    |
|          |   p_Val2_11_fu_597   |    0    |    0    |    32   |
|  select  |   p_Val2_12_fu_611   |    0    |    0    |    32   |
|          |     tdia_1_fu_714    |    0    |    0    |    32   |
|          |   slope_ip_2_fu_872  |    0    |    0    |    32   |
|          |     aip_1_fu_879     |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln108_fu_426  |    0    |    0    |    4    |
|          |   icmp_ln114_fu_443  |    0    |    0    |    4    |
|          |   icmp_ln123_fu_469  |    0    |    0    |    4    |
|          |   icmp_ln124_fu_670  |    0    |    0    |    4    |
|          |  icmp_ln124_1_fu_676 |    0    |    0    |    9    |
|          |  icmp_ln124_2_fu_682 |    0    |    0    |    4    |
|          |  icmp_ln124_3_fu_688 |    0    |    0    |    9    |
|   icmp   |   icmp_ln129_fu_721  |    0    |    0    |    3    |
|          |  icmp_ln138_2_fu_771 |    0    |    0    |    4    |
|          |  icmp_ln138_3_fu_777 |    0    |    0    |    9    |
|          |   icmp_ln130_fu_824  |    0    |    0    |    4    |
|          |  icmp_ln130_1_fu_830 |    0    |    0    |    9    |
|          |  icmp_ln130_2_fu_842 |    0    |    0    |    4    |
|          |  icmp_ln130_3_fu_848 |    0    |    0    |    9    |
|          |   icmp_ln138_fu_905  |    0    |    0    |    4    |
|          |  icmp_ln138_1_fu_911 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    shl   |     r_V_2_fu_569     |    0    |    0    |    85   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_432       |    0    |    0    |    8    |
|          |      i_1_fu_449      |    0    |    0    |    8    |
|    add   |   add_ln339_fu_519   |    0    |    0    |    8    |
|          |      i_2_fu_628      |    0    |    0    |    8    |
|          |      i_3_fu_733      |    0    |    0    |    7    |
|          |      i_4_fu_932      |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   lshr   |      r_V_fu_563      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1311_fu_533  |    0    |    0    |    8    |
|          |   result_V_2_fu_605  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln135_fu_743   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln124_fu_694   |    0    |    0    |    1    |
|          |   or_ln124_1_fu_698  |    0    |    0    |    1    |
|    or    |   or_ln138_1_fu_783  |    0    |    0    |    1    |
|          |    or_ln130_fu_836   |    0    |    0    |    1    |
|          |   or_ln130_1_fu_854  |    0    |    0    |    1    |
|          |    or_ln138_fu_917   |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln124_fu_702   |    0    |    0    |    1    |
|          |  and_ln124_1_fu_708  |    0    |    0    |    1    |
|    and   |   and_ln130_fu_860   |    0    |    0    |    1    |
|          |  and_ln130_1_fu_866  |    0    |    0    |    1    |
|          |   and_ln138_fu_921   |    0    |    0    |    1    |
|          |  and_ln138_1_fu_926  |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|   read   |    tmp_read_fu_130   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_136   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln109_fu_438  |    0    |    0    |    0    |
|          |   zext_ln115_fu_455  |    0    |    0    |    0    |
|          |  zext_ln115_1_fu_460 |    0    |    0    |    0    |
|          |   zext_ln123_fu_465  |    0    |    0    |    0    |
|   zext   |   zext_ln682_fu_511  |    0    |    0    |    0    |
|          |   zext_ln339_fu_515  |    0    |    0    |    0    |
|          |  zext_ln1287_fu_559  |    0    |    0    |    0    |
|          |   zext_ln662_fu_583  |    0    |    0    |    0    |
|          |   zext_ln124_fu_619  |    0    |    0    |    0    |
|          |   zext_ln130_fu_727  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_479  |    0    |    0    |    0    |
| bitselect|     isNeg_fu_525     |    0    |    0    |    0    |
|          |     tmp_25_fu_575    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_V_fu_487     |    0    |    0    |    0    |
|          |     tmp_15_fu_587    |    0    |    0    |    0    |
|          |     tmp_12_fu_638    |    0    |    0    |    0    |
|partselect|     tmp_13_fu_656    |    0    |    0    |    0    |
|          |     tmp_16_fu_757    |    0    |    0    |    0    |
|          |     tmp_17_fu_792    |    0    |    0    |    0    |
|          |     tmp_18_fu_810    |    0    |    0    |    0    |
|          |     tmp_20_fu_891    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_9_fu_497    |    0    |    0    |    0    |
|          |  trunc_ln124_fu_648  |    0    |    0    |    0    |
|          | trunc_ln124_1_fu_666 |    0    |    0    |    0    |
|   trunc  |  trunc_ln138_fu_767  |    0    |    0    |    0    |
|          |  trunc_ln130_fu_802  |    0    |    0    |    0    |
|          | trunc_ln130_1_fu_820 |    0    |    0    |    0    |
|          | trunc_ln138_1_fu_901 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|   mantissa_V_fu_501  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1311_fu_539  |    0    |    0    |    0    |
|          | sext_ln1311_2_fu_551 |    0    |    0    |    0    |
|   sext   | sext_ln1311_3_fu_555 |    0    |    0    |    0    |
|          |   sext_ln124_fu_624  |    0    |    0    |    0    |
|          |   sext_ln139_fu_938  |    0    |    0    |    0    |
|          |  sext_ln139_1_fu_943 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    19   |   1661  |   4355  |
|----------|----------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|buffer|    2   |    0   |    0   |    0   |
| diff1|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    3   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    aip_1_reg_1077    |   32   |
| and_ln124_1_reg_1027 |    1   |
| buffer_addr_1_reg_974|    8   |
| buffer_addr_2_reg_992|    8   |
| buffer_addr_3_reg_997|    8   |
|buffer_addr_4_reg_1045|    8   |
|buffer_addr_5_reg_1100|    8   |
|buffer_addr_6_reg_1105|    8   |
|  buffer_addr_reg_964 |    8   |
| diff1_addr_1_reg_1040|    8   |
|     i1_0_reg_239     |    8   |
|     i2_0_reg_262     |    8   |
|     i3_0_reg_298     |    7   |
|     i4_0_reg_309     |   32   |
|      i_0_reg_228     |    8   |
|      i_1_reg_959     |    8   |
|     i_2_reg_1002     |    8   |
|     i_3_reg_1050     |    7   |
|     i_4_reg_1095     |   32   |
|       i_reg_951      |    8   |
| icmp_ln124_1_reg_1012|    1   |
| icmp_ln124_2_reg_1017|    1   |
| icmp_ln124_3_reg_1022|    1   |
|  icmp_ln124_reg_1007 |    1   |
| icmp_ln138_1_reg_1087|    1   |
|  icmp_ln138_reg_1082 |    1   |
|  or_ln138_1_reg_1060 |    1   |
|    p_012_0_reg_286   |   32   |
|    p_014_0_reg_274   |   32   |
|     p_0_0_reg_321    |   32   |
|   p_Val2_12_reg_987  |   32   |
|        reg_384       |   32   |
|        reg_391       |   32   |
|        reg_398       |   32   |
|        reg_405       |   32   |
|        reg_410       |   32   |
|        reg_416       |   64   |
|        reg_421       |   32   |
|     sip_reg_1110     |   32   |
|  slope_ip_1_reg_1065 |   32   |
|  slope_ip_2_reg_1072 |   32   |
|   slope_ip_reg_1055  |   32   |
|    tdia_1_reg_1032   |   32   |
|    tmp_10_reg_1130   |   64   |
|    tmp_11_reg_1135   |   64   |
|    tmp_2_reg_1125    |   64   |
|    tmp_5_reg_1115    |   64   |
|    tmp_9_reg_1120    |   64   |
|   x_assign_reg_250   |   32   |
| zext_ln115_1_reg_969 |   64   |
|  zext_ln123_reg_979  |   32   |
+----------------------+--------+
|         Total        |  1222  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_136 |  p2  |   4  |  32  |   128  ||    3    |
| grp_access_fu_149 |  p0  |   7  |   8  |   56   ||    4    |
| grp_access_fu_149 |  p2  |   8  |   0  |    0   ||    4    |
| grp_access_fu_180 |  p0  |   3  |   8  |   24   ||    3    |
|  x_assign_reg_250 |  p0  |   2  |  32  |   64   ||    3    |
|    i2_0_reg_262   |  p0  |   2  |   8  |   16   ||    3    |
|  p_014_0_reg_274  |  p0  |   2  |  32  |   64   ||    3    |
|  p_012_0_reg_286  |  p0  |   2  |  32  |   64   ||    3    |
|    i4_0_reg_309   |  p0  |   2  |  32  |   64   ||    3    |
|   p_0_0_reg_321   |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_333    |  p0  |   3  |  32  |   96   ||    3    |
|     grp_fu_333    |  p1  |   3  |  32  |   96   ||    3    |
|     grp_fu_340    |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_340    |  p1  |   2  |  32  |   64   |
|     grp_fu_348    |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_352    |  p0  |   2  |  64  |   128  ||    3    |
|     grp_fu_356    |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_363    |  p0  |   5  |  32  |   160  ||    4    |
|     grp_fu_363    |  p1  |   4  |  32  |   128  ||    3    |
|     grp_fu_377    |  p0  |   3  |  64  |   192  ||    3    |
|     grp_fu_377    |  p1  |   3  |  64  |   192  |
|      reg_384      |  p0  |   2  |  32  |   64   ||    3    |
|      reg_391      |  p0  |   2  |  32  |   64   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1920  ||  15.609 ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   19   |    -   |  1661  |  4355  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   66   |    -   |
|  Register |    -   |    -   |    -   |  1222  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |   19   |   15   |  2883  |  4421  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
