// Mem file initialization records.
//
// SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
// Vivado v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Thursday January 14, 2021 - 01:41:27 pm, from:
//
//     Map file     - c:\Users\franc\dev_board_test\dev_board_test.gen\sources_1\bd\design_1\design_1.bmm
//     Data file(s) - c:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'uut_fpga_process_design_1_i_microblaze_0.uut_fpga_process_design_1_i_axi_bram_ctrl_0_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
