
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={33,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={33,rS,rT,offset}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= IMMEXT.Out=>B_EX.In                                    Premise(F11)
	S14= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F12)
	S15= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack            Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= FU.Bub_IF=>CU_IF.Bub                                   Premise(F27)
	S30= FU.Halt_IF=>CU_IF.Halt                                 Premise(F28)
	S31= ICache.Hit=>CU_IF.ICacheHit                            Premise(F29)
	S32= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F30)
	S33= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F31)
	S34= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F32)
	S35= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F33)
	S36= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F34)
	S37= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F35)
	S38= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F41)
	S44= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F42)
	S45= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F43)
	S46= ALUOut_MEM.Out=>DCache.IEA                             Premise(F44)
	S47= DMem.MEM8WordOut=>DCache.WData                         Premise(F45)
	S48= DCache.Out=>DCacheReg.In                               Premise(F46)
	S49= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F47)
	S50= DCache.RLineEA=>DMMU.IEAR                              Premise(F48)
	S51= CP0.ASID=>DMMU.PID                                     Premise(F49)
	S52= DMMU.PID=pid                                           Path(S4,S51)
	S53= CP0.ASID=>DMMU.PID                                     Premise(F50)
	S54= DMMU.AddrR=>DMem.MEM8WordWAddr                         Premise(F51)
	S55= DCache.RLineData=>DMem.MEM8WordWData                   Premise(F52)
	S56= DAddrReg_DMMU2.Out=>DMem.RAddr                         Premise(F53)
	S57= DCache.Out=>DR_DMMU1.In                                Premise(F54)
	S58= DCacheReg.Out=>DR_DMMU2.In                             Premise(F55)
	S59= DMem.Out=>DR_WB.In                                     Premise(F56)
	S60= DCache.Hit=>FU.DCacheHit                               Premise(F57)
	S61= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F58)
	S62= ICache.Hit=>FU.ICacheHit                               Premise(F59)
	S63= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F60)
	S64= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F61)
	S65= IR_EX.Out=>FU.IR_EX                                    Premise(F62)
	S66= IR_ID.Out=>FU.IR_ID                                    Premise(F63)
	S67= IR_MEM.Out=>FU.IR_MEM                                  Premise(F64)
	S68= IR_WB.Out=>FU.IR_WB                                    Premise(F65)
	S69= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F66)
	S70= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F67)
	S71= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F68)
	S72= GPR.Rdata1=>FU.InID1                                   Premise(F69)
	S73= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F70)
	S74= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F71)
	S75= MemDataSelL.Out=>FU.InWB                               Premise(F72)
	S76= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F73)
	S77= IR_ID.Out25_21=>GPR.RReg1                              Premise(F74)
	S78= MemDataSelL.Out=>GPR.WData                             Premise(F75)
	S79= IR_WB.Out20_16=>GPR.WReg                               Premise(F76)
	S80= IMMU.Addr=>IAddrReg.In                                 Premise(F77)
	S81= PC.Out=>ICache.IEA                                     Premise(F78)
	S82= ICache.IEA=addr                                        Path(S5,S81)
	S83= ICache.Hit=ICacheHit(addr)                             ICache-Search(S82)
	S84= ICache.Out={33,rS,rT,offset}                           ICache-Search(S82,S3)
	S85= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S83,S31)
	S86= FU.ICacheHit=ICacheHit(addr)                           Path(S83,S62)
	S87= ICache.Out=>ICacheReg.In                               Premise(F79)
	S88= ICacheReg.In={33,rS,rT,offset}                         Path(S84,S87)
	S89= IR_ID.Out15_0=>IMMEXT.In                               Premise(F80)
	S90= PC.Out=>IMMU.IEA                                       Premise(F81)
	S91= IMMU.IEA=addr                                          Path(S5,S90)
	S92= CP0.ASID=>IMMU.PID                                     Premise(F82)
	S93= IMMU.PID=pid                                           Path(S4,S92)
	S94= IMMU.Addr={pid,addr}                                   IMMU-Search(S93,S91)
	S95= IAddrReg.In={pid,addr}                                 Path(S94,S80)
	S96= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S93,S91)
	S97= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S96,S32)
	S98= IR_MEM.Out=>IR_DMMU1.In                                Premise(F83)
	S99= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F84)
	S100= IR_ID.Out=>IR_EX.In                                   Premise(F85)
	S101= ICache.Out=>IR_ID.In                                  Premise(F86)
	S102= IR_ID.In={33,rS,rT,offset}                            Path(S84,S101)
	S103= ICache.Out=>IR_IMMU.In                                Premise(F87)
	S104= IR_IMMU.In={33,rS,rT,offset}                          Path(S84,S103)
	S105= IR_EX.Out=>IR_MEM.In                                  Premise(F88)
	S106= IR_DMMU2.Out=>IR_WB.In                                Premise(F89)
	S107= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F90)
	S108= DR_WB.Out=>MemDataSelL.In                             Premise(F91)
	S109= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F92)
	S110= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F93)
	S111= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F94)
	S112= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F95)
	S113= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F96)
	S114= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F97)
	S115= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F98)
	S116= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F99)
	S117= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F100)
	S118= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F101)
	S119= IR_EX.Out31_26=>CU_EX.Op                              Premise(F102)
	S120= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F103)
	S121= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F104)
	S122= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F105)
	S123= IR_ID.Out31_26=>CU_ID.Op                              Premise(F106)
	S124= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F107)
	S125= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F108)
	S126= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F109)
	S127= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F110)
	S128= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F111)
	S129= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F112)
	S130= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F113)
	S131= IR_WB.Out31_26=>CU_WB.Op                              Premise(F114)
	S132= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F115)
	S133= CtrlA_EX=0                                            Premise(F116)
	S134= CtrlB_EX=0                                            Premise(F117)
	S135= CtrlALUOut_MEM=0                                      Premise(F118)
	S136= CtrlALUOut_DMMU1=0                                    Premise(F119)
	S137= CtrlALUOut_DMMU2=0                                    Premise(F120)
	S138= CtrlALUOut_WB=0                                       Premise(F121)
	S139= CtrlA_MEM=0                                           Premise(F122)
	S140= CtrlA_WB=0                                            Premise(F123)
	S141= CtrlB_MEM=0                                           Premise(F124)
	S142= CtrlB_WB=0                                            Premise(F125)
	S143= CtrlDCache=0                                          Premise(F126)
	S144= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S145= DMMU.IEAR=DCacheRLineEA()                             Path(S144,S50)
	S146= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S52,S145)
	S147= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S146,S54)
	S148= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S149= DMem.MEM8WordWData=DCacheRLineData()                  Path(S148,S55)
	S150= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S151= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S150,S15)
	S152= CtrlICache=0                                          Premise(F127)
	S153= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S3,S152)
	S154= CtrlIMMU=0                                            Premise(F128)
	S155= CtrlDMMU=0                                            Premise(F129)
	S156= CtrlDAddrReg_DMMU1=0                                  Premise(F130)
	S157= CtrlDAddrReg_DMMU2=0                                  Premise(F131)
	S158= CtrlDAddrReg_MEM=0                                    Premise(F132)
	S159= CtrlDAddrReg_WB=0                                     Premise(F133)
	S160= CtrlDMem=0                                            Premise(F134)
	S161= CtrlDMem8Word=0                                       Premise(F135)
	S162= CtrlDCacheReg=0                                       Premise(F136)
	S163= CtrlASIDIn=0                                          Premise(F137)
	S164= CtrlCP0=0                                             Premise(F138)
	S165= CP0[ASID]=pid                                         CP0-Hold(S0,S164)
	S166= CtrlEPCIn=0                                           Premise(F139)
	S167= CtrlExCodeIn=0                                        Premise(F140)
	S168= CtrlDR_DMMU1=0                                        Premise(F141)
	S169= CtrlDR_DMMU2=0                                        Premise(F142)
	S170= CtrlDR_WB=0                                           Premise(F143)
	S171= CtrlIR_DMMU1=0                                        Premise(F144)
	S172= CtrlIR_DMMU2=0                                        Premise(F145)
	S173= CtrlIR_EX=0                                           Premise(F146)
	S174= CtrlIR_ID=1                                           Premise(F147)
	S175= [IR_ID]={33,rS,rT,offset}                             IR_ID-Write(S102,S174)
	S176= CtrlIR_IMMU=0                                         Premise(F148)
	S177= CtrlIR_MEM=0                                          Premise(F149)
	S178= CtrlIR_WB=0                                           Premise(F150)
	S179= CtrlGPR=0                                             Premise(F151)
	S180= CtrlIAddrReg=0                                        Premise(F152)
	S181= CtrlPC=0                                              Premise(F153)
	S182= CtrlPCInc=1                                           Premise(F154)
	S183= PC[Out]=addr+4                                        PC-Inc(S1,S181,S182)
	S184= PC[CIA]=addr                                          PC-Inc(S1,S181,S182)
	S185= CtrlIMem=0                                            Premise(F155)
	S186= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S2,S185)
	S187= CtrlICacheReg=0                                       Premise(F156)
	S188= CtrlIRMux=0                                           Premise(F157)
	S189= GPR[rS]=base                                          Premise(F158)

ID	S190= CP0.ASID=pid                                          CP0-Read-ASID(S165)
	S191= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S175)
	S192= IR_ID.Out31_26=33                                     IR-Out(S175)
	S193= IR_ID.Out25_21=rS                                     IR-Out(S175)
	S194= IR_ID.Out20_16=rT                                     IR-Out(S175)
	S195= IR_ID.Out15_0=offset                                  IR-Out(S175)
	S196= PC.Out=addr+4                                         PC-Out(S183)
	S197= PC.CIA=addr                                           PC-Out(S184)
	S198= PC.CIA31_28=addr[31:28]                               PC-Out(S184)
	S199= A_EX.Out=>ALU.A                                       Premise(F313)
	S200= B_EX.Out=>ALU.B                                       Premise(F314)
	S201= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F315)
	S202= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F316)
	S203= ALU.Out=>ALUOut_MEM.In                                Premise(F317)
	S204= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F318)
	S205= FU.OutID1=>A_EX.In                                    Premise(F319)
	S206= IMMEXT.Out=>B_EX.In                                   Premise(F320)
	S207= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F321)
	S208= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F322)
	S209= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F323)
	S210= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F324)
	S211= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F325)
	S212= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F326)
	S213= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F327)
	S214= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F328)
	S215= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F329)
	S216= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F330)
	S217= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F331)
	S218= FU.Bub_ID=>CU_ID.Bub                                  Premise(F332)
	S219= FU.Halt_ID=>CU_ID.Halt                                Premise(F333)
	S220= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F334)
	S221= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F335)
	S222= FU.Bub_IF=>CU_IF.Bub                                  Premise(F336)
	S223= FU.Halt_IF=>CU_IF.Halt                                Premise(F337)
	S224= ICache.Hit=>CU_IF.ICacheHit                           Premise(F338)
	S225= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F339)
	S226= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F340)
	S227= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F341)
	S228= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F342)
	S229= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F343)
	S230= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F344)
	S231= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F345)
	S232= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F346)
	S233= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F347)
	S234= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F348)
	S235= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F349)
	S236= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F350)
	S237= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F351)
	S238= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F352)
	S239= ALUOut_MEM.Out=>DCache.IEA                            Premise(F353)
	S240= DMem.MEM8WordOut=>DCache.WData                        Premise(F354)
	S241= DCache.Out=>DCacheReg.In                              Premise(F355)
	S242= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F356)
	S243= DCache.RLineEA=>DMMU.IEAR                             Premise(F357)
	S244= CP0.ASID=>DMMU.PID                                    Premise(F358)
	S245= DMMU.PID=pid                                          Path(S190,S244)
	S246= CP0.ASID=>DMMU.PID                                    Premise(F359)
	S247= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F360)
	S248= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F361)
	S249= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F362)
	S250= DCache.Out=>DR_DMMU1.In                               Premise(F363)
	S251= DCacheReg.Out=>DR_DMMU2.In                            Premise(F364)
	S252= DMem.Out=>DR_WB.In                                    Premise(F365)
	S253= DCache.Hit=>FU.DCacheHit                              Premise(F366)
	S254= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F367)
	S255= ICache.Hit=>FU.ICacheHit                              Premise(F368)
	S256= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F369)
	S257= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F370)
	S258= IR_EX.Out=>FU.IR_EX                                   Premise(F371)
	S259= IR_ID.Out=>FU.IR_ID                                   Premise(F372)
	S260= FU.IR_ID={33,rS,rT,offset}                            Path(S191,S259)
	S261= IR_MEM.Out=>FU.IR_MEM                                 Premise(F373)
	S262= IR_WB.Out=>FU.IR_WB                                   Premise(F374)
	S263= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F375)
	S264= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F376)
	S265= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F377)
	S266= GPR.Rdata1=>FU.InID1                                  Premise(F378)
	S267= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F379)
	S268= FU.InID1_RReg=rS                                      Path(S193,S267)
	S269= FU.InID2_RReg=5'b00000                                Premise(F380)
	S270= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F381)
	S271= MemDataSelL.Out=>FU.InWB                              Premise(F382)
	S272= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F383)
	S273= IR_ID.Out25_21=>GPR.RReg1                             Premise(F384)
	S274= GPR.RReg1=rS                                          Path(S193,S273)
	S275= GPR.Rdata1=base                                       GPR-Read(S274,S189)
	S276= FU.InID1=base                                         Path(S275,S266)
	S277= FU.OutID1=FU(base)                                    FU-Forward(S276)
	S278= A_EX.In=FU(base)                                      Path(S277,S205)
	S279= MemDataSelL.Out=>GPR.WData                            Premise(F385)
	S280= IR_WB.Out20_16=>GPR.WReg                              Premise(F386)
	S281= IMMU.Addr=>IAddrReg.In                                Premise(F387)
	S282= PC.Out=>ICache.IEA                                    Premise(F388)
	S283= ICache.IEA=addr+4                                     Path(S196,S282)
	S284= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S283)
	S285= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S284,S224)
	S286= FU.ICacheHit=ICacheHit(addr+4)                        Path(S284,S255)
	S287= ICache.Out=>ICacheReg.In                              Premise(F389)
	S288= IR_ID.Out15_0=>IMMEXT.In                              Premise(F390)
	S289= IMMEXT.In=offset                                      Path(S195,S288)
	S290= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S289)
	S291= B_EX.In={16{offset[15]},offset}                       Path(S290,S206)
	S292= PC.Out=>IMMU.IEA                                      Premise(F391)
	S293= IMMU.IEA=addr+4                                       Path(S196,S292)
	S294= CP0.ASID=>IMMU.PID                                    Premise(F392)
	S295= IMMU.PID=pid                                          Path(S190,S294)
	S296= IMMU.Addr={pid,addr+4}                                IMMU-Search(S295,S293)
	S297= IAddrReg.In={pid,addr+4}                              Path(S296,S281)
	S298= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S295,S293)
	S299= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S298,S225)
	S300= IR_MEM.Out=>IR_DMMU1.In                               Premise(F393)
	S301= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F394)
	S302= IR_ID.Out=>IR_EX.In                                   Premise(F395)
	S303= IR_EX.In={33,rS,rT,offset}                            Path(S191,S302)
	S304= ICache.Out=>IR_ID.In                                  Premise(F396)
	S305= ICache.Out=>IR_IMMU.In                                Premise(F397)
	S306= IR_EX.Out=>IR_MEM.In                                  Premise(F398)
	S307= IR_DMMU2.Out=>IR_WB.In                                Premise(F399)
	S308= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F400)
	S309= DR_WB.Out=>MemDataSelL.In                             Premise(F401)
	S310= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F402)
	S311= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F403)
	S312= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F404)
	S313= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F405)
	S314= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F406)
	S315= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F407)
	S316= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F408)
	S317= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F409)
	S318= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F410)
	S319= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F411)
	S320= IR_EX.Out31_26=>CU_EX.Op                              Premise(F412)
	S321= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F413)
	S322= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F414)
	S323= CU_ID.IRFunc1=rT                                      Path(S194,S322)
	S324= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F415)
	S325= CU_ID.IRFunc2=rS                                      Path(S193,S324)
	S326= IR_ID.Out31_26=>CU_ID.Op                              Premise(F416)
	S327= CU_ID.Op=33                                           Path(S192,S326)
	S328= CU_ID.Func=alu_add                                    CU_ID(S327)
	S329= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S327)
	S330= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F417)
	S331= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F418)
	S332= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F419)
	S333= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F420)
	S334= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F421)
	S335= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F422)
	S336= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F423)
	S337= IR_WB.Out31_26=>CU_WB.Op                              Premise(F424)
	S338= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F425)
	S339= CtrlA_EX=1                                            Premise(F426)
	S340= [A_EX]=FU(base)                                       A_EX-Write(S278,S339)
	S341= CtrlB_EX=1                                            Premise(F427)
	S342= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S291,S341)
	S343= CtrlALUOut_MEM=0                                      Premise(F428)
	S344= CtrlALUOut_DMMU1=0                                    Premise(F429)
	S345= CtrlALUOut_DMMU2=0                                    Premise(F430)
	S346= CtrlALUOut_WB=0                                       Premise(F431)
	S347= CtrlA_MEM=0                                           Premise(F432)
	S348= CtrlA_WB=0                                            Premise(F433)
	S349= CtrlB_MEM=0                                           Premise(F434)
	S350= CtrlB_WB=0                                            Premise(F435)
	S351= CtrlDCache=0                                          Premise(F436)
	S352= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S353= DMMU.IEAR=DCacheRLineEA()                             Path(S352,S243)
	S354= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S245,S353)
	S355= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S354,S247)
	S356= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S357= DMem.MEM8WordWData=DCacheRLineData()                  Path(S356,S248)
	S358= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S359= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S358,S208)
	S360= CtrlICache=0                                          Premise(F437)
	S361= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S153,S360)
	S362= CtrlIMMU=0                                            Premise(F438)
	S363= CtrlDMMU=0                                            Premise(F439)
	S364= CtrlDAddrReg_DMMU1=0                                  Premise(F440)
	S365= CtrlDAddrReg_DMMU2=0                                  Premise(F441)
	S366= CtrlDAddrReg_MEM=0                                    Premise(F442)
	S367= CtrlDAddrReg_WB=0                                     Premise(F443)
	S368= CtrlDMem=0                                            Premise(F444)
	S369= CtrlDMem8Word=0                                       Premise(F445)
	S370= CtrlDCacheReg=0                                       Premise(F446)
	S371= CtrlASIDIn=0                                          Premise(F447)
	S372= CtrlCP0=0                                             Premise(F448)
	S373= CP0[ASID]=pid                                         CP0-Hold(S165,S372)
	S374= CtrlEPCIn=0                                           Premise(F449)
	S375= CtrlExCodeIn=0                                        Premise(F450)
	S376= CtrlDR_DMMU1=0                                        Premise(F451)
	S377= CtrlDR_DMMU2=0                                        Premise(F452)
	S378= CtrlDR_WB=0                                           Premise(F453)
	S379= CtrlIR_DMMU1=0                                        Premise(F454)
	S380= CtrlIR_DMMU2=0                                        Premise(F455)
	S381= CtrlIR_EX=1                                           Premise(F456)
	S382= [IR_EX]={33,rS,rT,offset}                             IR_EX-Write(S303,S381)
	S383= CtrlIR_ID=0                                           Premise(F457)
	S384= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S175,S383)
	S385= CtrlIR_IMMU=0                                         Premise(F458)
	S386= CtrlIR_MEM=0                                          Premise(F459)
	S387= CtrlIR_WB=0                                           Premise(F460)
	S388= CtrlGPR=0                                             Premise(F461)
	S389= GPR[rS]=base                                          GPR-Hold(S189,S388)
	S390= CtrlIAddrReg=0                                        Premise(F462)
	S391= CtrlPC=0                                              Premise(F463)
	S392= CtrlPCInc=0                                           Premise(F464)
	S393= PC[CIA]=addr                                          PC-Hold(S184,S392)
	S394= PC[Out]=addr+4                                        PC-Hold(S183,S391,S392)
	S395= CtrlIMem=0                                            Premise(F465)
	S396= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S186,S395)
	S397= CtrlICacheReg=0                                       Premise(F466)
	S398= CtrlIRMux=0                                           Premise(F467)

EX	S399= A_EX.Out=FU(base)                                     A_EX-Out(S340)
	S400= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S340)
	S401= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S340)
	S402= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S342)
	S403= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S342)
	S404= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S342)
	S405= CP0.ASID=pid                                          CP0-Read-ASID(S373)
	S406= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S382)
	S407= IR_EX.Out31_26=33                                     IR_EX-Out(S382)
	S408= IR_EX.Out25_21=rS                                     IR_EX-Out(S382)
	S409= IR_EX.Out20_16=rT                                     IR_EX-Out(S382)
	S410= IR_EX.Out15_0=offset                                  IR_EX-Out(S382)
	S411= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S384)
	S412= IR_ID.Out31_26=33                                     IR-Out(S384)
	S413= IR_ID.Out25_21=rS                                     IR-Out(S384)
	S414= IR_ID.Out20_16=rT                                     IR-Out(S384)
	S415= IR_ID.Out15_0=offset                                  IR-Out(S384)
	S416= PC.CIA=addr                                           PC-Out(S393)
	S417= PC.CIA31_28=addr[31:28]                               PC-Out(S393)
	S418= PC.Out=addr+4                                         PC-Out(S394)
	S419= A_EX.Out=>ALU.A                                       Premise(F468)
	S420= ALU.A=FU(base)                                        Path(S399,S419)
	S421= B_EX.Out=>ALU.B                                       Premise(F469)
	S422= ALU.B={16{offset[15]},offset}                         Path(S402,S421)
	S423= ALU.Func=6'b010010                                    Premise(F470)
	S424= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S420,S422)
	S425= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S420,S422)
	S426= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S420,S422)
	S427= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S420,S422)
	S428= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S420,S422)
	S429= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F471)
	S430= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F472)
	S431= ALU.Out=>ALUOut_MEM.In                                Premise(F473)
	S432= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S424,S431)
	S433= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F474)
	S434= FU.OutID1=>A_EX.In                                    Premise(F475)
	S435= IMMEXT.Out=>B_EX.In                                   Premise(F476)
	S436= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F477)
	S437= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F478)
	S438= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F479)
	S439= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F480)
	S440= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F481)
	S441= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F482)
	S442= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F483)
	S443= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F484)
	S444= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F485)
	S445= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F486)
	S446= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F487)
	S447= FU.Bub_ID=>CU_ID.Bub                                  Premise(F488)
	S448= FU.Halt_ID=>CU_ID.Halt                                Premise(F489)
	S449= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F490)
	S450= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F491)
	S451= FU.Bub_IF=>CU_IF.Bub                                  Premise(F492)
	S452= FU.Halt_IF=>CU_IF.Halt                                Premise(F493)
	S453= ICache.Hit=>CU_IF.ICacheHit                           Premise(F494)
	S454= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F495)
	S455= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F496)
	S456= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F497)
	S457= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F498)
	S458= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F499)
	S459= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F500)
	S460= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F501)
	S461= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F502)
	S462= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F503)
	S463= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F504)
	S464= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F505)
	S465= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F506)
	S466= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F507)
	S467= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F508)
	S468= ALUOut_MEM.Out=>DCache.IEA                            Premise(F509)
	S469= DMem.MEM8WordOut=>DCache.WData                        Premise(F510)
	S470= DCache.Out=>DCacheReg.In                              Premise(F511)
	S471= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F512)
	S472= DCache.RLineEA=>DMMU.IEAR                             Premise(F513)
	S473= CP0.ASID=>DMMU.PID                                    Premise(F514)
	S474= DMMU.PID=pid                                          Path(S405,S473)
	S475= CP0.ASID=>DMMU.PID                                    Premise(F515)
	S476= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F516)
	S477= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F517)
	S478= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F518)
	S479= DCache.Out=>DR_DMMU1.In                               Premise(F519)
	S480= DCacheReg.Out=>DR_DMMU2.In                            Premise(F520)
	S481= DMem.Out=>DR_WB.In                                    Premise(F521)
	S482= DCache.Hit=>FU.DCacheHit                              Premise(F522)
	S483= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F523)
	S484= ICache.Hit=>FU.ICacheHit                              Premise(F524)
	S485= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F525)
	S486= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F526)
	S487= IR_EX.Out=>FU.IR_EX                                   Premise(F527)
	S488= FU.IR_EX={33,rS,rT,offset}                            Path(S406,S487)
	S489= IR_ID.Out=>FU.IR_ID                                   Premise(F528)
	S490= FU.IR_ID={33,rS,rT,offset}                            Path(S411,S489)
	S491= IR_MEM.Out=>FU.IR_MEM                                 Premise(F529)
	S492= IR_WB.Out=>FU.IR_WB                                   Premise(F530)
	S493= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F531)
	S494= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F532)
	S495= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F533)
	S496= FU.InEX_WReg=rT                                       Path(S409,S495)
	S497= GPR.Rdata1=>FU.InID1                                  Premise(F534)
	S498= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F535)
	S499= FU.InID1_RReg=rS                                      Path(S413,S498)
	S500= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F536)
	S501= MemDataSelL.Out=>FU.InWB                              Premise(F537)
	S502= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F538)
	S503= IR_ID.Out25_21=>GPR.RReg1                             Premise(F539)
	S504= GPR.RReg1=rS                                          Path(S413,S503)
	S505= GPR.Rdata1=base                                       GPR-Read(S504,S389)
	S506= FU.InID1=base                                         Path(S505,S497)
	S507= FU.OutID1=FU(base)                                    FU-Forward(S506)
	S508= A_EX.In=FU(base)                                      Path(S507,S434)
	S509= MemDataSelL.Out=>GPR.WData                            Premise(F540)
	S510= IR_WB.Out20_16=>GPR.WReg                              Premise(F541)
	S511= IMMU.Addr=>IAddrReg.In                                Premise(F542)
	S512= PC.Out=>ICache.IEA                                    Premise(F543)
	S513= ICache.IEA=addr+4                                     Path(S418,S512)
	S514= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S513)
	S515= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S514,S453)
	S516= FU.ICacheHit=ICacheHit(addr+4)                        Path(S514,S484)
	S517= ICache.Out=>ICacheReg.In                              Premise(F544)
	S518= IR_ID.Out15_0=>IMMEXT.In                              Premise(F545)
	S519= IMMEXT.In=offset                                      Path(S415,S518)
	S520= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S519)
	S521= B_EX.In={16{offset[15]},offset}                       Path(S520,S435)
	S522= PC.Out=>IMMU.IEA                                      Premise(F546)
	S523= IMMU.IEA=addr+4                                       Path(S418,S522)
	S524= CP0.ASID=>IMMU.PID                                    Premise(F547)
	S525= IMMU.PID=pid                                          Path(S405,S524)
	S526= IMMU.Addr={pid,addr+4}                                IMMU-Search(S525,S523)
	S527= IAddrReg.In={pid,addr+4}                              Path(S526,S511)
	S528= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S525,S523)
	S529= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S528,S454)
	S530= IR_MEM.Out=>IR_DMMU1.In                               Premise(F548)
	S531= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F549)
	S532= IR_ID.Out=>IR_EX.In                                   Premise(F550)
	S533= IR_EX.In={33,rS,rT,offset}                            Path(S411,S532)
	S534= ICache.Out=>IR_ID.In                                  Premise(F551)
	S535= ICache.Out=>IR_IMMU.In                                Premise(F552)
	S536= IR_EX.Out=>IR_MEM.In                                  Premise(F553)
	S537= IR_MEM.In={33,rS,rT,offset}                           Path(S406,S536)
	S538= IR_DMMU2.Out=>IR_WB.In                                Premise(F554)
	S539= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F555)
	S540= DR_WB.Out=>MemDataSelL.In                             Premise(F556)
	S541= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F557)
	S542= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F558)
	S543= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F559)
	S544= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F560)
	S545= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F561)
	S546= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F562)
	S547= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F563)
	S548= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F564)
	S549= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F565)
	S550= CU_EX.IRFunc1=rT                                      Path(S409,S549)
	S551= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F566)
	S552= CU_EX.IRFunc2=rS                                      Path(S408,S551)
	S553= IR_EX.Out31_26=>CU_EX.Op                              Premise(F567)
	S554= CU_EX.Op=33                                           Path(S407,S553)
	S555= CU_EX.Func=alu_add                                    CU_EX(S554)
	S556= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S554)
	S557= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F568)
	S558= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F569)
	S559= CU_ID.IRFunc1=rT                                      Path(S414,S558)
	S560= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F570)
	S561= CU_ID.IRFunc2=rS                                      Path(S413,S560)
	S562= IR_ID.Out31_26=>CU_ID.Op                              Premise(F571)
	S563= CU_ID.Op=33                                           Path(S412,S562)
	S564= CU_ID.Func=alu_add                                    CU_ID(S563)
	S565= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S563)
	S566= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F572)
	S567= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F573)
	S568= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F574)
	S569= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F575)
	S570= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F576)
	S571= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F577)
	S572= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F578)
	S573= IR_WB.Out31_26=>CU_WB.Op                              Premise(F579)
	S574= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F580)
	S575= CtrlA_EX=0                                            Premise(F581)
	S576= [A_EX]=FU(base)                                       A_EX-Hold(S340,S575)
	S577= CtrlB_EX=0                                            Premise(F582)
	S578= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S342,S577)
	S579= CtrlALUOut_MEM=1                                      Premise(F583)
	S580= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S432,S579)
	S581= CtrlALUOut_DMMU1=0                                    Premise(F584)
	S582= CtrlALUOut_DMMU2=0                                    Premise(F585)
	S583= CtrlALUOut_WB=0                                       Premise(F586)
	S584= CtrlA_MEM=0                                           Premise(F587)
	S585= CtrlA_WB=0                                            Premise(F588)
	S586= CtrlB_MEM=0                                           Premise(F589)
	S587= CtrlB_WB=0                                            Premise(F590)
	S588= CtrlDCache=0                                          Premise(F591)
	S589= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S590= DMMU.IEAR=DCacheRLineEA()                             Path(S589,S472)
	S591= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S474,S590)
	S592= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S591,S476)
	S593= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S594= DMem.MEM8WordWData=DCacheRLineData()                  Path(S593,S477)
	S595= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S596= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S595,S437)
	S597= CtrlICache=0                                          Premise(F592)
	S598= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S361,S597)
	S599= CtrlIMMU=0                                            Premise(F593)
	S600= CtrlDMMU=0                                            Premise(F594)
	S601= CtrlDAddrReg_DMMU1=0                                  Premise(F595)
	S602= CtrlDAddrReg_DMMU2=0                                  Premise(F596)
	S603= CtrlDAddrReg_MEM=0                                    Premise(F597)
	S604= CtrlDAddrReg_WB=0                                     Premise(F598)
	S605= CtrlDMem=0                                            Premise(F599)
	S606= CtrlDMem8Word=0                                       Premise(F600)
	S607= CtrlDCacheReg=0                                       Premise(F601)
	S608= CtrlASIDIn=0                                          Premise(F602)
	S609= CtrlCP0=0                                             Premise(F603)
	S610= CP0[ASID]=pid                                         CP0-Hold(S373,S609)
	S611= CtrlEPCIn=0                                           Premise(F604)
	S612= CtrlExCodeIn=0                                        Premise(F605)
	S613= CtrlDR_DMMU1=0                                        Premise(F606)
	S614= CtrlDR_DMMU2=0                                        Premise(F607)
	S615= CtrlDR_WB=0                                           Premise(F608)
	S616= CtrlIR_DMMU1=0                                        Premise(F609)
	S617= CtrlIR_DMMU2=0                                        Premise(F610)
	S618= CtrlIR_EX=0                                           Premise(F611)
	S619= [IR_EX]={33,rS,rT,offset}                             IR_EX-Hold(S382,S618)
	S620= CtrlIR_ID=0                                           Premise(F612)
	S621= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S384,S620)
	S622= CtrlIR_IMMU=0                                         Premise(F613)
	S623= CtrlIR_MEM=1                                          Premise(F614)
	S624= [IR_MEM]={33,rS,rT,offset}                            IR_MEM-Write(S537,S623)
	S625= CtrlIR_WB=0                                           Premise(F615)
	S626= CtrlGPR=0                                             Premise(F616)
	S627= GPR[rS]=base                                          GPR-Hold(S389,S626)
	S628= CtrlIAddrReg=0                                        Premise(F617)
	S629= CtrlPC=0                                              Premise(F618)
	S630= CtrlPCInc=0                                           Premise(F619)
	S631= PC[CIA]=addr                                          PC-Hold(S393,S630)
	S632= PC[Out]=addr+4                                        PC-Hold(S394,S629,S630)
	S633= CtrlIMem=0                                            Premise(F620)
	S634= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S396,S633)
	S635= CtrlICacheReg=0                                       Premise(F621)
	S636= CtrlIRMux=0                                           Premise(F622)
	S637= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F623)
	S638= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F624)

MEM	S639= A_EX.Out=FU(base)                                     A_EX-Out(S576)
	S640= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S576)
	S641= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S576)
	S642= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S578)
	S643= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S578)
	S644= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S578)
	S645= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S580)
	S646= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S580)
	S647= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S580)
	S648= CP0.ASID=pid                                          CP0-Read-ASID(S610)
	S649= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S619)
	S650= IR_EX.Out31_26=33                                     IR_EX-Out(S619)
	S651= IR_EX.Out25_21=rS                                     IR_EX-Out(S619)
	S652= IR_EX.Out20_16=rT                                     IR_EX-Out(S619)
	S653= IR_EX.Out15_0=offset                                  IR_EX-Out(S619)
	S654= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S621)
	S655= IR_ID.Out31_26=33                                     IR-Out(S621)
	S656= IR_ID.Out25_21=rS                                     IR-Out(S621)
	S657= IR_ID.Out20_16=rT                                     IR-Out(S621)
	S658= IR_ID.Out15_0=offset                                  IR-Out(S621)
	S659= IR_MEM.Out={33,rS,rT,offset}                          IR_MEM-Out(S624)
	S660= IR_MEM.Out31_26=33                                    IR_MEM-Out(S624)
	S661= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S624)
	S662= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S624)
	S663= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S624)
	S664= PC.CIA=addr                                           PC-Out(S631)
	S665= PC.CIA31_28=addr[31:28]                               PC-Out(S631)
	S666= PC.Out=addr+4                                         PC-Out(S632)
	S667= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S668= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S669= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S670= A_EX.Out=>ALU.A                                       Premise(F625)
	S671= ALU.A=FU(base)                                        Path(S639,S670)
	S672= B_EX.Out=>ALU.B                                       Premise(F626)
	S673= ALU.B={16{offset[15]},offset}                         Path(S642,S672)
	S674= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F627)
	S675= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S645,S674)
	S676= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F628)
	S677= ALU.Out=>ALUOut_MEM.In                                Premise(F629)
	S678= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F630)
	S679= FU.OutID1=>A_EX.In                                    Premise(F631)
	S680= IMMEXT.Out=>B_EX.In                                   Premise(F632)
	S681= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F633)
	S682= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F634)
	S683= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S669,S682)
	S684= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F635)
	S685= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F636)
	S686= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F637)
	S687= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F638)
	S688= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F639)
	S689= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F640)
	S690= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F641)
	S691= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F642)
	S692= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F643)
	S693= FU.Bub_ID=>CU_ID.Bub                                  Premise(F644)
	S694= FU.Halt_ID=>CU_ID.Halt                                Premise(F645)
	S695= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F646)
	S696= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F647)
	S697= FU.Bub_IF=>CU_IF.Bub                                  Premise(F648)
	S698= FU.Halt_IF=>CU_IF.Halt                                Premise(F649)
	S699= ICache.Hit=>CU_IF.ICacheHit                           Premise(F650)
	S700= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F651)
	S701= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F652)
	S702= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F653)
	S703= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F654)
	S704= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F655)
	S705= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F656)
	S706= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F657)
	S707= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F658)
	S708= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F659)
	S709= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F660)
	S710= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F661)
	S711= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F662)
	S712= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F663)
	S713= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F664)
	S714= ALUOut_MEM.Out=>DCache.IEA                            Premise(F665)
	S715= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S645,S714)
	S716= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S715)
	S717= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S716,S703)
	S718= DMem.MEM8WordOut=>DCache.WData                        Premise(F666)
	S719= DCache.Out=>DCacheReg.In                              Premise(F667)
	S720= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F668)
	S721= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S645,S720)
	S722= DCache.RLineEA=>DMMU.IEAR                             Premise(F669)
	S723= DMMU.IEAR=DCacheRLineEA()                             Path(S667,S722)
	S724= CP0.ASID=>DMMU.PID                                    Premise(F670)
	S725= DMMU.PID=pid                                          Path(S648,S724)
	S726= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S725,S721)
	S727= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S725,S723)
	S728= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S726,S711)
	S729= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S725,S721)
	S730= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S729,S704)
	S731= CP0.ASID=>DMMU.PID                                    Premise(F671)
	S732= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F672)
	S733= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S727,S732)
	S734= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F673)
	S735= DMem.MEM8WordWData=DCacheRLineData()                  Path(S668,S734)
	S736= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F674)
	S737= DCache.Out=>DR_DMMU1.In                               Premise(F675)
	S738= DCacheReg.Out=>DR_DMMU2.In                            Premise(F676)
	S739= DMem.Out=>DR_WB.In                                    Premise(F677)
	S740= DCache.Hit=>FU.DCacheHit                              Premise(F678)
	S741= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S716,S740)
	S742= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F679)
	S743= ICache.Hit=>FU.ICacheHit                              Premise(F680)
	S744= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F681)
	S745= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F682)
	S746= IR_EX.Out=>FU.IR_EX                                   Premise(F683)
	S747= FU.IR_EX={33,rS,rT,offset}                            Path(S649,S746)
	S748= IR_ID.Out=>FU.IR_ID                                   Premise(F684)
	S749= FU.IR_ID={33,rS,rT,offset}                            Path(S654,S748)
	S750= IR_MEM.Out=>FU.IR_MEM                                 Premise(F685)
	S751= FU.IR_MEM={33,rS,rT,offset}                           Path(S659,S750)
	S752= IR_WB.Out=>FU.IR_WB                                   Premise(F686)
	S753= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F687)
	S754= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F688)
	S755= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F689)
	S756= FU.InEX_WReg=rT                                       Path(S652,S755)
	S757= GPR.Rdata1=>FU.InID1                                  Premise(F690)
	S758= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F691)
	S759= FU.InID1_RReg=rS                                      Path(S656,S758)
	S760= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F692)
	S761= FU.InMEM_WReg=rT                                      Path(S662,S760)
	S762= MemDataSelL.Out=>FU.InWB                              Premise(F693)
	S763= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F694)
	S764= IR_ID.Out25_21=>GPR.RReg1                             Premise(F695)
	S765= GPR.RReg1=rS                                          Path(S656,S764)
	S766= GPR.Rdata1=base                                       GPR-Read(S765,S627)
	S767= FU.InID1=base                                         Path(S766,S757)
	S768= FU.OutID1=FU(base)                                    FU-Forward(S767)
	S769= A_EX.In=FU(base)                                      Path(S768,S679)
	S770= MemDataSelL.Out=>GPR.WData                            Premise(F696)
	S771= IR_WB.Out20_16=>GPR.WReg                              Premise(F697)
	S772= IMMU.Addr=>IAddrReg.In                                Premise(F698)
	S773= PC.Out=>ICache.IEA                                    Premise(F699)
	S774= ICache.IEA=addr+4                                     Path(S666,S773)
	S775= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S774)
	S776= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S775,S699)
	S777= FU.ICacheHit=ICacheHit(addr+4)                        Path(S775,S743)
	S778= ICache.Out=>ICacheReg.In                              Premise(F700)
	S779= IR_ID.Out15_0=>IMMEXT.In                              Premise(F701)
	S780= IMMEXT.In=offset                                      Path(S658,S779)
	S781= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S780)
	S782= B_EX.In={16{offset[15]},offset}                       Path(S781,S680)
	S783= PC.Out=>IMMU.IEA                                      Premise(F702)
	S784= IMMU.IEA=addr+4                                       Path(S666,S783)
	S785= CP0.ASID=>IMMU.PID                                    Premise(F703)
	S786= IMMU.PID=pid                                          Path(S648,S785)
	S787= IMMU.Addr={pid,addr+4}                                IMMU-Search(S786,S784)
	S788= IAddrReg.In={pid,addr+4}                              Path(S787,S772)
	S789= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S786,S784)
	S790= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S789,S700)
	S791= IR_MEM.Out=>IR_DMMU1.In                               Premise(F704)
	S792= IR_DMMU1.In={33,rS,rT,offset}                         Path(S659,S791)
	S793= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F705)
	S794= IR_ID.Out=>IR_EX.In                                   Premise(F706)
	S795= IR_EX.In={33,rS,rT,offset}                            Path(S654,S794)
	S796= ICache.Out=>IR_ID.In                                  Premise(F707)
	S797= ICache.Out=>IR_IMMU.In                                Premise(F708)
	S798= IR_EX.Out=>IR_MEM.In                                  Premise(F709)
	S799= IR_MEM.In={33,rS,rT,offset}                           Path(S649,S798)
	S800= IR_DMMU2.Out=>IR_WB.In                                Premise(F710)
	S801= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F711)
	S802= DR_WB.Out=>MemDataSelL.In                             Premise(F712)
	S803= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F713)
	S804= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F714)
	S805= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F715)
	S806= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F716)
	S807= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F717)
	S808= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F718)
	S809= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F719)
	S810= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F720)
	S811= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F721)
	S812= CU_EX.IRFunc1=rT                                      Path(S652,S811)
	S813= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F722)
	S814= CU_EX.IRFunc2=rS                                      Path(S651,S813)
	S815= IR_EX.Out31_26=>CU_EX.Op                              Premise(F723)
	S816= CU_EX.Op=33                                           Path(S650,S815)
	S817= CU_EX.Func=alu_add                                    CU_EX(S816)
	S818= CU_EX.MemDataSelFunc=mds_lwz                          CU_EX(S816)
	S819= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F724)
	S820= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F725)
	S821= CU_ID.IRFunc1=rT                                      Path(S657,S820)
	S822= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F726)
	S823= CU_ID.IRFunc2=rS                                      Path(S656,S822)
	S824= IR_ID.Out31_26=>CU_ID.Op                              Premise(F727)
	S825= CU_ID.Op=33                                           Path(S655,S824)
	S826= CU_ID.Func=alu_add                                    CU_ID(S825)
	S827= CU_ID.MemDataSelFunc=mds_lwz                          CU_ID(S825)
	S828= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F728)
	S829= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F729)
	S830= CU_MEM.IRFunc1=rT                                     Path(S662,S829)
	S831= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F730)
	S832= CU_MEM.IRFunc2=rS                                     Path(S661,S831)
	S833= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F731)
	S834= CU_MEM.Op=33                                          Path(S660,S833)
	S835= CU_MEM.Func=alu_add                                   CU_MEM(S834)
	S836= CU_MEM.MemDataSelFunc=mds_lwz                         CU_MEM(S834)
	S837= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F732)
	S838= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F733)
	S839= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F734)
	S840= IR_WB.Out31_26=>CU_WB.Op                              Premise(F735)
	S841= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F736)
	S842= CtrlA_EX=0                                            Premise(F737)
	S843= [A_EX]=FU(base)                                       A_EX-Hold(S576,S842)
	S844= CtrlB_EX=0                                            Premise(F738)
	S845= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S578,S844)
	S846= CtrlALUOut_MEM=0                                      Premise(F739)
	S847= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S580,S846)
	S848= CtrlALUOut_DMMU1=1                                    Premise(F740)
	S849= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S675,S848)
	S850= CtrlALUOut_DMMU2=0                                    Premise(F741)
	S851= CtrlALUOut_WB=0                                       Premise(F742)
	S852= CtrlA_MEM=0                                           Premise(F743)
	S853= CtrlA_WB=0                                            Premise(F744)
	S854= CtrlB_MEM=0                                           Premise(F745)
	S855= CtrlB_WB=0                                            Premise(F746)
	S856= CtrlDCache=0                                          Premise(F747)
	S857= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S638,S856)
	S858= CtrlICache=0                                          Premise(F748)
	S859= ICache[addr]={33,rS,rT,offset}                        ICache-Hold(S598,S858)
	S860= CtrlIMMU=0                                            Premise(F749)
	S861= CtrlDMMU=0                                            Premise(F750)
	S862= CtrlDAddrReg_DMMU1=1                                  Premise(F751)
	S863= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S728,S862)
	S864= CtrlDAddrReg_DMMU2=0                                  Premise(F752)
	S865= CtrlDAddrReg_MEM=0                                    Premise(F753)
	S866= CtrlDAddrReg_WB=0                                     Premise(F754)
	S867= CtrlDMem=0                                            Premise(F755)
	S868= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S637,S867)
	S869= CtrlDMem8Word=0                                       Premise(F756)
	S870= CtrlDCacheReg=1                                       Premise(F757)
	S871= CtrlASIDIn=0                                          Premise(F758)
	S872= CtrlCP0=0                                             Premise(F759)
	S873= CP0[ASID]=pid                                         CP0-Hold(S610,S872)
	S874= CtrlEPCIn=0                                           Premise(F760)
	S875= CtrlExCodeIn=0                                        Premise(F761)
	S876= CtrlDR_DMMU1=1                                        Premise(F762)
	S877= CtrlDR_DMMU2=0                                        Premise(F763)
	S878= CtrlDR_WB=0                                           Premise(F764)
	S879= CtrlIR_DMMU1=1                                        Premise(F765)
	S880= [IR_DMMU1]={33,rS,rT,offset}                          IR_DMMU1-Write(S792,S879)
	S881= CtrlIR_DMMU2=0                                        Premise(F766)
	S882= CtrlIR_EX=0                                           Premise(F767)
	S883= [IR_EX]={33,rS,rT,offset}                             IR_EX-Hold(S619,S882)
	S884= CtrlIR_ID=0                                           Premise(F768)
	S885= [IR_ID]={33,rS,rT,offset}                             IR_ID-Hold(S621,S884)
	S886= CtrlIR_IMMU=0                                         Premise(F769)
	S887= CtrlIR_MEM=0                                          Premise(F770)
	S888= [IR_MEM]={33,rS,rT,offset}                            IR_MEM-Hold(S624,S887)
	S889= CtrlIR_WB=0                                           Premise(F771)
	S890= CtrlGPR=0                                             Premise(F772)
	S891= GPR[rS]=base                                          GPR-Hold(S627,S890)
	S892= CtrlIAddrReg=0                                        Premise(F773)
	S893= CtrlPC=0                                              Premise(F774)
	S894= CtrlPCInc=0                                           Premise(F775)
	S895= PC[CIA]=addr                                          PC-Hold(S631,S894)
	S896= PC[Out]=addr+4                                        PC-Hold(S632,S893,S894)
	S897= CtrlIMem=0                                            Premise(F776)
	S898= IMem[{pid,addr}]={33,rS,rT,offset}                    IMem-Hold(S634,S897)
	S899= CtrlICacheReg=0                                       Premise(F777)
	S900= CtrlIRMux=0                                           Premise(F778)

DMMU1	S901= A_EX.Out=FU(base)                                     A_EX-Out(S843)
	S902= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S843)
	S903= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S843)
	S904= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S845)
	S905= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S845)
	S906= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S845)
	S907= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S847)
	S908= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S847)
	S909= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S847)
	S910= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S849)
	S911= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S849)
	S912= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S849)
	S913= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S914= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S915= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S916= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S863)
	S917= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S863)
	S918= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S863)
	S919= CP0.ASID=pid                                          CP0-Read-ASID(S873)
	S920= IR_DMMU1.Out={33,rS,rT,offset}                        IR_DMMU1-Out(S880)
	S921= IR_DMMU1.Out31_26=33                                  IR_DMMU1-Out(S880)
	S922= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S880)
	S923= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S880)
	S924= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S880)
	S925= IR_EX.Out={33,rS,rT,offset}                           IR_EX-Out(S883)
	S926= IR_EX.Out31_26=33                                     IR_EX-Out(S883)
	S927= IR_EX.Out25_21=rS                                     IR_EX-Out(S883)
	S928= IR_EX.Out20_16=rT                                     IR_EX-Out(S883)
	S929= IR_EX.Out15_0=offset                                  IR_EX-Out(S883)
	S930= IR_ID.Out={33,rS,rT,offset}                           IR-Out(S885)
	S931= IR_ID.Out31_26=33                                     IR-Out(S885)
	S932= IR_ID.Out25_21=rS                                     IR-Out(S885)
	S933= IR_ID.Out20_16=rT                                     IR-Out(S885)
	S934= IR_ID.Out15_0=offset                                  IR-Out(S885)
	S935= IR_MEM.Out={33,rS,rT,offset}                          IR_MEM-Out(S888)
	S936= IR_MEM.Out31_26=33                                    IR_MEM-Out(S888)
	S937= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S888)
	S938= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S888)
	S939= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S888)
	S940= PC.CIA=addr                                           PC-Out(S895)
	S941= PC.CIA31_28=addr[31:28]                               PC-Out(S895)
	S942= PC.Out=addr+4                                         PC-Out(S896)
	S943= A_EX.Out=>ALU.A                                       Premise(F779)
	S944= ALU.A=FU(base)                                        Path(S901,S943)
	S945= B_EX.Out=>ALU.B                                       Premise(F780)
	S946= ALU.B={16{offset[15]},offset}                         Path(S904,S945)
	S947= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F781)
	S948= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S907,S947)
	S949= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F782)
	S950= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S910,S949)
	S951= ALU.Out=>ALUOut_MEM.In                                Premise(F783)
	S952= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F784)
	S953= FU.OutID1=>A_EX.In                                    Premise(F785)
	S954= IMMEXT.Out=>B_EX.In                                   Premise(F786)
	S955= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F787)
	S956= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F788)
	S957= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S915,S956)
	S958= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F789)
	S959= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F790)
	S960= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F791)
	S961= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F792)
	S962= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F793)
	S963= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F794)
	S964= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F795)
	S965= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F796)
	S966= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F797)
	S967= FU.Bub_ID=>CU_ID.Bub                                  Premise(F798)
	S968= FU.Halt_ID=>CU_ID.Halt                                Premise(F799)
	S969= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F800)
	S970= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F801)
	S971= FU.Bub_IF=>CU_IF.Bub                                  Premise(F802)
	S972= FU.Halt_IF=>CU_IF.Halt                                Premise(F803)
	S973= ICache.Hit=>CU_IF.ICacheHit                           Premise(F804)
	S974= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F805)
	S975= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F806)
	S976= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F807)
	S977= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F808)
	S978= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F809)
	S979= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F810)
	S980= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F811)
	S981= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F812)
	S982= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F813)
	S983= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F814)
	S984= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F815)
	S985= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F816)
	S986= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F817)
	S987= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S916,S986)
	S988= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F818)
	S989= ALUOut_MEM.Out=>DCache.IEA                            Premise(F819)
	S990= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S907,S989)
	S991= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S990)
	S992= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S991,S977)
	S993= DMem.MEM8WordOut=>DCache.WData                        Premise(F820)
	S994= DCache.Out=>DCacheReg.In                              Premise(F821)
	S995= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F822)
	S996= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S907,S995)
	S997= DCache.RLineEA=>DMMU.IEAR                             Premise(F823)
	S998= DMMU.IEAR=DCacheRLineEA()                             Path(S913,S997)
	S999= CP0.ASID=>DMMU.PID                                    Premise(F824)
	S1000= DMMU.PID=pid                                         Path(S919,S999)
	S1001= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1000,S996)
	S1002= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1000,S998)
	S1003= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1001,S985)
	S1004= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1000,S996)
	S1005= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1004,S978)
	S1006= CP0.ASID=>DMMU.PID                                   Premise(F825)
	S1007= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F826)
	S1008= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1002,S1007)
	S1009= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F827)
	S1010= DMem.MEM8WordWData=DCacheRLineData()                 Path(S914,S1009)
	S1011= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F828)
	S1012= DCache.Out=>DR_DMMU1.In                              Premise(F829)
	S1013= DCacheReg.Out=>DR_DMMU2.In                           Premise(F830)
	S1014= DMem.Out=>DR_WB.In                                   Premise(F831)
	S1015= DCache.Hit=>FU.DCacheHit                             Premise(F832)
	S1016= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S991,S1015)
	S1017= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F833)
	S1018= ICache.Hit=>FU.ICacheHit                             Premise(F834)
	S1019= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F835)
	S1020= FU.IR_DMMU1={33,rS,rT,offset}                        Path(S920,S1019)
	S1021= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F836)
	S1022= IR_EX.Out=>FU.IR_EX                                  Premise(F837)
	S1023= FU.IR_EX={33,rS,rT,offset}                           Path(S925,S1022)
	S1024= IR_ID.Out=>FU.IR_ID                                  Premise(F838)
	S1025= FU.IR_ID={33,rS,rT,offset}                           Path(S930,S1024)
	S1026= IR_MEM.Out=>FU.IR_MEM                                Premise(F839)
	S1027= FU.IR_MEM={33,rS,rT,offset}                          Path(S935,S1026)
	S1028= IR_WB.Out=>FU.IR_WB                                  Premise(F840)
	S1029= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F841)
	S1030= FU.InDMMU1_WReg=rT                                   Path(S923,S1029)
	S1031= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F842)
	S1032= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F843)
	S1033= FU.InEX_WReg=rT                                      Path(S928,S1032)
	S1034= GPR.Rdata1=>FU.InID1                                 Premise(F844)
	S1035= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F845)
	S1036= FU.InID1_RReg=rS                                     Path(S932,S1035)
	S1037= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F846)
	S1038= FU.InMEM_WReg=rT                                     Path(S938,S1037)
	S1039= MemDataSelL.Out=>FU.InWB                             Premise(F847)
	S1040= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F848)
	S1041= IR_ID.Out25_21=>GPR.RReg1                            Premise(F849)
	S1042= GPR.RReg1=rS                                         Path(S932,S1041)
	S1043= GPR.Rdata1=base                                      GPR-Read(S1042,S891)
	S1044= FU.InID1=base                                        Path(S1043,S1034)
	S1045= FU.OutID1=FU(base)                                   FU-Forward(S1044)
	S1046= A_EX.In=FU(base)                                     Path(S1045,S953)
	S1047= MemDataSelL.Out=>GPR.WData                           Premise(F850)
	S1048= IR_WB.Out20_16=>GPR.WReg                             Premise(F851)
	S1049= IMMU.Addr=>IAddrReg.In                               Premise(F852)
	S1050= PC.Out=>ICache.IEA                                   Premise(F853)
	S1051= ICache.IEA=addr+4                                    Path(S942,S1050)
	S1052= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1051)
	S1053= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1052,S973)
	S1054= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1052,S1018)
	S1055= ICache.Out=>ICacheReg.In                             Premise(F854)
	S1056= IR_ID.Out15_0=>IMMEXT.In                             Premise(F855)
	S1057= IMMEXT.In=offset                                     Path(S934,S1056)
	S1058= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1057)
	S1059= B_EX.In={16{offset[15]},offset}                      Path(S1058,S954)
	S1060= PC.Out=>IMMU.IEA                                     Premise(F856)
	S1061= IMMU.IEA=addr+4                                      Path(S942,S1060)
	S1062= CP0.ASID=>IMMU.PID                                   Premise(F857)
	S1063= IMMU.PID=pid                                         Path(S919,S1062)
	S1064= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1063,S1061)
	S1065= IAddrReg.In={pid,addr+4}                             Path(S1064,S1049)
	S1066= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1063,S1061)
	S1067= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1066,S974)
	S1068= IR_MEM.Out=>IR_DMMU1.In                              Premise(F858)
	S1069= IR_DMMU1.In={33,rS,rT,offset}                        Path(S935,S1068)
	S1070= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F859)
	S1071= IR_DMMU2.In={33,rS,rT,offset}                        Path(S920,S1070)
	S1072= IR_ID.Out=>IR_EX.In                                  Premise(F860)
	S1073= IR_EX.In={33,rS,rT,offset}                           Path(S930,S1072)
	S1074= ICache.Out=>IR_ID.In                                 Premise(F861)
	S1075= ICache.Out=>IR_IMMU.In                               Premise(F862)
	S1076= IR_EX.Out=>IR_MEM.In                                 Premise(F863)
	S1077= IR_MEM.In={33,rS,rT,offset}                          Path(S925,S1076)
	S1078= IR_DMMU2.Out=>IR_WB.In                               Premise(F864)
	S1079= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F865)
	S1080= DR_WB.Out=>MemDataSelL.In                            Premise(F866)
	S1081= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F867)
	S1082= CU_DMMU1.IRFunc1=rT                                  Path(S923,S1081)
	S1083= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F868)
	S1084= CU_DMMU1.IRFunc2=rS                                  Path(S922,S1083)
	S1085= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F869)
	S1086= CU_DMMU1.Op=33                                       Path(S921,S1085)
	S1087= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1086)
	S1088= CU_DMMU1.MemDataSelFunc=mds_lwz                      CU_DMMU1(S1086)
	S1089= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F870)
	S1090= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F871)
	S1091= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F872)
	S1092= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F873)
	S1093= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F874)
	S1094= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F875)
	S1095= CU_EX.IRFunc1=rT                                     Path(S928,S1094)
	S1096= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F876)
	S1097= CU_EX.IRFunc2=rS                                     Path(S927,S1096)
	S1098= IR_EX.Out31_26=>CU_EX.Op                             Premise(F877)
	S1099= CU_EX.Op=33                                          Path(S926,S1098)
	S1100= CU_EX.Func=alu_add                                   CU_EX(S1099)
	S1101= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S1099)
	S1102= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F878)
	S1103= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F879)
	S1104= CU_ID.IRFunc1=rT                                     Path(S933,S1103)
	S1105= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F880)
	S1106= CU_ID.IRFunc2=rS                                     Path(S932,S1105)
	S1107= IR_ID.Out31_26=>CU_ID.Op                             Premise(F881)
	S1108= CU_ID.Op=33                                          Path(S931,S1107)
	S1109= CU_ID.Func=alu_add                                   CU_ID(S1108)
	S1110= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S1108)
	S1111= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F882)
	S1112= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F883)
	S1113= CU_MEM.IRFunc1=rT                                    Path(S938,S1112)
	S1114= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F884)
	S1115= CU_MEM.IRFunc2=rS                                    Path(S937,S1114)
	S1116= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F885)
	S1117= CU_MEM.Op=33                                         Path(S936,S1116)
	S1118= CU_MEM.Func=alu_add                                  CU_MEM(S1117)
	S1119= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1117)
	S1120= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F886)
	S1121= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F887)
	S1122= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F888)
	S1123= IR_WB.Out31_26=>CU_WB.Op                             Premise(F889)
	S1124= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F890)
	S1125= CtrlA_EX=0                                           Premise(F891)
	S1126= [A_EX]=FU(base)                                      A_EX-Hold(S843,S1125)
	S1127= CtrlB_EX=0                                           Premise(F892)
	S1128= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S845,S1127)
	S1129= CtrlALUOut_MEM=0                                     Premise(F893)
	S1130= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S847,S1129)
	S1131= CtrlALUOut_DMMU1=0                                   Premise(F894)
	S1132= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S849,S1131)
	S1133= CtrlALUOut_DMMU2=1                                   Premise(F895)
	S1134= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S950,S1133)
	S1135= CtrlALUOut_WB=0                                      Premise(F896)
	S1136= CtrlA_MEM=0                                          Premise(F897)
	S1137= CtrlA_WB=0                                           Premise(F898)
	S1138= CtrlB_MEM=0                                          Premise(F899)
	S1139= CtrlB_WB=0                                           Premise(F900)
	S1140= CtrlDCache=0                                         Premise(F901)
	S1141= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S857,S1140)
	S1142= CtrlICache=0                                         Premise(F902)
	S1143= ICache[addr]={33,rS,rT,offset}                       ICache-Hold(S859,S1142)
	S1144= CtrlIMMU=0                                           Premise(F903)
	S1145= CtrlDMMU=0                                           Premise(F904)
	S1146= CtrlDAddrReg_DMMU1=0                                 Premise(F905)
	S1147= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S863,S1146)
	S1148= CtrlDAddrReg_DMMU2=1                                 Premise(F906)
	S1149= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S987,S1148)
	S1150= CtrlDAddrReg_MEM=0                                   Premise(F907)
	S1151= CtrlDAddrReg_WB=0                                    Premise(F908)
	S1152= CtrlDMem=0                                           Premise(F909)
	S1153= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S868,S1152)
	S1154= CtrlDMem8Word=1                                      Premise(F910)
	S1155= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Write8Word(S1008,S1010,S1154)
	S1156= CtrlDCacheReg=0                                      Premise(F911)
	S1157= CtrlASIDIn=0                                         Premise(F912)
	S1158= CtrlCP0=0                                            Premise(F913)
	S1159= CP0[ASID]=pid                                        CP0-Hold(S873,S1158)
	S1160= CtrlEPCIn=0                                          Premise(F914)
	S1161= CtrlExCodeIn=0                                       Premise(F915)
	S1162= CtrlDR_DMMU1=0                                       Premise(F916)
	S1163= CtrlDR_DMMU2=1                                       Premise(F917)
	S1164= CtrlDR_WB=0                                          Premise(F918)
	S1165= CtrlIR_DMMU1=0                                       Premise(F919)
	S1166= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S880,S1165)
	S1167= CtrlIR_DMMU2=1                                       Premise(F920)
	S1168= [IR_DMMU2]={33,rS,rT,offset}                         IR_DMMU2-Write(S1071,S1167)
	S1169= CtrlIR_EX=0                                          Premise(F921)
	S1170= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S883,S1169)
	S1171= CtrlIR_ID=0                                          Premise(F922)
	S1172= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S885,S1171)
	S1173= CtrlIR_IMMU=0                                        Premise(F923)
	S1174= CtrlIR_MEM=0                                         Premise(F924)
	S1175= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S888,S1174)
	S1176= CtrlIR_WB=0                                          Premise(F925)
	S1177= CtrlGPR=0                                            Premise(F926)
	S1178= GPR[rS]=base                                         GPR-Hold(S891,S1177)
	S1179= CtrlIAddrReg=0                                       Premise(F927)
	S1180= CtrlPC=0                                             Premise(F928)
	S1181= CtrlPCInc=0                                          Premise(F929)
	S1182= PC[CIA]=addr                                         PC-Hold(S895,S1181)
	S1183= PC[Out]=addr+4                                       PC-Hold(S896,S1180,S1181)
	S1184= CtrlIMem=0                                           Premise(F930)
	S1185= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S898,S1184)
	S1186= CtrlICacheReg=0                                      Premise(F931)
	S1187= CtrlIRMux=0                                          Premise(F932)

DMMU2	S1188= A_EX.Out=FU(base)                                    A_EX-Out(S1126)
	S1189= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1126)
	S1190= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1126)
	S1191= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1128)
	S1192= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1128)
	S1193= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1128)
	S1194= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1130)
	S1195= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1130)
	S1196= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1130)
	S1197= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1132)
	S1198= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1132)
	S1199= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1132)
	S1200= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1134)
	S1201= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1134)
	S1202= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1134)
	S1203= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1204= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1205= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1206= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1147)
	S1207= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1147)
	S1208= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1147)
	S1209= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1149)
	S1210= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1149)
	S1211= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1149)
	S1212= CP0.ASID=pid                                         CP0-Read-ASID(S1159)
	S1213= IR_DMMU1.Out={33,rS,rT,offset}                       IR_DMMU1-Out(S1166)
	S1214= IR_DMMU1.Out31_26=33                                 IR_DMMU1-Out(S1166)
	S1215= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1166)
	S1216= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1166)
	S1217= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1166)
	S1218= IR_DMMU2.Out={33,rS,rT,offset}                       IR_DMMU2-Out(S1168)
	S1219= IR_DMMU2.Out31_26=33                                 IR_DMMU2-Out(S1168)
	S1220= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1168)
	S1221= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1168)
	S1222= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1168)
	S1223= IR_EX.Out={33,rS,rT,offset}                          IR_EX-Out(S1170)
	S1224= IR_EX.Out31_26=33                                    IR_EX-Out(S1170)
	S1225= IR_EX.Out25_21=rS                                    IR_EX-Out(S1170)
	S1226= IR_EX.Out20_16=rT                                    IR_EX-Out(S1170)
	S1227= IR_EX.Out15_0=offset                                 IR_EX-Out(S1170)
	S1228= IR_ID.Out={33,rS,rT,offset}                          IR-Out(S1172)
	S1229= IR_ID.Out31_26=33                                    IR-Out(S1172)
	S1230= IR_ID.Out25_21=rS                                    IR-Out(S1172)
	S1231= IR_ID.Out20_16=rT                                    IR-Out(S1172)
	S1232= IR_ID.Out15_0=offset                                 IR-Out(S1172)
	S1233= IR_MEM.Out={33,rS,rT,offset}                         IR_MEM-Out(S1175)
	S1234= IR_MEM.Out31_26=33                                   IR_MEM-Out(S1175)
	S1235= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1175)
	S1236= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1175)
	S1237= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1175)
	S1238= PC.CIA=addr                                          PC-Out(S1182)
	S1239= PC.CIA31_28=addr[31:28]                              PC-Out(S1182)
	S1240= PC.Out=addr+4                                        PC-Out(S1183)
	S1241= A_EX.Out=>ALU.A                                      Premise(F933)
	S1242= ALU.A=FU(base)                                       Path(S1188,S1241)
	S1243= B_EX.Out=>ALU.B                                      Premise(F934)
	S1244= ALU.B={16{offset[15]},offset}                        Path(S1191,S1243)
	S1245= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F935)
	S1246= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1194,S1245)
	S1247= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F936)
	S1248= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1197,S1247)
	S1249= ALU.Out=>ALUOut_MEM.In                               Premise(F937)
	S1250= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F938)
	S1251= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1200,S1250)
	S1252= FU.OutID1=>A_EX.In                                   Premise(F939)
	S1253= IMMEXT.Out=>B_EX.In                                  Premise(F940)
	S1254= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F941)
	S1255= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F942)
	S1256= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1205,S1255)
	S1257= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F943)
	S1258= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F944)
	S1259= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F945)
	S1260= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F946)
	S1261= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F947)
	S1262= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F948)
	S1263= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F949)
	S1264= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F950)
	S1265= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F951)
	S1266= FU.Bub_ID=>CU_ID.Bub                                 Premise(F952)
	S1267= FU.Halt_ID=>CU_ID.Halt                               Premise(F953)
	S1268= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F954)
	S1269= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F955)
	S1270= FU.Bub_IF=>CU_IF.Bub                                 Premise(F956)
	S1271= FU.Halt_IF=>CU_IF.Halt                               Premise(F957)
	S1272= ICache.Hit=>CU_IF.ICacheHit                          Premise(F958)
	S1273= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F959)
	S1274= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F960)
	S1275= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F961)
	S1276= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F962)
	S1277= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F963)
	S1278= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F964)
	S1279= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F965)
	S1280= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F966)
	S1281= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F967)
	S1282= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F968)
	S1283= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F969)
	S1284= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F970)
	S1285= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F971)
	S1286= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1206,S1285)
	S1287= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F972)
	S1288= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1200,S1287)
	S1289= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1288)
	S1290= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1289,S1276)
	S1291= ALUOut_MEM.Out=>DCache.IEA                           Premise(F973)
	S1292= DMem.MEM8WordOut=>DCache.WData                       Premise(F974)
	S1293= DCache.Out=>DCacheReg.In                             Premise(F975)
	S1294= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F976)
	S1295= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1194,S1294)
	S1296= DCache.RLineEA=>DMMU.IEAR                            Premise(F977)
	S1297= DMMU.IEAR=DCacheRLineEA()                            Path(S1203,S1296)
	S1298= CP0.ASID=>DMMU.PID                                   Premise(F978)
	S1299= DMMU.PID=pid                                         Path(S1212,S1298)
	S1300= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1299,S1295)
	S1301= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1299,S1297)
	S1302= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1300,S1284)
	S1303= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1299,S1295)
	S1304= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1303,S1277)
	S1305= CP0.ASID=>DMMU.PID                                   Premise(F979)
	S1306= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F980)
	S1307= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1301,S1306)
	S1308= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F981)
	S1309= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1204,S1308)
	S1310= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F982)
	S1311= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1209,S1310)
	S1312= DCache.Out=>DR_DMMU1.In                              Premise(F983)
	S1313= DCacheReg.Out=>DR_DMMU2.In                           Premise(F984)
	S1314= DMem.Out=>DR_WB.In                                   Premise(F985)
	S1315= DCache.Hit=>FU.DCacheHit                             Premise(F986)
	S1316= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1289,S1315)
	S1317= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F987)
	S1318= ICache.Hit=>FU.ICacheHit                             Premise(F988)
	S1319= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F989)
	S1320= FU.IR_DMMU1={33,rS,rT,offset}                        Path(S1213,S1319)
	S1321= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F990)
	S1322= FU.IR_DMMU2={33,rS,rT,offset}                        Path(S1218,S1321)
	S1323= IR_EX.Out=>FU.IR_EX                                  Premise(F991)
	S1324= FU.IR_EX={33,rS,rT,offset}                           Path(S1223,S1323)
	S1325= IR_ID.Out=>FU.IR_ID                                  Premise(F992)
	S1326= FU.IR_ID={33,rS,rT,offset}                           Path(S1228,S1325)
	S1327= IR_MEM.Out=>FU.IR_MEM                                Premise(F993)
	S1328= FU.IR_MEM={33,rS,rT,offset}                          Path(S1233,S1327)
	S1329= IR_WB.Out=>FU.IR_WB                                  Premise(F994)
	S1330= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F995)
	S1331= FU.InDMMU1_WReg=rT                                   Path(S1216,S1330)
	S1332= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F996)
	S1333= FU.InDMMU2_WReg=rT                                   Path(S1221,S1332)
	S1334= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F997)
	S1335= FU.InEX_WReg=rT                                      Path(S1226,S1334)
	S1336= GPR.Rdata1=>FU.InID1                                 Premise(F998)
	S1337= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F999)
	S1338= FU.InID1_RReg=rS                                     Path(S1230,S1337)
	S1339= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1000)
	S1340= FU.InMEM_WReg=rT                                     Path(S1236,S1339)
	S1341= MemDataSelL.Out=>FU.InWB                             Premise(F1001)
	S1342= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1002)
	S1343= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1003)
	S1344= GPR.RReg1=rS                                         Path(S1230,S1343)
	S1345= GPR.Rdata1=base                                      GPR-Read(S1344,S1178)
	S1346= FU.InID1=base                                        Path(S1345,S1336)
	S1347= FU.OutID1=FU(base)                                   FU-Forward(S1346)
	S1348= A_EX.In=FU(base)                                     Path(S1347,S1252)
	S1349= MemDataSelL.Out=>GPR.WData                           Premise(F1004)
	S1350= IR_WB.Out20_16=>GPR.WReg                             Premise(F1005)
	S1351= IMMU.Addr=>IAddrReg.In                               Premise(F1006)
	S1352= PC.Out=>ICache.IEA                                   Premise(F1007)
	S1353= ICache.IEA=addr+4                                    Path(S1240,S1352)
	S1354= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1353)
	S1355= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1354,S1272)
	S1356= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1354,S1318)
	S1357= ICache.Out=>ICacheReg.In                             Premise(F1008)
	S1358= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1009)
	S1359= IMMEXT.In=offset                                     Path(S1232,S1358)
	S1360= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1359)
	S1361= B_EX.In={16{offset[15]},offset}                      Path(S1360,S1253)
	S1362= PC.Out=>IMMU.IEA                                     Premise(F1010)
	S1363= IMMU.IEA=addr+4                                      Path(S1240,S1362)
	S1364= CP0.ASID=>IMMU.PID                                   Premise(F1011)
	S1365= IMMU.PID=pid                                         Path(S1212,S1364)
	S1366= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1365,S1363)
	S1367= IAddrReg.In={pid,addr+4}                             Path(S1366,S1351)
	S1368= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1365,S1363)
	S1369= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1368,S1273)
	S1370= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1012)
	S1371= IR_DMMU1.In={33,rS,rT,offset}                        Path(S1233,S1370)
	S1372= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1013)
	S1373= IR_DMMU2.In={33,rS,rT,offset}                        Path(S1213,S1372)
	S1374= IR_ID.Out=>IR_EX.In                                  Premise(F1014)
	S1375= IR_EX.In={33,rS,rT,offset}                           Path(S1228,S1374)
	S1376= ICache.Out=>IR_ID.In                                 Premise(F1015)
	S1377= ICache.Out=>IR_IMMU.In                               Premise(F1016)
	S1378= IR_EX.Out=>IR_MEM.In                                 Premise(F1017)
	S1379= IR_MEM.In={33,rS,rT,offset}                          Path(S1223,S1378)
	S1380= IR_DMMU2.Out=>IR_WB.In                               Premise(F1018)
	S1381= IR_WB.In={33,rS,rT,offset}                           Path(S1218,S1380)
	S1382= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1019)
	S1383= DR_WB.Out=>MemDataSelL.In                            Premise(F1020)
	S1384= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1021)
	S1385= CU_DMMU1.IRFunc1=rT                                  Path(S1216,S1384)
	S1386= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1022)
	S1387= CU_DMMU1.IRFunc2=rS                                  Path(S1215,S1386)
	S1388= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1023)
	S1389= CU_DMMU1.Op=33                                       Path(S1214,S1388)
	S1390= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1389)
	S1391= CU_DMMU1.MemDataSelFunc=mds_lwz                      CU_DMMU1(S1389)
	S1392= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1024)
	S1393= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1025)
	S1394= CU_DMMU2.IRFunc1=rT                                  Path(S1221,S1393)
	S1395= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1026)
	S1396= CU_DMMU2.IRFunc2=rS                                  Path(S1220,S1395)
	S1397= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1027)
	S1398= CU_DMMU2.Op=33                                       Path(S1219,S1397)
	S1399= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1398)
	S1400= CU_DMMU2.MemDataSelFunc=mds_lwz                      CU_DMMU2(S1398)
	S1401= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1028)
	S1402= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1029)
	S1403= CU_EX.IRFunc1=rT                                     Path(S1226,S1402)
	S1404= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1030)
	S1405= CU_EX.IRFunc2=rS                                     Path(S1225,S1404)
	S1406= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1031)
	S1407= CU_EX.Op=33                                          Path(S1224,S1406)
	S1408= CU_EX.Func=alu_add                                   CU_EX(S1407)
	S1409= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S1407)
	S1410= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1032)
	S1411= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1033)
	S1412= CU_ID.IRFunc1=rT                                     Path(S1231,S1411)
	S1413= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1034)
	S1414= CU_ID.IRFunc2=rS                                     Path(S1230,S1413)
	S1415= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1035)
	S1416= CU_ID.Op=33                                          Path(S1229,S1415)
	S1417= CU_ID.Func=alu_add                                   CU_ID(S1416)
	S1418= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S1416)
	S1419= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1036)
	S1420= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1037)
	S1421= CU_MEM.IRFunc1=rT                                    Path(S1236,S1420)
	S1422= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1038)
	S1423= CU_MEM.IRFunc2=rS                                    Path(S1235,S1422)
	S1424= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1039)
	S1425= CU_MEM.Op=33                                         Path(S1234,S1424)
	S1426= CU_MEM.Func=alu_add                                  CU_MEM(S1425)
	S1427= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1425)
	S1428= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1040)
	S1429= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1041)
	S1430= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1042)
	S1431= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1043)
	S1432= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1044)
	S1433= CtrlA_EX=0                                           Premise(F1045)
	S1434= [A_EX]=FU(base)                                      A_EX-Hold(S1126,S1433)
	S1435= CtrlB_EX=0                                           Premise(F1046)
	S1436= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1128,S1435)
	S1437= CtrlALUOut_MEM=0                                     Premise(F1047)
	S1438= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1130,S1437)
	S1439= CtrlALUOut_DMMU1=0                                   Premise(F1048)
	S1440= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1132,S1439)
	S1441= CtrlALUOut_DMMU2=0                                   Premise(F1049)
	S1442= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1134,S1441)
	S1443= CtrlALUOut_WB=1                                      Premise(F1050)
	S1444= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Write(S1251,S1443)
	S1445= CtrlA_MEM=0                                          Premise(F1051)
	S1446= CtrlA_WB=0                                           Premise(F1052)
	S1447= CtrlB_MEM=0                                          Premise(F1053)
	S1448= CtrlB_WB=0                                           Premise(F1054)
	S1449= CtrlDCache=1                                         Premise(F1055)
	S1450= CtrlICache=0                                         Premise(F1056)
	S1451= ICache[addr]={33,rS,rT,offset}                       ICache-Hold(S1143,S1450)
	S1452= CtrlIMMU=0                                           Premise(F1057)
	S1453= CtrlDMMU=0                                           Premise(F1058)
	S1454= CtrlDAddrReg_DMMU1=0                                 Premise(F1059)
	S1455= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1147,S1454)
	S1456= CtrlDAddrReg_DMMU2=0                                 Premise(F1060)
	S1457= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1149,S1456)
	S1458= CtrlDAddrReg_MEM=0                                   Premise(F1061)
	S1459= CtrlDAddrReg_WB=0                                    Premise(F1062)
	S1460= CtrlDMem=0                                           Premise(F1063)
	S1461= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1153,S1460)
	S1462= CtrlDMem8Word=0                                      Premise(F1064)
	S1463= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1155,S1462)
	S1464= DMem.Out=a                                           DMem-Read(S1311,S1153,S1460,S1462)
	S1465= DR_WB.In=a                                           Path(S1464,S1314)
	S1466= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1311,S1153,S1460,S1462)
	S1467= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S1466,S1292)
	S1468= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S1288,S1467,S1449)
	S1469= CtrlDCacheReg=0                                      Premise(F1065)
	S1470= CtrlASIDIn=0                                         Premise(F1066)
	S1471= CtrlCP0=0                                            Premise(F1067)
	S1472= CP0[ASID]=pid                                        CP0-Hold(S1159,S1471)
	S1473= CtrlEPCIn=0                                          Premise(F1068)
	S1474= CtrlExCodeIn=0                                       Premise(F1069)
	S1475= CtrlDR_DMMU1=0                                       Premise(F1070)
	S1476= CtrlDR_DMMU2=0                                       Premise(F1071)
	S1477= CtrlDR_WB=1                                          Premise(F1072)
	S1478= [DR_WB]=a                                            DR_WB-Write(S1465,S1477)
	S1479= CtrlIR_DMMU1=0                                       Premise(F1073)
	S1480= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S1166,S1479)
	S1481= CtrlIR_DMMU2=0                                       Premise(F1074)
	S1482= [IR_DMMU2]={33,rS,rT,offset}                         IR_DMMU2-Hold(S1168,S1481)
	S1483= CtrlIR_EX=0                                          Premise(F1075)
	S1484= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S1170,S1483)
	S1485= CtrlIR_ID=0                                          Premise(F1076)
	S1486= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S1172,S1485)
	S1487= CtrlIR_IMMU=0                                        Premise(F1077)
	S1488= CtrlIR_MEM=0                                         Premise(F1078)
	S1489= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S1175,S1488)
	S1490= CtrlIR_WB=1                                          Premise(F1079)
	S1491= [IR_WB]={33,rS,rT,offset}                            IR_WB-Write(S1381,S1490)
	S1492= CtrlGPR=0                                            Premise(F1080)
	S1493= GPR[rS]=base                                         GPR-Hold(S1178,S1492)
	S1494= CtrlIAddrReg=0                                       Premise(F1081)
	S1495= CtrlPC=0                                             Premise(F1082)
	S1496= CtrlPCInc=0                                          Premise(F1083)
	S1497= PC[CIA]=addr                                         PC-Hold(S1182,S1496)
	S1498= PC[Out]=addr+4                                       PC-Hold(S1183,S1495,S1496)
	S1499= CtrlIMem=0                                           Premise(F1084)
	S1500= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S1185,S1499)
	S1501= CtrlICacheReg=0                                      Premise(F1085)
	S1502= CtrlIRMux=0                                          Premise(F1086)

WB	S1503= A_EX.Out=FU(base)                                    A_EX-Out(S1434)
	S1504= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1434)
	S1505= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1434)
	S1506= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1436)
	S1507= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1436)
	S1508= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1436)
	S1509= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1438)
	S1510= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1438)
	S1511= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1438)
	S1512= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1440)
	S1513= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1440)
	S1514= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1440)
	S1515= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1442)
	S1516= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1442)
	S1517= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1442)
	S1518= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1444)
	S1519= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1444)
	S1520= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1444)
	S1521= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1455)
	S1522= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1455)
	S1523= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1455)
	S1524= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1457)
	S1525= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1457)
	S1526= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1457)
	S1527= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1528= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1529= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1530= CP0.ASID=pid                                         CP0-Read-ASID(S1472)
	S1531= DR_WB.Out=a                                          DR_WB-Out(S1478)
	S1532= DR_WB.Out1_0={a}[1:0]                                DR_WB-Out(S1478)
	S1533= DR_WB.Out4_0={a}[4:0]                                DR_WB-Out(S1478)
	S1534= IR_DMMU1.Out={33,rS,rT,offset}                       IR_DMMU1-Out(S1480)
	S1535= IR_DMMU1.Out31_26=33                                 IR_DMMU1-Out(S1480)
	S1536= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1480)
	S1537= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1480)
	S1538= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1480)
	S1539= IR_DMMU2.Out={33,rS,rT,offset}                       IR_DMMU2-Out(S1482)
	S1540= IR_DMMU2.Out31_26=33                                 IR_DMMU2-Out(S1482)
	S1541= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1482)
	S1542= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1482)
	S1543= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1482)
	S1544= IR_EX.Out={33,rS,rT,offset}                          IR_EX-Out(S1484)
	S1545= IR_EX.Out31_26=33                                    IR_EX-Out(S1484)
	S1546= IR_EX.Out25_21=rS                                    IR_EX-Out(S1484)
	S1547= IR_EX.Out20_16=rT                                    IR_EX-Out(S1484)
	S1548= IR_EX.Out15_0=offset                                 IR_EX-Out(S1484)
	S1549= IR_ID.Out={33,rS,rT,offset}                          IR-Out(S1486)
	S1550= IR_ID.Out31_26=33                                    IR-Out(S1486)
	S1551= IR_ID.Out25_21=rS                                    IR-Out(S1486)
	S1552= IR_ID.Out20_16=rT                                    IR-Out(S1486)
	S1553= IR_ID.Out15_0=offset                                 IR-Out(S1486)
	S1554= IR_MEM.Out={33,rS,rT,offset}                         IR_MEM-Out(S1489)
	S1555= IR_MEM.Out31_26=33                                   IR_MEM-Out(S1489)
	S1556= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1489)
	S1557= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1489)
	S1558= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1489)
	S1559= IR_WB.Out={33,rS,rT,offset}                          IR-Out(S1491)
	S1560= IR_WB.Out31_26=33                                    IR-Out(S1491)
	S1561= IR_WB.Out25_21=rS                                    IR-Out(S1491)
	S1562= IR_WB.Out20_16=rT                                    IR-Out(S1491)
	S1563= IR_WB.Out15_0=offset                                 IR-Out(S1491)
	S1564= PC.CIA=addr                                          PC-Out(S1497)
	S1565= PC.CIA31_28=addr[31:28]                              PC-Out(S1497)
	S1566= PC.Out=addr+4                                        PC-Out(S1498)
	S1567= A_EX.Out=>ALU.A                                      Premise(F1087)
	S1568= ALU.A=FU(base)                                       Path(S1503,S1567)
	S1569= B_EX.Out=>ALU.B                                      Premise(F1088)
	S1570= ALU.B={16{offset[15]},offset}                        Path(S1506,S1569)
	S1571= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1089)
	S1572= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1509,S1571)
	S1573= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1090)
	S1574= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1512,S1573)
	S1575= ALU.Out=>ALUOut_MEM.In                               Premise(F1091)
	S1576= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1092)
	S1577= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1515,S1576)
	S1578= FU.OutID1=>A_EX.In                                   Premise(F1093)
	S1579= IMMEXT.Out=>B_EX.In                                  Premise(F1094)
	S1580= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1095)
	S1581= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F1096)
	S1582= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1529,S1581)
	S1583= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1097)
	S1584= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1098)
	S1585= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1099)
	S1586= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1100)
	S1587= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1101)
	S1588= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1102)
	S1589= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1103)
	S1590= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1104)
	S1591= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1105)
	S1592= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1106)
	S1593= FU.Halt_ID=>CU_ID.Halt                               Premise(F1107)
	S1594= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1108)
	S1595= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1109)
	S1596= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1110)
	S1597= FU.Halt_IF=>CU_IF.Halt                               Premise(F1111)
	S1598= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1112)
	S1599= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1113)
	S1600= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1114)
	S1601= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1115)
	S1602= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1116)
	S1603= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1117)
	S1604= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1118)
	S1605= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1119)
	S1606= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1120)
	S1607= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1121)
	S1608= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1122)
	S1609= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1123)
	S1610= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1124)
	S1611= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1125)
	S1612= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1521,S1611)
	S1613= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1126)
	S1614= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1515,S1613)
	S1615= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1614)
	S1616= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1615,S1602)
	S1617= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1127)
	S1618= DMem.MEM8WordOut=>DCache.WData                       Premise(F1128)
	S1619= DCache.Out=>DCacheReg.In                             Premise(F1129)
	S1620= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1130)
	S1621= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1509,S1620)
	S1622= DCache.RLineEA=>DMMU.IEAR                            Premise(F1131)
	S1623= DMMU.IEAR=DCacheRLineEA()                            Path(S1527,S1622)
	S1624= CP0.ASID=>DMMU.PID                                   Premise(F1132)
	S1625= DMMU.PID=pid                                         Path(S1530,S1624)
	S1626= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1625,S1621)
	S1627= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1625,S1623)
	S1628= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1626,S1610)
	S1629= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1625,S1621)
	S1630= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1629,S1603)
	S1631= CP0.ASID=>DMMU.PID                                   Premise(F1133)
	S1632= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F1134)
	S1633= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1627,S1632)
	S1634= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F1135)
	S1635= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1528,S1634)
	S1636= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F1136)
	S1637= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1524,S1636)
	S1638= DCache.Out=>DR_DMMU1.In                              Premise(F1137)
	S1639= DCacheReg.Out=>DR_DMMU2.In                           Premise(F1138)
	S1640= DMem.Out=>DR_WB.In                                   Premise(F1139)
	S1641= DCache.Hit=>FU.DCacheHit                             Premise(F1140)
	S1642= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1615,S1641)
	S1643= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1141)
	S1644= ICache.Hit=>FU.ICacheHit                             Premise(F1142)
	S1645= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1143)
	S1646= FU.IR_DMMU1={33,rS,rT,offset}                        Path(S1534,S1645)
	S1647= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1144)
	S1648= FU.IR_DMMU2={33,rS,rT,offset}                        Path(S1539,S1647)
	S1649= IR_EX.Out=>FU.IR_EX                                  Premise(F1145)
	S1650= FU.IR_EX={33,rS,rT,offset}                           Path(S1544,S1649)
	S1651= IR_ID.Out=>FU.IR_ID                                  Premise(F1146)
	S1652= FU.IR_ID={33,rS,rT,offset}                           Path(S1549,S1651)
	S1653= IR_MEM.Out=>FU.IR_MEM                                Premise(F1147)
	S1654= FU.IR_MEM={33,rS,rT,offset}                          Path(S1554,S1653)
	S1655= IR_WB.Out=>FU.IR_WB                                  Premise(F1148)
	S1656= FU.IR_WB={33,rS,rT,offset}                           Path(S1559,S1655)
	S1657= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1149)
	S1658= FU.InDMMU1_WReg=rT                                   Path(S1537,S1657)
	S1659= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1150)
	S1660= FU.InDMMU2_WReg=rT                                   Path(S1542,S1659)
	S1661= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1151)
	S1662= FU.InEX_WReg=rT                                      Path(S1547,S1661)
	S1663= GPR.Rdata1=>FU.InID1                                 Premise(F1152)
	S1664= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1153)
	S1665= FU.InID1_RReg=rS                                     Path(S1551,S1664)
	S1666= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1154)
	S1667= FU.InMEM_WReg=rT                                     Path(S1557,S1666)
	S1668= MemDataSelL.Out=>FU.InWB                             Premise(F1155)
	S1669= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1156)
	S1670= FU.InWB_WReg=rT                                      Path(S1562,S1669)
	S1671= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1157)
	S1672= GPR.RReg1=rS                                         Path(S1551,S1671)
	S1673= GPR.Rdata1=base                                      GPR-Read(S1672,S1493)
	S1674= FU.InID1=base                                        Path(S1673,S1663)
	S1675= FU.OutID1=FU(base)                                   FU-Forward(S1674)
	S1676= A_EX.In=FU(base)                                     Path(S1675,S1578)
	S1677= MemDataSelL.Out=>GPR.WData                           Premise(F1158)
	S1678= IR_WB.Out20_16=>GPR.WReg                             Premise(F1159)
	S1679= GPR.WReg=rT                                          Path(S1562,S1678)
	S1680= IMMU.Addr=>IAddrReg.In                               Premise(F1160)
	S1681= PC.Out=>ICache.IEA                                   Premise(F1161)
	S1682= ICache.IEA=addr+4                                    Path(S1566,S1681)
	S1683= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1682)
	S1684= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1683,S1598)
	S1685= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1683,S1644)
	S1686= ICache.Out=>ICacheReg.In                             Premise(F1162)
	S1687= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1163)
	S1688= IMMEXT.In=offset                                     Path(S1553,S1687)
	S1689= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1688)
	S1690= B_EX.In={16{offset[15]},offset}                      Path(S1689,S1579)
	S1691= PC.Out=>IMMU.IEA                                     Premise(F1164)
	S1692= IMMU.IEA=addr+4                                      Path(S1566,S1691)
	S1693= CP0.ASID=>IMMU.PID                                   Premise(F1165)
	S1694= IMMU.PID=pid                                         Path(S1530,S1693)
	S1695= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1694,S1692)
	S1696= IAddrReg.In={pid,addr+4}                             Path(S1695,S1680)
	S1697= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1694,S1692)
	S1698= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1697,S1599)
	S1699= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1166)
	S1700= IR_DMMU1.In={33,rS,rT,offset}                        Path(S1554,S1699)
	S1701= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1167)
	S1702= IR_DMMU2.In={33,rS,rT,offset}                        Path(S1534,S1701)
	S1703= IR_ID.Out=>IR_EX.In                                  Premise(F1168)
	S1704= IR_EX.In={33,rS,rT,offset}                           Path(S1549,S1703)
	S1705= ICache.Out=>IR_ID.In                                 Premise(F1169)
	S1706= ICache.Out=>IR_IMMU.In                               Premise(F1170)
	S1707= IR_EX.Out=>IR_MEM.In                                 Premise(F1171)
	S1708= IR_MEM.In={33,rS,rT,offset}                          Path(S1544,S1707)
	S1709= IR_DMMU2.Out=>IR_WB.In                               Premise(F1172)
	S1710= IR_WB.In={33,rS,rT,offset}                           Path(S1539,S1709)
	S1711= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1173)
	S1712= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S1519,S1711)
	S1713= MemDataSelL.Func=6'b001010                           Premise(F1174)
	S1714= DR_WB.Out=>MemDataSelL.In                            Premise(F1175)
	S1715= MemDataSelL.In=a                                     Path(S1531,S1714)
	S1716= MemDataSelL.Out={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S1715,S1712)
	S1717= FU.InWB={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S1716,S1668)
	S1718= GPR.WData={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S1716,S1677)
	S1719= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1176)
	S1720= CU_DMMU1.IRFunc1=rT                                  Path(S1537,S1719)
	S1721= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1177)
	S1722= CU_DMMU1.IRFunc2=rS                                  Path(S1536,S1721)
	S1723= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1178)
	S1724= CU_DMMU1.Op=33                                       Path(S1535,S1723)
	S1725= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1724)
	S1726= CU_DMMU1.MemDataSelFunc=mds_lwz                      CU_DMMU1(S1724)
	S1727= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1179)
	S1728= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1180)
	S1729= CU_DMMU2.IRFunc1=rT                                  Path(S1542,S1728)
	S1730= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1181)
	S1731= CU_DMMU2.IRFunc2=rS                                  Path(S1541,S1730)
	S1732= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1182)
	S1733= CU_DMMU2.Op=33                                       Path(S1540,S1732)
	S1734= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1733)
	S1735= CU_DMMU2.MemDataSelFunc=mds_lwz                      CU_DMMU2(S1733)
	S1736= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1183)
	S1737= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1184)
	S1738= CU_EX.IRFunc1=rT                                     Path(S1547,S1737)
	S1739= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1185)
	S1740= CU_EX.IRFunc2=rS                                     Path(S1546,S1739)
	S1741= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1186)
	S1742= CU_EX.Op=33                                          Path(S1545,S1741)
	S1743= CU_EX.Func=alu_add                                   CU_EX(S1742)
	S1744= CU_EX.MemDataSelFunc=mds_lwz                         CU_EX(S1742)
	S1745= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1187)
	S1746= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1188)
	S1747= CU_ID.IRFunc1=rT                                     Path(S1552,S1746)
	S1748= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1189)
	S1749= CU_ID.IRFunc2=rS                                     Path(S1551,S1748)
	S1750= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1190)
	S1751= CU_ID.Op=33                                          Path(S1550,S1750)
	S1752= CU_ID.Func=alu_add                                   CU_ID(S1751)
	S1753= CU_ID.MemDataSelFunc=mds_lwz                         CU_ID(S1751)
	S1754= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1191)
	S1755= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1192)
	S1756= CU_MEM.IRFunc1=rT                                    Path(S1557,S1755)
	S1757= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1193)
	S1758= CU_MEM.IRFunc2=rS                                    Path(S1556,S1757)
	S1759= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1194)
	S1760= CU_MEM.Op=33                                         Path(S1555,S1759)
	S1761= CU_MEM.Func=alu_add                                  CU_MEM(S1760)
	S1762= CU_MEM.MemDataSelFunc=mds_lwz                        CU_MEM(S1760)
	S1763= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1195)
	S1764= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1196)
	S1765= CU_WB.IRFunc1=rT                                     Path(S1562,S1764)
	S1766= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1197)
	S1767= CU_WB.IRFunc2=rS                                     Path(S1561,S1766)
	S1768= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1198)
	S1769= CU_WB.Op=33                                          Path(S1560,S1768)
	S1770= CU_WB.Func=alu_add                                   CU_WB(S1769)
	S1771= CU_WB.MemDataSelFunc=mds_lwz                         CU_WB(S1769)
	S1772= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1199)
	S1773= CtrlA_EX=0                                           Premise(F1200)
	S1774= [A_EX]=FU(base)                                      A_EX-Hold(S1434,S1773)
	S1775= CtrlB_EX=0                                           Premise(F1201)
	S1776= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1436,S1775)
	S1777= CtrlALUOut_MEM=0                                     Premise(F1202)
	S1778= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1438,S1777)
	S1779= CtrlALUOut_DMMU1=0                                   Premise(F1203)
	S1780= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1440,S1779)
	S1781= CtrlALUOut_DMMU2=0                                   Premise(F1204)
	S1782= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1442,S1781)
	S1783= CtrlALUOut_WB=0                                      Premise(F1205)
	S1784= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1444,S1783)
	S1785= CtrlA_MEM=0                                          Premise(F1206)
	S1786= CtrlA_WB=0                                           Premise(F1207)
	S1787= CtrlB_MEM=0                                          Premise(F1208)
	S1788= CtrlB_WB=0                                           Premise(F1209)
	S1789= CtrlDCache=0                                         Premise(F1210)
	S1790= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1468,S1789)
	S1791= CtrlICache=0                                         Premise(F1211)
	S1792= ICache[addr]={33,rS,rT,offset}                       ICache-Hold(S1451,S1791)
	S1793= CtrlIMMU=0                                           Premise(F1212)
	S1794= CtrlDMMU=0                                           Premise(F1213)
	S1795= CtrlDAddrReg_DMMU1=0                                 Premise(F1214)
	S1796= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1455,S1795)
	S1797= CtrlDAddrReg_DMMU2=0                                 Premise(F1215)
	S1798= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1457,S1797)
	S1799= CtrlDAddrReg_MEM=0                                   Premise(F1216)
	S1800= CtrlDAddrReg_WB=0                                    Premise(F1217)
	S1801= CtrlDMem=0                                           Premise(F1218)
	S1802= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1461,S1801)
	S1803= CtrlDMem8Word=0                                      Premise(F1219)
	S1804= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1463,S1803)
	S1805= DMem.Out=a                                           DMem-Read(S1637,S1461,S1801,S1803)
	S1806= DR_WB.In=a                                           Path(S1805,S1640)
	S1807= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1637,S1461,S1801,S1803)
	S1808= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S1807,S1618)
	S1809= CtrlDCacheReg=0                                      Premise(F1220)
	S1810= CtrlASIDIn=0                                         Premise(F1221)
	S1811= CtrlCP0=0                                            Premise(F1222)
	S1812= CP0[ASID]=pid                                        CP0-Hold(S1472,S1811)
	S1813= CtrlEPCIn=0                                          Premise(F1223)
	S1814= CtrlExCodeIn=0                                       Premise(F1224)
	S1815= CtrlDR_DMMU1=0                                       Premise(F1225)
	S1816= CtrlDR_DMMU2=0                                       Premise(F1226)
	S1817= CtrlDR_WB=0                                          Premise(F1227)
	S1818= [DR_WB]=a                                            DR_WB-Hold(S1478,S1817)
	S1819= CtrlIR_DMMU1=0                                       Premise(F1228)
	S1820= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S1480,S1819)
	S1821= CtrlIR_DMMU2=0                                       Premise(F1229)
	S1822= [IR_DMMU2]={33,rS,rT,offset}                         IR_DMMU2-Hold(S1482,S1821)
	S1823= CtrlIR_EX=0                                          Premise(F1230)
	S1824= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S1484,S1823)
	S1825= CtrlIR_ID=0                                          Premise(F1231)
	S1826= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S1486,S1825)
	S1827= CtrlIR_IMMU=0                                        Premise(F1232)
	S1828= CtrlIR_MEM=0                                         Premise(F1233)
	S1829= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S1489,S1828)
	S1830= CtrlIR_WB=0                                          Premise(F1234)
	S1831= [IR_WB]={33,rS,rT,offset}                            IR_WB-Hold(S1491,S1830)
	S1832= CtrlGPR=1                                            Premise(F1235)
	S1833= GPR[rT]={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S1679,S1718,S1832)
	S1834= CtrlIAddrReg=0                                       Premise(F1236)
	S1835= CtrlPC=0                                             Premise(F1237)
	S1836= CtrlPCInc=0                                          Premise(F1238)
	S1837= PC[CIA]=addr                                         PC-Hold(S1497,S1836)
	S1838= PC[Out]=addr+4                                       PC-Hold(S1498,S1835,S1836)
	S1839= CtrlIMem=0                                           Premise(F1239)
	S1840= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S1500,S1839)
	S1841= CtrlICacheReg=0                                      Premise(F1240)
	S1842= CtrlIRMux=0                                          Premise(F1241)

POST	S1774= [A_EX]=FU(base)                                      A_EX-Hold(S1434,S1773)
	S1776= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1436,S1775)
	S1778= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1438,S1777)
	S1780= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1440,S1779)
	S1782= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1442,S1781)
	S1784= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1444,S1783)
	S1790= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1468,S1789)
	S1792= ICache[addr]={33,rS,rT,offset}                       ICache-Hold(S1451,S1791)
	S1796= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1455,S1795)
	S1798= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1457,S1797)
	S1802= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1461,S1801)
	S1804= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1463,S1803)
	S1812= CP0[ASID]=pid                                        CP0-Hold(S1472,S1811)
	S1818= [DR_WB]=a                                            DR_WB-Hold(S1478,S1817)
	S1820= [IR_DMMU1]={33,rS,rT,offset}                         IR_DMMU1-Hold(S1480,S1819)
	S1822= [IR_DMMU2]={33,rS,rT,offset}                         IR_DMMU2-Hold(S1482,S1821)
	S1824= [IR_EX]={33,rS,rT,offset}                            IR_EX-Hold(S1484,S1823)
	S1826= [IR_ID]={33,rS,rT,offset}                            IR_ID-Hold(S1486,S1825)
	S1829= [IR_MEM]={33,rS,rT,offset}                           IR_MEM-Hold(S1489,S1828)
	S1831= [IR_WB]={33,rS,rT,offset}                            IR_WB-Hold(S1491,S1830)
	S1833= GPR[rT]={16{a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8][15]},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+15,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S1679,S1718,S1832)
	S1837= PC[CIA]=addr                                         PC-Hold(S1497,S1836)
	S1838= PC[Out]=addr+4                                       PC-Hold(S1498,S1835,S1836)
	S1840= IMem[{pid,addr}]={33,rS,rT,offset}                   IMem-Hold(S1500,S1839)

