

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Dec  6 16:38:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        22|          7|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    319|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|    1027|    926|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|     795|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   17|    1822|   1473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U9  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|  685|  708|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U10  |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|  218|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  14| 1027|  926|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10s_10s_10ns_10_4_1_U12  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10ns_10_4_1_U13  |mac_muladd_10s_10s_10ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_10s_10s_10s_10_4_1_U11   |mac_muladd_10s_10s_10s_10_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_226_p2     |         +|   0|  0|  39|          32|           1|
    |j_1_fu_200_p2          |         +|   0|  0|  39|          32|           1|
    |k_1_fu_168_p2          |         +|   0|  0|  39|          32|           1|
    |icmp_ln26_fu_145_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln28_fu_162_p2    |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln31_fu_174_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln35_fu_206_p2    |      icmp|   0|  0|  18|          32|          32|
    |i_3_fu_231_p3          |    select|   0|  0|  32|           1|          32|
    |j_2_fu_215_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln28_fu_247_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 319|         228|         199|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          8|    1|          8|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   32|         64|
    |ap_sig_allocacmp_regc_load        |   9|          2|   64|        128|
    |i_fu_46                           |   9|          2|   32|         64|
    |j_fu_42                           |   9|          2|   32|         64|
    |k_fu_38                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 132|         30|  199|        404|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln33_reg_395                  |  10|   0|   10|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_20_reg_343                  |  10|   0|   10|          0|
    |empty_21_reg_337                  |  10|   0|   10|          0|
    |empty_reg_358                     |  10|   0|   10|          0|
    |i_2_reg_327                       |  32|   0|   32|          0|
    |i_fu_46                           |  32|   0|   32|          0|
    |icmp_ln26_reg_333                 |   1|   0|    1|          0|
    |icmp_ln26_reg_333_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln28_reg_349                 |   1|   0|    1|          0|
    |icmp_ln31_reg_354                 |   1|   0|    1|          0|
    |icmp_ln35_reg_374                 |   1|   0|    1|          0|
    |j_1_reg_369                       |  32|   0|   32|          0|
    |j_fu_42                           |  32|   0|   32|          0|
    |k_fu_38                           |  32|   0|   32|          0|
    |m1_buffer_load_reg_380            |  64|   0|   64|          0|
    |m2_buffer_load_reg_390            |  64|   0|   64|          0|
    |mul_reg_400                       |  64|   0|   64|          0|
    |mul_reg_400_pp0_iter2_reg         |  64|   0|   64|          0|
    |regc                              |  64|   0|   64|          0|
    |select_ln28_reg_411               |  64|   0|   64|          0|
    |add_ln33_reg_395                  |  64|  32|   10|          0|
    |icmp_ln28_reg_349                 |  64|  32|    1|          0|
    |icmp_ln31_reg_354                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 795|  96|  615|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_VITIS_LOOP_26_1|  return value|
|N1                  |   in|   32|     ap_none|                                N1|        scalar|
|trunc_ln6_1         |   in|   10|     ap_none|                       trunc_ln6_1|        scalar|
|m1_buffer_address0  |  out|   10|   ap_memory|                         m1_buffer|         array|
|m1_buffer_ce0       |  out|    1|   ap_memory|                         m1_buffer|         array|
|m1_buffer_q0        |   in|   64|   ap_memory|                         m1_buffer|         array|
|trunc_ln6           |   in|   10|     ap_none|                         trunc_ln6|        scalar|
|m2_buffer_address0  |  out|   10|   ap_memory|                         m2_buffer|         array|
|m2_buffer_ce0       |  out|    1|   ap_memory|                         m2_buffer|         array|
|m2_buffer_q0        |   in|   64|   ap_memory|                         m2_buffer|         array|
|N2                  |   in|   32|     ap_none|                                N2|        scalar|
|m3_buffer_address0  |  out|   10|   ap_memory|                         m3_buffer|         array|
|m3_buffer_ce0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_we0       |  out|    1|   ap_memory|                         m3_buffer|         array|
|m3_buffer_d0        |  out|   64|   ap_memory|                         m3_buffer|         array|
|N3                  |   in|   32|     ap_none|                                N3|        scalar|
+--------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 7, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N3"   --->   Operation 28 'read' 'N3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N2"   --->   Operation 29 'read' 'N2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6"   --->   Operation 30 'read' 'trunc_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln6_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6_1"   --->   Operation 31 'read' 'trunc_ln6_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N1"   --->   Operation 32 'read' 'N1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %k"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i"   --->   Operation 37 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.43ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_2, i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 39 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.end.exitStub, void %for.body_ifconv" [first_accel/matprod.cpp:26]   --->   Operation 40 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %i_2"   --->   Operation 41 'trunc' 'empty_21' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (1.45ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 42 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.cond" [first_accel/matprod.cpp:26]   --->   Operation 43 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%k_load = load i32 %k"   --->   Operation 44 'load' 'k_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %k_load"   --->   Operation 45 'trunc' 'empty_20' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 46 [2/3] (1.45ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 46 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [3/3] (1.45ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 47 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (2.43ns)   --->   "%icmp_ln28 = icmp_eq  i32 %k_load, i32 0" [first_accel/matprod.cpp:28]   --->   Operation 48 'icmp' 'icmp_ln28' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.70ns)   --->   "%k_1 = add i32 %k_load, i32 1" [first_accel/matprod.cpp:30]   --->   Operation 49 'add' 'k_1' <Predicate = (icmp_ln26)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.43ns)   --->   "%icmp_ln31 = icmp_eq  i32 %k_1, i32 %N2_read" [first_accel/matprod.cpp:31]   --->   Operation 50 'icmp' 'icmp_ln31' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body_ifconv.if.end26_crit_edge, void %if.then16" [first_accel/matprod.cpp:31]   --->   Operation 51 'br' 'br_ln31' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln31 = store i32 %k_1, i32 %k" [first_accel/matprod.cpp:31]   --->   Operation 52 'store' 'store_ln31' <Predicate = (icmp_ln26 & !icmp_ln31)> <Delay = 1.61>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln31 = br void %if.end26" [first_accel/matprod.cpp:31]   --->   Operation 53 'br' 'br_ln31' <Predicate = (icmp_ln26 & !icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node add_ln27)   --->   "%mul_ln27 = mul i10 %empty_21, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:27]   --->   Operation 54 'mul' 'mul_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27 = add i10 %empty_20, i10 %mul_ln27" [first_accel/matprod.cpp:27]   --->   Operation 55 'add' 'add_ln27' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/3] (1.45ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 56 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [3/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 57 'mul' 'mul_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 0, i32 %k" [first_accel/matprod.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_load = load i32 %j"   --->   Operation 59 'load' 'j_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty = trunc i32 %j_load"   --->   Operation 60 'trunc' 'empty' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27 = add i10 %empty_20, i10 %mul_ln27" [first_accel/matprod.cpp:27]   --->   Operation 61 'add' 'add_ln27' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %add_ln27" [first_accel/matprod.cpp:27]   --->   Operation 62 'zext' 'zext_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%m1_buffer_addr = getelementptr i64 %m1_buffer, i64 0, i64 %zext_ln27" [first_accel/matprod.cpp:27]   --->   Operation 63 'getelementptr' 'm1_buffer_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 64 'load' 'm1_buffer_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln27_1)   --->   "%mul_ln27_1 = mul i10 %empty_20, i10 %trunc_ln6_read" [first_accel/matprod.cpp:27]   --->   Operation 65 'mul' 'mul_ln27_1' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27_1 = add i10 %mul_ln27_1, i10 %empty" [first_accel/matprod.cpp:27]   --->   Operation 66 'add' 'add_ln27_1' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [2/3] (1.45ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 67 'mul' 'mul_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (2.70ns)   --->   "%j_1 = add i32 %j_load, i32 1" [first_accel/matprod.cpp:34]   --->   Operation 68 'add' 'j_1' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.43ns)   --->   "%icmp_ln35 = icmp_eq  i32 %j_1, i32 %N3_read" [first_accel/matprod.cpp:35]   --->   Operation 69 'icmp' 'icmp_ln35' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 70 'load' 'm1_buffer_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 71 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln27_1 = add i10 %mul_ln27_1, i10 %empty" [first_accel/matprod.cpp:27]   --->   Operation 71 'add' 'add_ln27_1' <Predicate = (icmp_ln26)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %add_ln27_1" [first_accel/matprod.cpp:27]   --->   Operation 72 'zext' 'zext_ln27_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%m2_buffer_addr = getelementptr i64 %m2_buffer, i64 0, i64 %zext_ln27_1" [first_accel/matprod.cpp:27]   --->   Operation 73 'getelementptr' 'm2_buffer_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 74 'load' 'm2_buffer_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33 = mul i10 %empty_21, i10 %trunc_ln6_read" [first_accel/matprod.cpp:33]   --->   Operation 75 'mul' 'mul_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %mul_ln33, i10 %empty" [first_accel/matprod.cpp:33]   --->   Operation 76 'add' 'add_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.79ns)   --->   "%j_2 = select i1 %icmp_ln35, i32 0, i32 %j_1" [first_accel/matprod.cpp:35]   --->   Operation 77 'select' 'j_2' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 %j_2, i32 %j" [first_accel/matprod.cpp:36]   --->   Operation 78 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 79 [1/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:27]   --->   Operation 79 'load' 'm2_buffer_load' <Predicate = (icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 80 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i10 %mul_ln33, i10 %empty" [first_accel/matprod.cpp:33]   --->   Operation 80 'add' 'add_ln33' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.82>
ST_7 : Operation 81 [7/7] (6.82ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 81 'dmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (2.70ns)   --->   "%add_ln35 = add i32 %i_2, i32 1" [first_accel/matprod.cpp:35]   --->   Operation 82 'add' 'add_ln35' <Predicate = (icmp_ln26 & icmp_ln31 & icmp_ln35)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.79ns)   --->   "%i_3 = select i1 %icmp_ln35, i32 %add_ln35, i32 %i_2" [first_accel/matprod.cpp:35]   --->   Operation 83 'select' 'i_3' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.61ns)   --->   "%store_ln36 = store i32 %i_3, i32 %i" [first_accel/matprod.cpp:36]   --->   Operation 84 'store' 'store_ln36' <Predicate = (icmp_ln26 & icmp_ln31)> <Delay = 1.61>

State 8 <SV = 7> <Delay = 6.82>
ST_8 : Operation 85 [6/7] (6.82ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 85 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 86 [5/7] (6.82ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 86 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.82>
ST_10 : Operation 87 [4/7] (6.82ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 87 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.82>
ST_11 : Operation 88 [3/7] (6.82ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 88 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.82>
ST_12 : Operation 89 [2/7] (6.82ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 89 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.82>
ST_13 : Operation 90 [1/7] (6.82ns)   --->   "%mul = dmul i64 %m1_buffer_load, i64 %m2_buffer_load" [first_accel/matprod.cpp:27]   --->   Operation 90 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.65>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%regc_load = load i64 %regc" [first_accel/matprod.cpp:29]   --->   Operation 91 'load' 'regc_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 92 [8/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 92 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.65>
ST_15 : Operation 93 [7/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 93 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.65>
ST_16 : Operation 94 [6/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 94 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.65>
ST_17 : Operation 95 [5/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 95 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.65>
ST_18 : Operation 96 [4/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 96 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.65>
ST_19 : Operation 97 [3/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 97 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.65>
ST_20 : Operation 98 [2/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 98 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.63>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [first_accel/matprod.cpp:27]   --->   Operation 99 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 100 [1/8] (5.65ns)   --->   "%add = dadd i64 %regc_load, i64 %mul" [first_accel/matprod.cpp:29]   --->   Operation 100 'dadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.98ns)   --->   "%select_ln28 = select i1 %icmp_ln28, i64 %mul, i64 %add" [first_accel/matprod.cpp:28]   --->   Operation 101 'select' 'select_ln28' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln28 = store i64 %select_ln28, i64 %regc" [first_accel/matprod.cpp:28]   --->   Operation 102 'store' 'store_ln28' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33" [first_accel/matprod.cpp:33]   --->   Operation 103 'zext' 'zext_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i64 %m3_buffer, i64 0, i64 %zext_ln33" [first_accel/matprod.cpp:33]   --->   Operation 104 'getelementptr' 'm3_buffer_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln33 = store i64 %select_ln28, i10 %m3_buffer_addr" [first_accel/matprod.cpp:33]   --->   Operation 105 'store' 'store_ln33' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln36 = br void %if.end26" [first_accel/matprod.cpp:36]   --->   Operation 106 'br' 'br_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln6_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m1_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ N2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ N3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca       ) [ 01110000000000000000000]
j                 (alloca       ) [ 01111100000000000000000]
i                 (alloca       ) [ 01111111000000000000000]
N3_read           (read         ) [ 00111000000000000000000]
N2_read           (read         ) [ 00100000000000000000000]
trunc_ln6_read    (read         ) [ 00111100000000000000000]
trunc_ln6_1_read  (read         ) [ 00110000000000000000000]
N1_read           (read         ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
store_ln0         (store        ) [ 00000000000000000000000]
br_ln0            (br           ) [ 00000000000000000000000]
i_2               (load         ) [ 00111111000000000000000]
specpipeline_ln0  (specpipeline ) [ 00000000000000000000000]
icmp_ln26         (icmp         ) [ 01111111111111110000000]
br_ln26           (br           ) [ 00000000000000000000000]
empty_21          (trunc        ) [ 00111100000000000000000]
br_ln26           (br           ) [ 00000000000000000000000]
k_load            (load         ) [ 00000000000000000000000]
empty_20          (trunc        ) [ 00011000000000000000000]
icmp_ln28         (icmp         ) [ 01111111111111111111110]
k_1               (add          ) [ 00000000000000000000000]
icmp_ln31         (icmp         ) [ 01111111111111111111111]
br_ln31           (br           ) [ 00000000000000000000000]
store_ln31        (store        ) [ 00000000000000000000000]
br_ln31           (br           ) [ 00000000000000000000000]
mul_ln27          (mul          ) [ 00001000000000000000000]
store_ln36        (store        ) [ 00000000000000000000000]
j_load            (load         ) [ 00000000000000000000000]
empty             (trunc        ) [ 00000110000000000000000]
add_ln27          (add          ) [ 00000000000000000000000]
zext_ln27         (zext         ) [ 00000000000000000000000]
m1_buffer_addr    (getelementptr) [ 00000100000000000000000]
mul_ln27_1        (mul          ) [ 00000100000000000000000]
j_1               (add          ) [ 00000100000000000000000]
icmp_ln35         (icmp         ) [ 00000111000000000000000]
m1_buffer_load    (load         ) [ 01111111111111000000000]
add_ln27_1        (add          ) [ 00000000000000000000000]
zext_ln27_1       (zext         ) [ 00000000000000000000000]
m2_buffer_addr    (getelementptr) [ 00000010000000000000000]
mul_ln33          (mul          ) [ 00000010000000000000000]
j_2               (select       ) [ 00000000000000000000000]
store_ln36        (store        ) [ 00000000000000000000000]
m2_buffer_load    (load         ) [ 01111111111111000000000]
add_ln33          (add          ) [ 01111111111111111111111]
add_ln35          (add          ) [ 00000000000000000000000]
i_3               (select       ) [ 00000000000000000000000]
store_ln36        (store        ) [ 00000000000000000000000]
mul               (dmul         ) [ 01111111000000111111110]
regc_load         (load         ) [ 01111111000000011111110]
specloopname_ln27 (specloopname ) [ 00000000000000000000000]
add               (dadd         ) [ 00000000000000000000000]
select_ln28       (select       ) [ 01000000000000000000001]
store_ln28        (store        ) [ 00000000000000000000000]
zext_ln33         (zext         ) [ 00000000000000000000000]
m3_buffer_addr    (getelementptr) [ 00000000000000000000000]
store_ln33        (store        ) [ 00000000000000000000000]
br_ln36           (br           ) [ 00000000000000000000000]
ret_ln0           (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln6_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m1_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m2_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m3_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="N3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regc">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="k_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="N3_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N3_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="N2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N2_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln6_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln6_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln6_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln6_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="N1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="m1_buffer_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_buffer_addr/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_buffer_load/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="m2_buffer_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="10" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_buffer_addr/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_buffer_load/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="m3_buffer_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m3_buffer_addr/22 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln33_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/22 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="1"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/14 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="2"/>
<pin id="125" dir="0" index="1" bw="64" slack="1"/>
<pin id="126" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_2_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln26_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="empty_21_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="k_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_20_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln28_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="k_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln31_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln31_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln36_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="3"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln27_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln35_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="3"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln27_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln36_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="4"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln35_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="6"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="3"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="6"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln36_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="6"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="regc_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regc_load/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln28_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="19"/>
<pin id="249" dir="0" index="1" bw="64" slack="8"/>
<pin id="250" dir="0" index="2" bw="64" slack="0"/>
<pin id="251" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/21 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln28_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/21 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln33_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="16"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/22 "/>
</bind>
</comp>

<comp id="263" class="1007" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="10" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln27/1 add_ln27/3 "/>
</bind>
</comp>

<comp id="271" class="1007" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="1"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln27_1/2 add_ln27_1/4 "/>
</bind>
</comp>

<comp id="279" class="1007" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="2"/>
<pin id="281" dir="0" index="1" bw="10" slack="1"/>
<pin id="282" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="10" slack="16"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33/3 add_ln33/5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="k_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="292" class="1005" name="j_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="306" class="1005" name="N3_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="N3_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="N2_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N2_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="trunc_ln6_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln6_1_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6_1_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="6"/>
<pin id="329" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln26_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="337" class="1005" name="empty_21_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="343" class="1005" name="empty_20_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln28_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="12"/>
<pin id="351" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln31_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="358" class="1005" name="empty_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="364" class="1005" name="m1_buffer_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1_buffer_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="j_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="icmp_ln35_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="380" class="1005" name="m1_buffer_load_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="2"/>
<pin id="382" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="m1_buffer_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="m2_buffer_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="1"/>
<pin id="387" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="m2_buffer_load_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_load "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln33_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="16"/>
<pin id="397" dir="1" index="1" bw="10" slack="16"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="400" class="1005" name="mul_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="406" class="1005" name="regc_load_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="regc_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="select_ln28_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="74" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="155" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="168" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="204"><net_src comp="189" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="252"><net_src comp="119" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="268"><net_src comp="151" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="68" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="276"><net_src comp="158" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="192" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="287"><net_src comp="38" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="295"><net_src comp="42" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="302"><net_src comp="46" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="309"><net_src comp="50" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="314"><net_src comp="56" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="319"><net_src comp="62" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="325"><net_src comp="68" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="330"><net_src comp="142" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="336"><net_src comp="145" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="151" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="346"><net_src comp="158" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="352"><net_src comp="162" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="357"><net_src comp="174" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="192" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="367"><net_src comp="80" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="372"><net_src comp="200" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="377"><net_src comp="206" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="383"><net_src comp="87" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="388"><net_src comp="93" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="393"><net_src comp="100" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="398"><net_src comp="279" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="403"><net_src comp="123" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="409"><net_src comp="242" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="414"><net_src comp="247" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m3_buffer | {22 }
	Port: regc | {21 }
 - Input state : 
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N1 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : trunc_ln6_1 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : m1_buffer | {4 5 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : trunc_ln6 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : m2_buffer | {5 6 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N2 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N3 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : regc | {14 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln26 : 2
		br_ln26 : 3
		empty_21 : 2
		mul_ln27 : 3
	State 2
		empty_20 : 1
		mul_ln27_1 : 2
		icmp_ln28 : 1
		k_1 : 1
		icmp_ln31 : 2
		br_ln31 : 3
		store_ln31 : 2
	State 3
		add_ln27 : 1
	State 4
		empty : 1
		zext_ln27 : 1
		m1_buffer_addr : 2
		m1_buffer_load : 3
		add_ln27_1 : 2
		j_1 : 1
		icmp_ln35 : 2
	State 5
		zext_ln27_1 : 1
		m2_buffer_addr : 2
		m2_buffer_load : 3
		add_ln33 : 1
		store_ln36 : 1
	State 6
	State 7
		i_3 : 1
		store_ln36 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		add : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		select_ln28 : 1
		store_ln28 : 2
	State 22
		m3_buffer_addr : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_119         |    3    |   685   |   708   |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_123         |    11   |   342   |   218   |
|----------|-----------------------------|---------|---------|---------|
|          |          j_2_fu_215         |    0    |    0    |    32   |
|  select  |          i_3_fu_231         |    0    |    0    |    32   |
|          |      select_ln28_fu_247     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |          k_1_fu_168         |    0    |    0    |    39   |
|    add   |          j_1_fu_200         |    0    |    0    |    39   |
|          |       add_ln35_fu_226       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln26_fu_145      |    0    |    0    |    18   |
|   icmp   |       icmp_ln28_fu_162      |    0    |    0    |    18   |
|          |       icmp_ln31_fu_174      |    0    |    0    |    18   |
|          |       icmp_ln35_fu_206      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_263         |    1    |    0    |    0    |
|  muladd  |          grp_fu_271         |    1    |    0    |    0    |
|          |          grp_fu_279         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      N3_read_read_fu_50     |    0    |    0    |    0    |
|          |      N2_read_read_fu_56     |    0    |    0    |    0    |
|   read   |  trunc_ln6_read_read_fu_62  |    0    |    0    |    0    |
|          | trunc_ln6_1_read_read_fu_68 |    0    |    0    |    0    |
|          |      N1_read_read_fu_74     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       empty_21_fu_151       |    0    |    0    |    0    |
|   trunc  |       empty_20_fu_158       |    0    |    0    |    0    |
|          |         empty_fu_192        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln27_fu_196      |    0    |    0    |    0    |
|   zext   |      zext_ln27_1_fu_211     |    0    |    0    |    0    |
|          |       zext_ln33_fu_259      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    17   |   1027  |   1243  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     N2_read_reg_311    |   32   |
|     N3_read_reg_306    |   32   |
|    add_ln33_reg_395    |   10   |
|    empty_20_reg_343    |   10   |
|    empty_21_reg_337    |   10   |
|      empty_reg_358     |   10   |
|       i_2_reg_327      |   32   |
|        i_reg_299       |   32   |
|    icmp_ln26_reg_333   |    1   |
|    icmp_ln28_reg_349   |    1   |
|    icmp_ln31_reg_354   |    1   |
|    icmp_ln35_reg_374   |    1   |
|       j_1_reg_369      |   32   |
|        j_reg_292       |   32   |
|        k_reg_284       |   32   |
| m1_buffer_addr_reg_364 |   10   |
| m1_buffer_load_reg_380 |   64   |
| m2_buffer_addr_reg_385 |   10   |
| m2_buffer_load_reg_390 |   64   |
|       mul_reg_400      |   64   |
|    regc_load_reg_406   |   64   |
|   select_ln28_reg_411  |   64   |
|trunc_ln6_1_read_reg_322|   10   |
| trunc_ln6_read_reg_316 |   10   |
+------------------------+--------+
|          Total         |   628  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_119    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_263    |  p0  |   3  |  10  |   30   ||    13   |
|     grp_fu_263    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_271    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_271    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_279    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  || 12.9124 ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |  1027  |  1243  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   76   |
|  Register |    -   |    -   |   628  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   12   |  1655  |  1319  |
+-----------+--------+--------+--------+--------+
