{"filename": "fusesoc-2.3-1-any.pkg.tar.xz", "name": "fusesoc", "base": "fusesoc", "version": "2.3-1", "desc": "Package manager and build abstraction tool for FPGA/ASIC development", "csize": "112404", "isize": "661404", "md5sum": "bdcde1d36000fbcad7d8a8b7e95afff7", "sha256sum": "d6315b27fc20a18546bea07bcfbfe774f963d74850ce7c0ca32137f5c68a7555", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmW+gEoACgkQdxk/FSvb5qYh+g//aDONfRHxLqKyW7ExYlXQgWI2btdtO27BvH3K8hECchyxMggI5PmbYujFF1V9bTxzdWxgMgJGfHMI7rKhNqK4j0eK6qQJDZrDVH2qaXpXI+lfX9kZ/PKhF5T3pMVAa+4TFxQ2yP3Wo8v4qrrDumHHT5Ptz7lDGospAUJNrft/rS8GlJ4PmHn+z3JH/QyiS1ZMPnwS0kAG+eCfiD/zFXe7+H3hdK5Q+ViGs1/iIcJe6urhV4Qieqw+HASfVvokPfVIbv80ZTXX30qxHjTvZaa/OaXb1sOfFTwl7zAa0p7T05J0Qen/Dlm9Dj6HeD5MAaybU+YcQTf3ho7tn5cTeOjG8kRhYpVpeDABq0z6i2gYKqoi7PRsPOX7J9jRq/E4MQtlPjX4YQzYChom1lm8IJ6hzahC9ZlijyICusx0Z1Gbk+0XkKVsuWmEomXiRvpbKZ4+dQU476eTTfpRUSaFYtKs9masBdt1BB7QiHWLu4UcrZlq0a33wOUs2Sef8Brjf1MZFTOQ3XIp8agIn1ZdiTqFh61GzXUIooKsITUEWuhkPH7T3jUT57TvkaU1/lDMiFMRLsScQJLnsnpIeYseXeKk4TbfqttjUumFN6JnEPv/RaYUIWphTxlUDuJBWpQQmowrWamJ+vrlw6P101hi1rEnMJHk1eM/dHk9tVdc5B4R4go=", "url": "https://github.com/olofk/fusesoc", "license": "BSD", "arch": "any", "builddate": "1706983482", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["python", "python-edalize", "python-pyparsing", "python-yaml", "python-simplesat", "python-fastjsonschema"], "optdepends": ["svn: opencores provider", "iverilog: run simulation/testbenchs"], "makedepends": ["python-setuptools-scm"], "tokens": ["fusesoc", "fusesoc_aarch64", "fusesoc_testing", "fusesoc_aarch64_testing"]}