Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: chronometer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "chronometer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "chronometer"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : chronometer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Lukasz/Desktop/chronometer/chronometer.vhd" in Library work.
Architecture behavioral of Entity chronometer is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <chronometer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <chronometer> in library <work> (Architecture <behavioral>).
Entity <chronometer> analyzed. Unit <chronometer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <chronometer>.
    Related source file is "C:/Users/Lukasz/Desktop/chronometer/chronometer.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 37                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10x7-bit ROM for signal <leds$mux0002> created at line 161.
    Found 10x7-bit ROM for signal <leds$mux0003> created at line 165.
    Found 10x7-bit ROM for signal <leds$mux0004> created at line 169.
    Found 10x7-bit ROM for signal <leds$mux0005> created at line 173.
    Found 4x4-bit ROM for signal <anodes$mux0001> created at line 159.
WARNING:Xst:737 - Found 1-bit latch for signal <digit_clear>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 7-bit register for signal <leds>.
    Found 4-bit register for signal <anodes>.
    Found 1-bit register for signal <colon>.
    Found 25-bit up counter for signal <base_prescaler>.
    Found 1-bit 4-to-1 multiplexer for signal <colon$mux0001> created at line 159.
    Found 1-bit register for signal <colon_indicator>.
    Found 16-bit up counter for signal <colon_prescaler>.
    Found 1-bit register for signal <counter_for_dot>.
    Found 1-bit register for signal <db_pb1>.
    Found 1-bit register for signal <db_pb2>.
    Found 4-bit up counter for signal <digit0>.
    Found 4-bit up counter for signal <digit1>.
    Found 4-bit up counter for signal <digit2>.
    Found 4-bit up counter for signal <digit3>.
    Found 2-bit up counter for signal <display_nr>.
    Found 25-bit up counter for signal <display_prescaler>.
    Found 1-bit register for signal <DPB>.
    Found 1-bit register for signal <DPB2>.
    Found 8-bit register for signal <DReg>.
    Found 8-bit register for signal <DReg2>.
    Found 4-bit register for signal <final_digit0>.
    Found 4-bit register for signal <final_digit1>.
    Found 4-bit register for signal <final_digit2>.
    Found 4-bit register for signal <final_digit3>.
    Found 1-bit register for signal <key_lock>.
    Found 1-bit register for signal <key_lock2>.
    Found 7-bit 4-to-1 multiplexer for signal <leds$mux0001> created at line 159.
    Found 32-bit down counter for signal <SDC>.
    Found 32-bit down counter for signal <SDC0>.
    Found 1-bit register for signal <SPB>.
    Found 1-bit register for signal <SPB2>.
    Found 1-bit register for signal <State<0>>.
    Found 1-bit register for signal <State2<0>>.
    Found 32-bit subtractor for signal <State2_0$addsub0000> created at line 245.
    Found 32-bit subtractor for signal <State_0$addsub0000> created at line 207.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 ROM(s).
	inferred  10 Counter(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <chronometer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 10x7-bit ROM                                          : 4
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 2
# Counters                                             : 10
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
 32-bit down counter                                   : 2
 4-bit up counter                                      : 4
# Registers                                            : 21
 1-bit register                                        : 13
 4-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------

Synthesizing (advanced) Unit <chronometer>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_leds_mux0002> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_leds_mux0004> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_leds_mux0003> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_leds_mux0005> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_anodes_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <chronometer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 5
 10x7-bit ROM                                          : 4
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 2
# Counters                                             : 10
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
 32-bit down counter                                   : 2
 4-bit up counter                                      : 4
# Registers                                            : 56
 Flip-Flops                                            : 56
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <chronometer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block chronometer, actual ratio is 22.

Final Macro Processing ...

Processing Unit <chronometer> :
	Found 2-bit shift register for signal <DPB>.
	Found 2-bit shift register for signal <DPB2>.
Unit <chronometer> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 203
 Flip-Flops                                            : 203
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : chronometer.ngr
Top Level Output File Name         : chronometer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 799
#      GND                         : 1
#      INV                         : 130
#      LUT1                        : 69
#      LUT2                        : 42
#      LUT2_D                      : 2
#      LUT3                        : 36
#      LUT3_L                      : 1
#      LUT4                        : 96
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 217
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 194
# FlipFlops/Latches                : 206
#      FD                          : 6
#      FDCE                        : 17
#      FDE                         : 72
#      FDR                         : 77
#      FDRE                        : 16
#      FDS                         : 15
#      FDSE                        : 2
#      LD_1                        : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 2
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      210  out of    960    21%  
 Number of Slice Flip Flops:            206  out of   1920    10%  
 Number of 4 input LUTs:                380  out of   1920    19%  
    Number used as logic:               378
    Number used as Shift registers:       2
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------+-------+
Clock Signal                             | Clock buffer(FF name)  | Load  |
-----------------------------------------+------------------------+-------+
CLK                                      | BUFGP                  | 207   |
digit_clear_or0000(digit_clear_or00001:O)| NONE(*)(digit_clear)   | 1     |
-----------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
digit_clear(digit_clear:Q)         | NONE(counter_for_dot)  | 17    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.033ns (Maximum Frequency: 110.701MHz)
   Minimum input arrival time before clock: 2.059ns
   Maximum output required time after clock: 6.196ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.033ns (frequency: 110.701MHz)
  Total number of paths / destination ports: 6807 / 419
-------------------------------------------------------------------------
Delay:               9.033ns (Levels of Logic = 11)
  Source:            base_prescaler_5 (FF)
  Destination:       digit0_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: base_prescaler_5 to digit0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  base_prescaler_5 (base_prescaler_5)
     LUT1:I0->O            1   0.704   0.000  base_prescaler_cmp_eq0000_wg_cy<0>_rt (base_prescaler_cmp_eq0000_wg_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  base_prescaler_cmp_eq0000_wg_cy<0> (base_prescaler_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  base_prescaler_cmp_eq0000_wg_cy<1> (base_prescaler_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  base_prescaler_cmp_eq0000_wg_cy<2> (base_prescaler_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  base_prescaler_cmp_eq0000_wg_cy<3> (base_prescaler_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  base_prescaler_cmp_eq0000_wg_cy<4> (base_prescaler_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  base_prescaler_cmp_eq0000_wg_cy<5> (base_prescaler_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          26   0.459   1.295  base_prescaler_cmp_eq0000_wg_cy<6> (base_prescaler_cmp_eq0000)
     LUT3:I2->O            7   0.704   0.712  digit0_not0001111 (digit3_not0001)
     LUT4:I3->O            5   0.704   0.637  digit0_not000121 (digit1_not0001)
     LUT4:I3->O            4   0.704   0.587  digit0_not0001 (digit0_not0001)
     FDCE:CE                   0.555          digit0_0
    ----------------------------------------
    Total                      9.033ns (5.180ns logic, 3.853ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            pb1 (PAD)
  Destination:       Mshreg_DPB (FF)
  Destination Clock: CLK rising

  Data Path: pb1 to Mshreg_DPB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  pb1_IBUF (pb1_IBUF)
     SRL16:D                   0.421          Mshreg_DPB
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 26 / 18
-------------------------------------------------------------------------
Offset:              6.196ns (Levels of Logic = 2)
  Source:            current_state_FSM_FFd1 (FF)
  Destination:       debug_led<1> (PAD)
  Source Clock:      CLK rising

  Data Path: current_state_FSM_FFd1 to debug_led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.591   1.209  current_state_FSM_FFd1 (current_state_FSM_FFd1)
     LUT3:I0->O            1   0.704   0.420  current_state_FSM_FFd2-In51 (debug_led_1_OBUF)
     OBUF:I->O                 3.272          debug_led_1_OBUF (debug_led<1>)
    ----------------------------------------
    Total                      6.196ns (4.567ns logic, 1.629ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.00 secs
 
--> 

Total memory usage is 270420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    7 (   0 filtered)

