# Pyrilog

ä¸€ä¸ªåŸºäº Python ä¸Šä¸‹æ–‡ç®¡ç†å™¨çš„ SystemVerilog ä»£ç ç”Ÿæˆå·¥å…·ã€‚ä½¿ç”¨ç®€æ´çš„ Python è¯­æ³•ç”Ÿæˆç»“æ„åŒ–çš„ç¡¬ä»¶æè¿°è¯­è¨€ä»£ç ã€‚

## ç‰¹æ€§

- ğŸ—ï¸ **å±‚æ¬¡åŒ–è®¾è®¡**: åŸºäºä¸Šä¸‹æ–‡ç®¡ç†å™¨çš„åµŒå¥—å—ç»“æ„
- ğŸ¯ **ç®€æ´ API**: ä½¿ç”¨ `v_` å‰ç¼€çš„çŸ­åˆ«åï¼Œä»£ç æ›´åŠ ç®€æ´
- ğŸ”„ **case è¯­å¥æ”¯æŒ**: æ”¯æŒå•è¯­å¥å’Œå¤šè¯­å¥ä¸¤ç§ case è¯­å¥å†™æ³•
- ğŸ§© **æ¨¡å—åŒ–**: æ”¯æŒå‚æ•°åŒ–æ¨¡å—ã€å®ä¾‹åŒ–ã€å¤šç»´æ•°ç»„ç­‰
- ğŸš€ **ç°ä»£è¯­æ³•**: ç”Ÿæˆ SystemVerilog `always_ff`ã€`always_comb` è¯­æ³•

## å®‰è£…

```bash
pip install pyrilog
```

## å¿«é€Ÿå¼€å§‹

### åŸºæœ¬æ¨¡å—å®šä¹‰

```python
from pyrilog import *

with v_gen() as gen:
    with v_module("counter"):
        # å‚æ•°å®šä¹‰
        v_param("WIDTH", "8")
        
        # ç«¯å£å®šä¹‰
        v_input("clk")
        v_input("rst_n") 
        v_input("data_in", "WIDTH")
        v_output("count", "WIDTH", None, "reg")

print(gen.generate())
```

ç”Ÿæˆçš„ SystemVerilog ä»£ç ï¼š

```systemverilog
module counter #(
parameter WIDTH = 8
) (
input clk,
input rst_n,
input [WIDTH-1:0] data_in,
output reg [WIDTH-1:0] count
);
endmodule
```

### æ—¶åºé€»è¾‘ - è®¡æ•°å™¨

```python
from pyrilog import *

with v_gen() as gen:
    with v_module("counter"):
        v_param("WIDTH", "8")
        v_input("clk")
        v_input("rst_n")
        v_output("count", "WIDTH", None, "reg")
        
        # SystemVerilog always_ff å—  
        with v_always_ff("clk", "rst_n"):
            with v_if("!rst_n"):
                v_body("count <= '0;")
            with v_else():
                v_body("count <= count + 1'b1;")

with open("counter.sv", "w") as f:
    f.write(gen.generate())
```

### Case è¯­å¥ - ALU è®¾è®¡

Pyrilog æ”¯æŒä¸¤ç§ case è¯­å¥å†™æ³•ï¼š

#### 1. å•è¯­å¥æ¨¡å¼

```python
from pyrilog import *

with v_gen() as gen:
    with v_module("simple_alu"):
        v_input("opcode", 3)
        v_input("a", 8)
        v_input("b", 8) 
        v_output("result", 8, None, "reg")
        
        with v_always_comb():
            with v_case("opcode"):
                v_case_item("3'b000", "result = a + b;")
                v_case_item("3'b001", "result = a - b;")
                v_case_item("3'b010", "result = a & b;")
                v_case_default("result = 8'h00;")

print(gen.generate())
```

#### 2. å¤šè¯­å¥æ¨¡å¼ï¼ˆä½¿ç”¨ä¸Šä¸‹æ–‡ç®¡ç†å™¨ï¼‰

```python
from pyrilog import *

with v_gen() as gen:
    with v_module("complex_alu"):
        v_input("clk")
        v_input("rst_n")
        v_input("opcode", 4)
        v_input("a", 16)
        v_input("b", 16)
        v_output("result", 16, None, "reg")
        v_output("valid", 1, None, "reg")
        v_output("overflow", 1, None, "reg")
        
        with v_always_ff("clk", "rst_n"):
            with v_if("!rst_n"):
                v_body("result <= 16'h0000;")
                v_body("valid <= 1'b0;")
                v_body("overflow <= 1'b0;")
            with v_else():
                with v_case("opcode"):
                    # å•è¯­å¥ case
                    v_case_item("4'b0000", "result <= a + b;")
                    v_case_item("4'b0001", "result <= a - b;")
                    
                    # å¤šè¯­å¥ caseï¼Œä½¿ç”¨ with ä¸Šä¸‹æ–‡ç®¡ç†å™¨
                    with v_case_item("4'b0010"):  # ä½ä¸è¿ç®—ï¼Œå¸¦æœ‰æ•ˆä¿¡å·
                        v_body("result <= a & b;")
                        v_body("valid <= 1'b1;")
                        v_body("overflow <= 1'b0;")
                    
                    with v_case_item("4'b0011"):  # ä½æˆ–è¿ç®—ï¼Œå¸¦æº¢å‡ºæ£€æµ‹
                        v_body("result <= a | b;")
                        v_body("valid <= 1'b1;")
                        v_body("overflow <= (a[15] | b[15]) & !result[15];")
                    
                    # é»˜è®¤æƒ…å†µ
                    v_case_default("result <= 16'h0000;")
                
                v_body("valid <= 1'b1;")  # case å¤–çš„å…¬å…±è¯­å¥

print(gen.generate())
```

ç”Ÿæˆçš„ SystemVerilog ä»£ç ï¼š

```systemverilog
module complex_alu (
input clk,
input rst_n,
input [3:0] opcode,
input [15:0] a,
input [15:0] b,
output reg [15:0] result,
output reg valid,
output reg overflow
);
always_ff @(posedge clk, negedge rst_n) begin
if (!rst_n) begin
result <= 16'h0000;
valid <= 1'b0;
overflow <= 1'b0;
end
else begin
case (opcode)
4'b0000: result <= a + b;
4'b0001: result <= a - b;
4'b0010: begin
result <= a & b;
valid <= 1'b1;
overflow <= 1'b0;
end
4'b0011: begin
result <= a | b;
valid <= 1'b1;
overflow <= (a[15] | b[15]) & !result[15];
end
default: result <= 16'h0000;
endcase
valid <= 1'b1;
end
end
endmodule
```

### å¤šç»´æ•°ç»„æ”¯æŒ

```python
from pyrilog import *

with v_gen() as gen:
    with v_module("memory_array"):
        v_input("clk")
        v_input("addr", 8)
        v_input("wr_data", 32)
        v_output("rd_data", 32, None, "reg")
        
        # åˆ›å»ºäºŒç»´å†…å­˜æ•°ç»„ï¼š32ä½å®½ï¼Œ256x4 çš„æ•°ç»„
        v_reg("memory", 32, [256, 4])
        
        # ä¸€ç»´æ•°ç»„ï¼š32ä½å®½ï¼Œ16ä¸ªå…ƒç´ 
        v_wire("buffer", 32, 16)

print(gen.generate())
```

### æ¨¡å—å®ä¾‹åŒ–

```python
from pyrilog import *

with v_gen() as gen:
    with v_module("cpu_top"):
        v_input("clk")
        v_input("rst_n")
        v_input("instruction", 32)
        v_output("result", 32, None, "wire")
        
        # å®ä¾‹åŒ– ALU æ¨¡å—
        v_inst("complex_alu", "alu_inst", 
               {"WIDTH": "32"},  # å‚æ•°
               {                 # ç«¯å£è¿æ¥
                   "clk": "clk",
                   "rst_n": "rst_n", 
                   "opcode": "instruction[3:0]",
                   "a": "instruction[31:16]",
                   "b": "instruction[15:4]",
                   "result": "result"
               })

print(gen.generate())
```

## API å‚è€ƒ

### æ ¸å¿ƒå—ç»“æ„
- `v_gen()`: é¡¶å±‚ç”Ÿæˆå™¨
- `v_module(name)`: æ¨¡å—å®šä¹‰
- `v_always_ff(clk, rst=None)`: always_ff æ—¶åºé€»è¾‘å—  
- `v_always_comb()`: always_comb ç»„åˆé€»è¾‘å—
- `v_if(condition)`: æ¡ä»¶è¯­å¥
- `v_else()`: else è¯­å¥
- `v_case(expression)`: case è¯­å¥

### Case è¯­å¥
- `v_case_item(value, statement=None)`: case é¡¹
  - å•è¯­å¥ï¼š`v_case_item("3'b001", "result = a + b;")`
  - å¤šè¯­å¥ï¼š`with v_case_item("3'b001"): ...`
- `v_case_default(statement=None)`: é»˜è®¤ case

### ç«¯å£å’Œå˜é‡
- `v_input(name, width=1, dimensions=None, var_type="")`: è¾“å…¥ç«¯å£
- `v_output(name, width=1, dimensions=None, var_type="")`: è¾“å‡ºç«¯å£  
- `v_inout(name, width=1, dimensions=None, var_type="")`: åŒå‘ç«¯å£
- `v_wire(name, width=1, dimensions=None)`: wire ä¿¡å·
- `v_reg(name, width=1, dimensions=None)`: reg ä¿¡å·

### å…¶ä»–åŠŸèƒ½
- `v_param(name, value)`: å‚æ•°å®šä¹‰
- `v_assign(lhs, rhs)`: assign è¯­å¥
- `v_inst(module_name, inst_name, params, ports)`: æ¨¡å—å®ä¾‹åŒ–
- `v_body(code)`: æ·»åŠ åŸå§‹ä»£ç è¡Œ

## ç»´åº¦æ ¼å¼

æ”¯æŒå¤šç§ç»´åº¦è¡¨ç¤ºæ–¹æ³•ï¼š

```python
# ä½å®½
v_reg("data", 8)        # [7:0] data
v_reg("data", "WIDTH")  # [WIDTH-1:0] data

# ä¸€ç»´æ•°ç»„
v_reg("mem", 8, 16)     # [7:0] mem[15:0] 
v_reg("mem", 8, [16])   # [7:0] mem[15:0]

# å¤šç»´æ•°ç»„  
v_reg("mem", 8, [16, 4]) # [7:0] mem[15:0][3:0]
```

## è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ MIT è®¸å¯è¯ã€‚è¯¦æƒ…è¯·è§ [LICENSE](LICENSE) æ–‡ä»¶ã€‚