// Seed: 3410229785
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output logic module_0,
    input wor id_3
);
  always @(id_1)
    if (1) begin : LABEL_0
      id_2 <= 1'b0;
      if (1) id_2 <= 1;
      else begin : LABEL_0
        id_5;
      end
    end
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    input logic id_4,
    input tri1 id_5,
    output uwire id_6,
    output logic id_7,
    input wor id_8,
    input tri0 id_9,
    output uwire id_10
);
  initial begin : LABEL_0
    id_7 <= id_4;
    id_7 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_7,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
