# Clock and PLL configuration diagrams

**Source**: Page 85, Chunk 523  
**Category**: Clock and PLL configuration diagrams  
**Chunk Index**: 523

---

Figure 46. HSE/LSE clock source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 338
Figure 47. PLL block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345
Figure 48. PLLs Initialization Flowchart. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 348

---

**AI Reasoning**: The content chunk includes figures related to clock sources and PLL configurations, which are part of the microcontroller's features. Grouping these diagrams under 'features' makes them easily accessible for users interested in understanding the clock and PLL setup of the microcontroller.
