# CORE_MODULE / MODULE_CLOCK_CONTROL
# 1 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

Module_Clock_Control @ 0x0000060000 [32 rw reset=0x00000037] "Control clock gating of modules (privileged)"
  5       DMA_Adaptive_Clock_Gate      rw  "Enable adaptive clock gate in DMA when it is idle"
  4       Ctrl_Pkt_Tlast_Error_Enable  rw  "Configure error on missing TLAST at the end of write control packets (read packets unaffected). 1 = Error on missing TLAST; 0 = No error on missing TLAST. Was Stream_Switch_Adaptive_Clock_Gate"
  2       Core_Module_Clock_Enable     rw  "Enable the clock to Core Module"
  1       Memory_Module_Clock_Enable   rw  "Enable the clock to Memory Module"
  0       Stream_Switch_Clock_Enable   rw  "Defeatured this generation, this field has no effect."
