

================================================================
== Vivado HLS Report for 'bigint_math_bigint_rightshift'
================================================================
* Date:           Sun Mar 19 09:53:13 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|      6.79|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6914|  6914|  6914|  6914|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   256|   256|         1|          -|          -|   256|    no    |
        |- Loop 2     |  6656|  6656|        26|          -|          -|   256|    no    |
        | + Loop 2.1  |    24|    24|         3|          -|          -|     8|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_i)
	2  / (!exitcond_i)
3 --> 
	4  / (!exitcond)
4 --> 
	5  / (!tmp_4)
	3  / (tmp_4)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_1: empty_16 [1/1] 0.00ns
:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %out_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_1: stg_9 [1/1] 1.57ns
:2  br label %1


 <State 2>: 3.60ns
ST_2: i_i [1/1] 0.00ns
:0  %i_i = phi i9 [ 0, %0 ], [ %i_5, %2 ]

ST_2: exitcond_i [1/1] 2.03ns
:1  %exitcond_i = icmp eq i9 %i_i, -256

ST_2: empty_17 [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: i_5 [1/1] 1.84ns
:3  %i_5 = add i9 %i_i, 1

ST_2: stg_14 [1/1] 1.57ns
:4  br i1 %exitcond_i, label %bigint_zero.exit, label %2

ST_2: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i9 %i_i to i64

ST_2: out_addr_2 [1/1] 0.00ns
:1  %out_addr_2 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_i

ST_2: stg_17 [1/1] 2.39ns
:2  store i8 0, i8* %out_addr_2, align 1

ST_2: stg_18 [1/1] 0.00ns
:3  br label %1


 <State 3>: 2.03ns
ST_3: i [1/1] 0.00ns
bigint_zero.exit:0  %i = phi i9 [ %i_3, %9 ], [ 0, %1 ]

ST_3: k [1/1] 0.00ns
bigint_zero.exit:1  %k = phi i32 [ %p_k_1, %9 ], [ 0, %1 ]

ST_3: exitcond [1/1] 2.03ns
bigint_zero.exit:2  %exitcond = icmp eq i9 %i, -256

ST_3: empty_18 [1/1] 0.00ns
bigint_zero.exit:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_3: i_3 [1/1] 1.84ns
bigint_zero.exit:4  %i_3 = add i9 %i, 1

ST_3: stg_24 [1/1] 0.00ns
bigint_zero.exit:5  br i1 %exitcond, label %.loopexit, label %3

ST_3: tmp [1/1] 0.00ns
:0  %tmp = zext i9 %i to i64

ST_3: a_addr [1/1] 0.00ns
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp

ST_3: stg_27 [1/1] 1.57ns
:2  br label %4

ST_3: stg_28 [1/1] 0.00ns
.loopexit:0  ret void


 <State 4>: 3.89ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i4 [ 7, %3 ], [ %j_4, %8 ]

ST_4: k_1 [1/1] 0.00ns
:1  %k_1 = phi i32 [ %k, %3 ], [ %k_2, %8 ]

ST_4: outputBit [1/1] 0.00ns
:2  %outputBit = phi i32 [ 6, %3 ], [ %outputBit_2, %8 ]

ST_4: j_cast [1/1] 0.00ns
:3  %j_cast = sext i4 %j to i8

ST_4: tmp_4 [1/1] 0.00ns
:4  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %j, i32 3)

ST_4: empty_19 [1/1] 0.00ns
:5  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: stg_35 [1/1] 0.00ns
:6  br i1 %tmp_4, label %9, label %5

ST_4: a_load [2/2] 2.39ns
:0  %a_load = load i8* %a_addr, align 1

ST_4: tmp_s [1/1] 2.52ns
:0  %tmp_s = icmp eq i32 %outputBit, 0

ST_4: k_3 [1/1] 2.44ns
:1  %k_3 = add nsw i32 %k_1, 1

ST_4: p_k_1 [1/1] 1.37ns
:2  %p_k_1 = select i1 %tmp_s, i32 %k_3, i32 %k_1

ST_4: stg_40 [1/1] 0.00ns
:3  br label %bigint_zero.exit


 <State 5>: 4.83ns
ST_5: a_load [1/2] 2.39ns
:0  %a_load = load i8* %a_addr, align 1

ST_5: tmp_15 [1/1] 0.00ns (grouped into LUT with out node b)
:1  %tmp_15 = shl i8 1, %j_cast

ST_5: tmp_16 [1/1] 0.00ns (grouped into LUT with out node b)
:2  %tmp_16 = and i8 %tmp_15, %a_load

ST_5: b [1/1] 2.01ns (out node of the LUT)
:3  %b = lshr i8 %tmp_16, %j_cast

ST_5: tmp_17 [1/1] 2.52ns
:4  %tmp_17 = icmp eq i32 %outputBit, -1

ST_5: stg_46 [1/1] 0.00ns
:5  br i1 %tmp_17, label %6, label %7

ST_5: tmp_21 [1/1] 0.00ns
:2  %tmp_21 = sext i32 %k_1 to i64

ST_5: out_addr_1 [1/1] 0.00ns
:3  %out_addr_1 = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_21

ST_5: out_load_1 [2/2] 2.39ns
:4  %out_load_1 = load i8* %out_addr_1, align 1

ST_5: k_4 [1/1] 2.44ns
:0  %k_4 = add nsw i32 1, %k_1

ST_5: tmp_18 [1/1] 0.00ns
:2  %tmp_18 = sext i32 %k_4 to i64

ST_5: out_addr [1/1] 0.00ns
:3  %out_addr = getelementptr [256 x i8]* %out_r, i64 0, i64 %tmp_18

ST_5: out_load [2/2] 2.39ns
:4  %out_load = load i8* %out_addr, align 1


 <State 6>: 6.79ns
ST_6: tmp_6 [1/1] 0.00ns (grouped into LUT with out node tmp_22)
:0  %tmp_6 = trunc i32 %outputBit to i8

ST_6: tmp_20 [1/1] 0.00ns (grouped into LUT with out node tmp_22)
:1  %tmp_20 = shl i8 %b, %tmp_6

ST_6: out_load_1 [1/2] 2.39ns
:4  %out_load_1 = load i8* %out_addr_1, align 1

ST_6: tmp_22 [1/1] 2.01ns (out node of the LUT)
:5  %tmp_22 = add i8 %tmp_20, %out_load_1

ST_6: stg_58 [1/1] 2.39ns
:6  store i8 %tmp_22, i8* %out_addr_1, align 1

ST_6: stg_59 [1/1] 1.57ns
:7  br label %8

ST_6: tmp_5 [1/1] 0.00ns (grouped into LUT with out node tmp_19)
:1  %tmp_5 = shl i8 %b, 7

ST_6: out_load [1/2] 2.39ns
:4  %out_load = load i8* %out_addr, align 1

ST_6: tmp_19 [1/1] 1.72ns (out node of the LUT)
:5  %tmp_19 = add i8 %out_load, %tmp_5

ST_6: stg_63 [1/1] 2.39ns
:6  store i8 %tmp_19, i8* %out_addr, align 1

ST_6: stg_64 [1/1] 1.57ns
:7  br label %8

ST_6: k_2 [1/1] 0.00ns
:0  %k_2 = phi i32 [ %k_4, %6 ], [ %k_1, %7 ]

ST_6: outputBit_1 [1/1] 0.00ns (grouped into LUT with out node outputBit_2)
:1  %outputBit_1 = phi i32 [ 7, %6 ], [ %outputBit, %7 ]

ST_6: outputBit_2 [1/1] 2.44ns (out node of the LUT)
:2  %outputBit_2 = add nsw i32 %outputBit_1, -1

ST_6: j_4 [1/1] 0.80ns
:3  %j_4 = add i4 %j, -1

ST_6: stg_69 [1/1] 0.00ns
:4  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (specmemcore      ) [ 0000000]
empty_16    (specmemcore      ) [ 0000000]
stg_9       (br               ) [ 0110000]
i_i         (phi              ) [ 0010000]
exitcond_i  (icmp             ) [ 0010000]
empty_17    (speclooptripcount) [ 0000000]
i_5         (add              ) [ 0110000]
stg_14      (br               ) [ 0011111]
tmp_i       (zext             ) [ 0000000]
out_addr_2  (getelementptr    ) [ 0000000]
stg_17      (store            ) [ 0000000]
stg_18      (br               ) [ 0110000]
i           (phi              ) [ 0001000]
k           (phi              ) [ 0001111]
exitcond    (icmp             ) [ 0001111]
empty_18    (speclooptripcount) [ 0000000]
i_3         (add              ) [ 0011111]
stg_24      (br               ) [ 0000000]
tmp         (zext             ) [ 0000000]
a_addr      (getelementptr    ) [ 0000111]
stg_27      (br               ) [ 0001111]
stg_28      (ret              ) [ 0000000]
j           (phi              ) [ 0000111]
k_1         (phi              ) [ 0000111]
outputBit   (phi              ) [ 0000111]
j_cast      (sext             ) [ 0000010]
tmp_4       (bitselect        ) [ 0001111]
empty_19    (speclooptripcount) [ 0000000]
stg_35      (br               ) [ 0000000]
tmp_s       (icmp             ) [ 0000000]
k_3         (add              ) [ 0000000]
p_k_1       (select           ) [ 0011111]
stg_40      (br               ) [ 0011111]
a_load      (load             ) [ 0000000]
tmp_15      (shl              ) [ 0000000]
tmp_16      (and              ) [ 0000000]
b           (lshr             ) [ 0000001]
tmp_17      (icmp             ) [ 0001111]
stg_46      (br               ) [ 0000000]
tmp_21      (sext             ) [ 0000000]
out_addr_1  (getelementptr    ) [ 0000001]
k_4         (add              ) [ 0000001]
tmp_18      (sext             ) [ 0000000]
out_addr    (getelementptr    ) [ 0000001]
tmp_6       (trunc            ) [ 0000000]
tmp_20      (shl              ) [ 0000000]
out_load_1  (load             ) [ 0000000]
tmp_22      (add              ) [ 0000000]
stg_58      (store            ) [ 0000000]
stg_59      (br               ) [ 0000000]
tmp_5       (shl              ) [ 0000000]
out_load    (load             ) [ 0000000]
tmp_19      (add              ) [ 0000000]
stg_63      (store            ) [ 0000000]
stg_64      (br               ) [ 0000000]
k_2         (phi              ) [ 0001111]
outputBit_1 (phi              ) [ 0000001]
outputBit_2 (add              ) [ 0001111]
j_4         (add              ) [ 0001111]
stg_69      (br               ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="out_addr_2_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="9" slack="0"/>
<pin id="52" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="0"/>
<pin id="58" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_17/2 out_load_1/5 out_load/5 stg_58/6 stg_63/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="a_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="9" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="1"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="out_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_i_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="1"/>
<pin id="101" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="k_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="4" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="k_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="k_1_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="outputBit_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputBit (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="outputBit_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outputBit/4 "/>
</bind>
</comp>

<comp id="157" class="1005" name="k_2_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="k_2_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="2"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="outputBit_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="outputBit_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="outputBit_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="2"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outputBit_1/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exitcond_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="0" index="1" bw="9" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="exitcond_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="9" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="k_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_k_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_k_1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_15_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="1"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_16_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="b_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="1"/>
<pin id="260" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="b/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_17_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_21_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="k_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_18_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_20_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_22_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_19_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="outputBit_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outputBit_2/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="j_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="2"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/6 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_5_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_3_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="a_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_cast_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_k_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_k_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="b_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_17_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="369" class="1005" name="out_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="k_4_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="379" class="1005" name="out_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="outputBit_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputBit_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="j_4_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="143"><net_src comp="110" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="167"><net_src comp="134" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="145" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="92" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="92" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="92" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="201"><net_src comp="103" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="103" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="103" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="217"><net_src comp="126" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="126" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="149" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="137" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="226" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="137" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="68" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="145" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="134" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="134" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="287"><net_src comp="145" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="55" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="293" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="55" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="316"><net_src comp="172" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="122" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="186" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="338"><net_src comp="203" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="343"><net_src comp="61" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="348"><net_src comp="214" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="357"><net_src comp="238" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="362"><net_src comp="257" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="368"><net_src comp="262" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="72" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="377"><net_src comp="273" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="382"><net_src comp="80" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="387"><net_src comp="312" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="392"><net_src comp="318" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 6 }
 - Input state : 
	Port: bigint_math_bigint_rightshift : out_r | {5 6 }
	Port: bigint_math_bigint_rightshift : a | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i_5 : 1
		stg_14 : 2
		tmp_i : 1
		out_addr_2 : 2
		stg_17 : 3
	State 3
		exitcond : 1
		i_3 : 1
		stg_24 : 2
		tmp : 1
		a_addr : 2
	State 4
		j_cast : 1
		tmp_4 : 1
		stg_35 : 2
		tmp_s : 1
		k_3 : 1
		p_k_1 : 2
	State 5
		tmp_16 : 1
		b : 1
		stg_46 : 1
		out_addr_1 : 1
		out_load_1 : 2
		tmp_18 : 1
		out_addr : 2
		out_load : 3
	State 6
		tmp_20 : 1
		tmp_22 : 2
		stg_58 : 3
		tmp_19 : 1
		stg_63 : 2
		k_2 : 1
		outputBit_1 : 1
		outputBit_2 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     i_5_fu_186     |    0    |    9    |
|          |     i_3_fu_203     |    0    |    9    |
|          |     k_3_fu_232     |    0    |    32   |
|    add   |     k_4_fu_273     |    0    |    32   |
|          |    tmp_22_fu_293   |    0    |    8    |
|          |    tmp_19_fu_305   |    0    |    8    |
|          | outputBit_2_fu_312 |    0    |    32   |
|          |     j_4_fu_318     |    0    |    4    |
|----------|--------------------|---------|---------|
|  select  |    p_k_1_fu_238    |    0    |    32   |
|----------|--------------------|---------|---------|
|          |  exitcond_i_fu_180 |    0    |    3    |
|   icmp   |   exitcond_fu_197  |    0    |    3    |
|          |    tmp_s_fu_226    |    0    |    11   |
|          |    tmp_17_fu_262   |    0    |    11   |
|----------|--------------------|---------|---------|
|          |    tmp_15_fu_246   |    0    |    4    |
|    shl   |    tmp_20_fu_288   |    0    |    12   |
|          |    tmp_5_fu_300    |    0    |    0    |
|----------|--------------------|---------|---------|
|   lshr   |      b_fu_257      |    0    |    12   |
|----------|--------------------|---------|---------|
|    and   |    tmp_16_fu_251   |    0    |    8    |
|----------|--------------------|---------|---------|
|   zext   |    tmp_i_fu_192    |    0    |    0    |
|          |     tmp_fu_209     |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    j_cast_fu_214   |    0    |    0    |
|   sext   |    tmp_21_fu_268   |    0    |    0    |
|          |    tmp_18_fu_279   |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    tmp_4_fu_218    |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |    tmp_6_fu_284    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   230   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_addr_reg_340  |    8   |
|     b_reg_359     |    8   |
|    i_3_reg_335    |    9   |
|    i_5_reg_327    |    9   |
|     i_i_reg_88    |    9   |
|      i_reg_99     |    9   |
|    j_4_reg_389    |    4   |
|   j_cast_reg_345  |    8   |
|     j_reg_122     |    4   |
|    k_1_reg_134    |   32   |
|    k_2_reg_157    |   32   |
|    k_4_reg_374    |   32   |
|     k_reg_110     |   32   |
| out_addr_1_reg_369|    8   |
|  out_addr_reg_379 |    8   |
|outputBit_1_reg_169|   32   |
|outputBit_2_reg_384|   32   |
| outputBit_reg_145 |   32   |
|   p_k_1_reg_354   |   32   |
|   tmp_17_reg_365  |    1   |
+-------------------+--------+
|       Total       |   341  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   5  |   8  |   40   ||    8    |
|  grp_access_fu_55 |  p1  |   3  |   8  |   24   ||    8    |
|     k_reg_110     |  p0  |   2  |  32  |   64   ||    32   |
|     j_reg_122     |  p0  |   2  |   4  |    8   ||    4    |
| outputBit_reg_145 |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   200  ||  8.223  ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   230  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   84   |
|  Register |    -   |   341  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   341  |   314  |
+-----------+--------+--------+--------+
