OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net1079 has 126 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 1037105 1037105 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     31136
Number of terminals:      771
Number of snets:          2
Number of nets:           17804

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 335.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 748015.
[INFO DRT-0033] mcon shape region query size = 487482.
[INFO DRT-0033] met1 shape region query size = 173239.
[INFO DRT-0033] via shape region query size = 72200.
[INFO DRT-0033] met2 shape region query size = 43678.
[INFO DRT-0033] via2 shape region query size = 57760.
[INFO DRT-0033] met3 shape region query size = 43733.
[INFO DRT-0033] via3 shape region query size = 57760.
[INFO DRT-0033] met4 shape region query size = 17366.
[INFO DRT-0033] via4 shape region query size = 2850.
[INFO DRT-0033] met5 shape region query size = 2925.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2702 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 335 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11496 groups.
#scanned instances     = 31136
#unique  instances     = 335
#stdCellGenAp          = 12256
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7972
#stdCellPinNoAp        = 14
#stdCellPinCnt         = 67556
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:46, elapsed time = 00:02:20, memory = 483.10 (MB), peak = 497.62 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     185360

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 150 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 150 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53396.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51729.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33213.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9119.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2055.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 219.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 546.94 (MB), peak = 546.94 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88664 vertical wires in 3 frboxes and 61067 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14237 vertical wires in 3 frboxes and 17799 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 1081.04 (MB), peak = 1081.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.34 (MB), peak = 1081.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:14, memory = 1257.70 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:35, memory = 1573.65 (MB).
    Completing 30% with 3259 violations.
    elapsed time = 00:00:44, memory = 1610.49 (MB).
    Completing 40% with 3259 violations.
    elapsed time = 00:01:19, memory = 1779.12 (MB).
    Completing 50% with 3259 violations.
    elapsed time = 00:01:39, memory = 1691.49 (MB).
    Completing 60% with 6626 violations.
    elapsed time = 00:01:56, memory = 1767.89 (MB).
    Completing 70% with 6626 violations.
    elapsed time = 00:02:15, memory = 1771.43 (MB).
    Completing 80% with 9670 violations.
    elapsed time = 00:02:22, memory = 1729.87 (MB).
    Completing 90% with 9670 violations.
    elapsed time = 00:02:53, memory = 1820.46 (MB).
    Completing 100% with 12571 violations.
    elapsed time = 00:03:14, memory = 1872.11 (MB).
[INFO DRT-0199]   Number of violations = 15012.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     40      0      0      0      0      0      3      0
Metal Spacing        9      0   2361      0    796    197     47      0     41
Min Hole             0      0     14      0      0      0      0      0      0
Recheck             81      0   1296      0    744    130    135      0     55
Short                8     16   6537     11   2119    288     17      1     66
[INFO DRT-0267] cpu time = 00:23:15, elapsed time = 00:03:15, memory = 1980.82 (MB), peak = 1980.82 (MB)
Total wire length = 1142734 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 315685 um.
Total wire length on LAYER met2 = 477505 um.
Total wire length on LAYER met3 = 227012 um.
Total wire length on LAYER met4 = 111201 um.
Total wire length on LAYER met5 = 11329 um.
Total number of vias = 164904.
Up-via summary (total 164904):

-------------------------
 FR_MASTERSLICE         0
            li1     64498
           met1     81141
           met2     15381
           met3      3538
           met4       346
-------------------------
               164904


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15012 violations.
    elapsed time = 00:00:13, memory = 2010.38 (MB).
    Completing 20% with 15012 violations.
    elapsed time = 00:00:33, memory = 2011.92 (MB).
    Completing 30% with 13125 violations.
    elapsed time = 00:00:41, memory = 2028.15 (MB).
    Completing 40% with 13125 violations.
    elapsed time = 00:01:12, memory = 2030.99 (MB).
    Completing 50% with 13125 violations.
    elapsed time = 00:01:29, memory = 2031.50 (MB).
    Completing 60% with 11331 violations.
    elapsed time = 00:01:43, memory = 2041.09 (MB).
    Completing 70% with 11331 violations.
    elapsed time = 00:02:01, memory = 2065.15 (MB).
    Completing 80% with 8828 violations.
    elapsed time = 00:02:07, memory = 2053.90 (MB).
    Completing 90% with 8828 violations.
    elapsed time = 00:02:33, memory = 2088.61 (MB).
    Completing 100% with 6693 violations.
    elapsed time = 00:02:47, memory = 2092.22 (MB).
[INFO DRT-0199]   Number of violations = 6693.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         15      0      0      0      0
Metal Spacing        0   1150    471     59      9
Min Hole             0      1      0      0      0
Short                0   4236    734     16      2
[INFO DRT-0267] cpu time = 00:20:46, elapsed time = 00:02:47, memory = 2063.98 (MB), peak = 2102.34 (MB)
Total wire length = 1135447 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 313616 um.
Total wire length on LAYER met2 = 474378 um.
Total wire length on LAYER met3 = 225744 um.
Total wire length on LAYER met4 = 111007 um.
Total wire length on LAYER met5 = 10699 um.
Total number of vias = 163281.
Up-via summary (total 163281):

-------------------------
 FR_MASTERSLICE         0
            li1     64446
           met1     79935
           met2     15198
           met3      3423
           met4       279
-------------------------
               163281


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6693 violations.
    elapsed time = 00:00:10, memory = 2063.98 (MB).
    Completing 20% with 6693 violations.
    elapsed time = 00:00:28, memory = 2099.52 (MB).
    Completing 30% with 6729 violations.
    elapsed time = 00:00:42, memory = 2064.21 (MB).
    Completing 40% with 6729 violations.
    elapsed time = 00:01:07, memory = 2096.66 (MB).
    Completing 50% with 6729 violations.
    elapsed time = 00:01:18, memory = 2064.21 (MB).
    Completing 60% with 6713 violations.
    elapsed time = 00:01:25, memory = 2064.21 (MB).
    Completing 70% with 6713 violations.
    elapsed time = 00:01:54, memory = 2067.49 (MB).
    Completing 80% with 6736 violations.
    elapsed time = 00:02:09, memory = 2067.68 (MB).
    Completing 90% with 6736 violations.
    elapsed time = 00:02:35, memory = 2072.96 (MB).
    Completing 100% with 6388 violations.
    elapsed time = 00:02:48, memory = 2072.96 (MB).
[INFO DRT-0199]   Number of violations = 6388.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          6      0      0      0      0
Metal Spacing        0   1123    410     52     12
Min Hole             0      1      0      0      0
Short                0   3990    775     18      1
[INFO DRT-0267] cpu time = 00:20:10, elapsed time = 00:02:48, memory = 2077.53 (MB), peak = 2102.34 (MB)
Total wire length = 1133442 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 313852 um.
Total wire length on LAYER met2 = 473306 um.
Total wire length on LAYER met3 = 225110 um.
Total wire length on LAYER met4 = 110820 um.
Total wire length on LAYER met5 = 10352 um.
Total number of vias = 162751.
Up-via summary (total 162751):

-------------------------
 FR_MASTERSLICE         0
            li1     64456
           met1     79553
           met2     15076
           met3      3409
           met4       257
-------------------------
               162751


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6388 violations.
    elapsed time = 00:00:12, memory = 2105.16 (MB).
    Completing 20% with 6388 violations.
    elapsed time = 00:00:27, memory = 2137.15 (MB).
    Completing 30% with 5082 violations.
    elapsed time = 00:00:33, memory = 2105.69 (MB).
    Completing 40% with 5082 violations.
    elapsed time = 00:00:56, memory = 2111.69 (MB).
    Completing 50% with 5082 violations.
    elapsed time = 00:01:14, memory = 2138.37 (MB).
    Completing 60% with 3418 violations.
    elapsed time = 00:01:26, memory = 2144.42 (MB).
    Completing 70% with 3418 violations.
    elapsed time = 00:01:37, memory = 2144.68 (MB).
    Completing 80% with 2150 violations.
    elapsed time = 00:01:41, memory = 2173.21 (MB).
    Completing 90% with 2150 violations.
    elapsed time = 00:01:59, memory = 2192.55 (MB).
    Completing 100% with 799 violations.
    elapsed time = 00:02:15, memory = 2208.62 (MB).
[INFO DRT-0199]   Number of violations = 799.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing      231      0     59      1
Short              430      0     74      3
[INFO DRT-0267] cpu time = 00:16:02, elapsed time = 00:02:16, memory = 2184.92 (MB), peak = 2226.53 (MB)
Total wire length = 1133430 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306834 um.
Total wire length on LAYER met2 = 469267 um.
Total wire length on LAYER met3 = 231745 um.
Total wire length on LAYER met4 = 115251 um.
Total wire length on LAYER met5 = 10332 um.
Total number of vias = 166072.
Up-via summary (total 166072):

-------------------------
 FR_MASTERSLICE         0
            li1     64466
           met1     80567
           met2     16815
           met3      3972
           met4       252
-------------------------
               166072


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 799 violations.
    elapsed time = 00:00:01, memory = 2205.20 (MB).
    Completing 20% with 799 violations.
    elapsed time = 00:00:04, memory = 2243.96 (MB).
    Completing 30% with 576 violations.
    elapsed time = 00:00:06, memory = 2176.95 (MB).
    Completing 40% with 576 violations.
    elapsed time = 00:00:09, memory = 2176.95 (MB).
    Completing 50% with 576 violations.
    elapsed time = 00:00:14, memory = 2177.18 (MB).
    Completing 60% with 354 violations.
    elapsed time = 00:00:16, memory = 2177.18 (MB).
    Completing 70% with 354 violations.
    elapsed time = 00:00:18, memory = 2177.18 (MB).
    Completing 80% with 156 violations.
    elapsed time = 00:00:20, memory = 2177.18 (MB).
    Completing 90% with 156 violations.
    elapsed time = 00:00:21, memory = 2177.18 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:24, memory = 2177.18 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Metal Spacing        7
Short               12
[INFO DRT-0267] cpu time = 00:02:31, elapsed time = 00:00:24, memory = 2177.18 (MB), peak = 2243.96 (MB)
Total wire length = 1133210 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306186 um.
Total wire length on LAYER met2 = 469267 um.
Total wire length on LAYER met3 = 232000 um.
Total wire length on LAYER met4 = 115423 um.
Total wire length on LAYER met5 = 10332 um.
Total number of vias = 166204.
Up-via summary (total 166204):

-------------------------
 FR_MASTERSLICE         0
            li1     64463
           met1     80615
           met2     16883
           met3      3991
           met4       252
-------------------------
               166204


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 2177.18 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 2177.18 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 2177.18 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 2177.18 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 2177.18 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 2177.18 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 2177.18 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:01, memory = 2177.18 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:01, memory = 2177.18 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 2177.18 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        3
Short                2
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2177.18 (MB), peak = 2243.96 (MB)
Total wire length = 1133196 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306175 um.
Total wire length on LAYER met2 = 469268 um.
Total wire length on LAYER met3 = 231996 um.
Total wire length on LAYER met4 = 115423 um.
Total wire length on LAYER met5 = 10332 um.
Total number of vias = 166205.
Up-via summary (total 166205):

-------------------------
 FR_MASTERSLICE         0
            li1     64463
           met1     80620
           met2     16879
           met3      3991
           met4       252
-------------------------
               166205


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:02, memory = 2177.18 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:05, memory = 2177.18 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:07, memory = 2177.18 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:10, memory = 2177.18 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:15, memory = 2177.18 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:20, memory = 2184.10 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:23, memory = 2259.13 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:29, memory = 2393.12 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:36, memory = 2508.71 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:42, memory = 2558.17 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:05:13, elapsed time = 00:00:42, memory = 2542.44 (MB), peak = 2577.82 (MB)
Total wire length = 1133212 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306176 um.
Total wire length on LAYER met2 = 469276 um.
Total wire length on LAYER met3 = 232002 um.
Total wire length on LAYER met4 = 115424 um.
Total wire length on LAYER met5 = 10332 um.
Total number of vias = 166208.
Up-via summary (total 166208):

-------------------------
 FR_MASTERSLICE         0
            li1     64463
           met1     80621
           met2     16880
           met3      3992
           met4       252
-------------------------
               166208


[INFO DRT-0198] Complete detail routing.
Total wire length = 1133212 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306176 um.
Total wire length on LAYER met2 = 469276 um.
Total wire length on LAYER met3 = 232002 um.
Total wire length on LAYER met4 = 115424 um.
Total wire length on LAYER met5 = 10332 um.
Total number of vias = 166208.
Up-via summary (total 166208):

-------------------------
 FR_MASTERSLICE         0
            li1     64463
           met1     80621
           met2     16880
           met3      3992
           met4       252
-------------------------
               166208


[INFO DRT-0267] cpu time = 01:28:04, elapsed time = 00:12:18, memory = 2542.44 (MB), peak = 2577.82 (MB)

[INFO DRT-0180] Post processing.
Took 888 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 25 antenna violations.
[INFO GRT-0015] Inserted 35 diodes.
[WARNING DRT-0120] Large net net1079 has 126 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2702 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 335 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11501 groups.
#scanned instances     = 31171
#unique  instances     = 335
#stdCellGenAp          = 12256
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7972
#stdCellPinNoAp        = 14
#stdCellPinCnt         = 67556
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:54, elapsed time = 00:02:05, memory = 2485.34 (MB), peak = 2577.82 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     194411

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 150 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 150 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53409.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51737.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33217.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9120.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2030.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 205.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2485.34 (MB), peak = 2577.82 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88656 vertical wires in 3 frboxes and 61062 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14218 vertical wires in 3 frboxes and 17750 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2485.34 (MB), peak = 2577.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.34 (MB), peak = 2577.82 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2435.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2505.10 (MB).
    Completing 30% with 139 violations.
    elapsed time = 00:00:09, memory = 2419.59 (MB).
    Completing 40% with 139 violations.
    elapsed time = 00:00:15, memory = 2472.28 (MB).
    Completing 50% with 139 violations.
    elapsed time = 00:00:17, memory = 2419.68 (MB).
    Completing 60% with 220 violations.
    elapsed time = 00:00:21, memory = 2487.22 (MB).
    Completing 70% with 220 violations.
    elapsed time = 00:00:24, memory = 2487.82 (MB).
    Completing 80% with 309 violations.
    elapsed time = 00:00:26, memory = 2458.86 (MB).
    Completing 90% with 309 violations.
    elapsed time = 00:00:32, memory = 2419.72 (MB).
    Completing 100% with 379 violations.
    elapsed time = 00:00:35, memory = 2482.23 (MB).
[INFO DRT-0199]   Number of violations = 453.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       18     20     28      5      1
Recheck              5     29     34      5      1
Short               36    157    105      8      1
[INFO DRT-0267] cpu time = 00:04:20, elapsed time = 00:00:35, memory = 2615.90 (MB), peak = 2615.90 (MB)
Total wire length = 1133629 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 305808 um.
Total wire length on LAYER met2 = 469378 um.
Total wire length on LAYER met3 = 231769 um.
Total wire length on LAYER met4 = 115614 um.
Total wire length on LAYER met5 = 11058 um.
Total number of vias = 166266.
Up-via summary (total 166266):

-------------------------
 FR_MASTERSLICE         0
            li1     64509
           met1     80604
           met2     16908
           met3      3991
           met4       254
-------------------------
               166266


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 453 violations.
    elapsed time = 00:00:02, memory = 2615.90 (MB).
    Completing 20% with 453 violations.
    elapsed time = 00:00:07, memory = 2652.40 (MB).
    Completing 30% with 353 violations.
    elapsed time = 00:00:09, memory = 2616.02 (MB).
    Completing 40% with 353 violations.
    elapsed time = 00:00:14, memory = 2616.02 (MB).
    Completing 50% with 353 violations.
    elapsed time = 00:00:17, memory = 2616.05 (MB).
    Completing 60% with 285 violations.
    elapsed time = 00:00:20, memory = 2616.05 (MB).
    Completing 70% with 285 violations.
    elapsed time = 00:00:23, memory = 2616.05 (MB).
    Completing 80% with 178 violations.
    elapsed time = 00:00:25, memory = 2616.05 (MB).
    Completing 90% with 178 violations.
    elapsed time = 00:00:30, memory = 2616.05 (MB).
    Completing 100% with 87 violations.
    elapsed time = 00:00:33, memory = 2616.05 (MB).
[INFO DRT-0199]   Number of violations = 87.
Viol/Layer        met1   met2   met3   met5
Metal Spacing        0      7      5      2
Short               16     40     17      0
[INFO DRT-0267] cpu time = 00:04:10, elapsed time = 00:00:33, memory = 2619.07 (MB), peak = 2654.40 (MB)
Total wire length = 1133520 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 305878 um.
Total wire length on LAYER met2 = 469335 um.
Total wire length on LAYER met3 = 231655 um.
Total wire length on LAYER met4 = 115595 um.
Total wire length on LAYER met5 = 11055 um.
Total number of vias = 166279.
Up-via summary (total 166279):

-------------------------
 FR_MASTERSLICE         0
            li1     64510
           met1     80615
           met2     16918
           met3      3982
           met4       254
-------------------------
               166279


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 87 violations.
    elapsed time = 00:00:00, memory = 2619.07 (MB).
    Completing 20% with 87 violations.
    elapsed time = 00:00:01, memory = 2619.07 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:02, memory = 2619.07 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:03, memory = 2619.07 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:04, memory = 2619.07 (MB).
    Completing 60% with 74 violations.
    elapsed time = 00:00:04, memory = 2619.07 (MB).
    Completing 70% with 74 violations.
    elapsed time = 00:00:04, memory = 2619.07 (MB).
    Completing 80% with 67 violations.
    elapsed time = 00:00:05, memory = 2619.07 (MB).
    Completing 90% with 67 violations.
    elapsed time = 00:00:05, memory = 2619.07 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:07, memory = 2619.07 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer        met1   met2   met3
Metal Spacing        9      3      4
Short               11     18     18
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:07, memory = 2619.07 (MB), peak = 2654.40 (MB)
Total wire length = 1133488 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 305882 um.
Total wire length on LAYER met2 = 469279 um.
Total wire length on LAYER met3 = 231681 um.
Total wire length on LAYER met4 = 115603 um.
Total wire length on LAYER met5 = 11041 um.
Total number of vias = 166277.
Up-via summary (total 166277):

-------------------------
 FR_MASTERSLICE         0
            li1     64508
           met1     80612
           met2     16920
           met3      3983
           met4       254
-------------------------
               166277


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 2619.07 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 2619.07 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:01, memory = 2619.07 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:01, memory = 2619.07 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:03, memory = 2619.07 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:04, memory = 2619.07 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:04, memory = 2619.07 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:05, memory = 2619.07 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:05, memory = 2619.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 2619.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:06, memory = 2619.07 (MB), peak = 2654.40 (MB)
Total wire length = 1133515 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306071 um.
Total wire length on LAYER met2 = 469272 um.
Total wire length on LAYER met3 = 231464 um.
Total wire length on LAYER met4 = 115665 um.
Total wire length on LAYER met5 = 11041 um.
Total number of vias = 166354.
Up-via summary (total 166354):

-------------------------
 FR_MASTERSLICE         0
            li1     64508
           met1     80656
           met2     16944
           met3      3992
           met4       254
-------------------------
               166354


[INFO DRT-0198] Complete detail routing.
Total wire length = 1133515 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306071 um.
Total wire length on LAYER met2 = 469272 um.
Total wire length on LAYER met3 = 231464 um.
Total wire length on LAYER met4 = 115665 um.
Total wire length on LAYER met5 = 11041 um.
Total number of vias = 166354.
Up-via summary (total 166354):

-------------------------
 FR_MASTERSLICE         0
            li1     64508
           met1     80656
           met2     16944
           met3      3992
           met4       254
-------------------------
               166354


[INFO DRT-0267] cpu time = 00:09:33, elapsed time = 00:01:23, memory = 2619.07 (MB), peak = 2654.40 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 6 diodes.
[WARNING DRT-0120] Large net net1079 has 126 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2702 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 335 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11502 groups.
#scanned instances     = 31177
#unique  instances     = 335
#stdCellGenAp          = 12256
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7972
#stdCellPinNoAp        = 14
#stdCellPinCnt         = 67556
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:03, elapsed time = 00:02:06, memory = 2559.30 (MB), peak = 2654.40 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     194409

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 150 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 150 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53410.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51738.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33218.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9119.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2028.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 204.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2559.30 (MB), peak = 2654.40 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88656 vertical wires in 3 frboxes and 61061 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14156 vertical wires in 3 frboxes and 17662 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2559.30 (MB), peak = 2654.40 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2559.30 (MB), peak = 2654.40 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2559.43 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2559.43 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:08, memory = 2559.43 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:13, memory = 2559.43 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:15, memory = 2582.46 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:18, memory = 2582.46 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:21, memory = 2582.55 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:23, memory = 2582.55 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:28, memory = 2582.55 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:30, memory = 2582.55 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met3
Metal Spacing        1
Recheck              1
Short                4
[INFO DRT-0267] cpu time = 00:03:48, elapsed time = 00:00:30, memory = 2587.36 (MB), peak = 2654.40 (MB)
Total wire length = 1133497 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306077 um.
Total wire length on LAYER met2 = 469269 um.
Total wire length on LAYER met3 = 231682 um.
Total wire length on LAYER met4 = 115641 um.
Total wire length on LAYER met5 = 10827 um.
Total number of vias = 166355.
Up-via summary (total 166355):

-------------------------
 FR_MASTERSLICE         0
            li1     64514
           met1     80657
           met2     16944
           met3      3990
           met4       250
-------------------------
               166355


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:02, memory = 2587.36 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:06, memory = 2615.54 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:07, memory = 2615.54 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:13, memory = 2615.54 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:15, memory = 2615.54 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:18, memory = 2615.54 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:21, memory = 2615.54 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:23, memory = 2615.54 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:28, memory = 2615.54 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:30, memory = 2615.54 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met3
Short                3
[INFO DRT-0267] cpu time = 00:03:48, elapsed time = 00:00:30, memory = 2615.54 (MB), peak = 2654.40 (MB)
Total wire length = 1133496 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306076 um.
Total wire length on LAYER met2 = 469267 um.
Total wire length on LAYER met3 = 231683 um.
Total wire length on LAYER met4 = 115641 um.
Total wire length on LAYER met5 = 10827 um.
Total number of vias = 166355.
Up-via summary (total 166355):

-------------------------
 FR_MASTERSLICE         0
            li1     64514
           met1     80657
           met2     16944
           met3      3990
           met4       250
-------------------------
               166355


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 2615.54 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met3
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2551.03 (MB), peak = 2654.40 (MB)
Total wire length = 1133496 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306076 um.
Total wire length on LAYER met2 = 469267 um.
Total wire length on LAYER met3 = 231683 um.
Total wire length on LAYER met4 = 115641 um.
Total wire length on LAYER met5 = 10827 um.
Total number of vias = 166355.
Up-via summary (total 166355):

-------------------------
 FR_MASTERSLICE         0
            li1     64514
           met1     80657
           met2     16944
           met3      3990
           met4       250
-------------------------
               166355


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:01, memory = 2551.03 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:03, memory = 2551.03 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:03, memory = 2551.03 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:04, memory = 2551.03 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:05, memory = 2574.81 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:06, memory = 2637.68 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:06, memory = 2582.79 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:08, memory = 2551.09 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:09, memory = 2551.09 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:10, memory = 2551.09 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:10, memory = 2587.30 (MB), peak = 2654.40 (MB)
Total wire length = 1133502 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306112 um.
Total wire length on LAYER met2 = 469272 um.
Total wire length on LAYER met3 = 231648 um.
Total wire length on LAYER met4 = 115641 um.
Total wire length on LAYER met5 = 10827 um.
Total number of vias = 166359.
Up-via summary (total 166359):

-------------------------
 FR_MASTERSLICE         0
            li1     64514
           met1     80662
           met2     16943
           met3      3990
           met4       250
-------------------------
               166359


[INFO DRT-0198] Complete detail routing.
Total wire length = 1133502 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 306112 um.
Total wire length on LAYER met2 = 469272 um.
Total wire length on LAYER met3 = 231648 um.
Total wire length on LAYER met4 = 115641 um.
Total wire length on LAYER met5 = 10827 um.
Total number of vias = 166359.
Up-via summary (total 166359):

-------------------------
 FR_MASTERSLICE         0
            li1     64514
           met1     80662
           met2     16943
           met3      3990
           met4       250
-------------------------
               166359


[INFO DRT-0267] cpu time = 00:08:53, elapsed time = 00:01:12, memory = 2587.30 (MB), peak = 2654.40 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 22:45.73[h:]min:sec. CPU time: user 9810.74 sys 10.50 (719%). Peak memory: 2718108KB.
