void\r\nF_1 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nV_1 -> V_3 = ( V_4 * ) F_2 ( V_2 ) ;\r\nV_1 -> V_5 = V_2 ;\r\nV_1 -> V_6 = 0 ;\r\nV_1 -> V_7 = 0 ;\r\n}\r\nvoid\r\nF_3 ( T_1 * V_1 )\r\n{\r\nF_4 ( V_1 -> V_3 ) ;\r\nV_1 -> V_3 = NULL ;\r\n}\r\nvoid\r\nF_5 ( T_1 * V_1 , T_2 V_2 )\r\n{\r\nT_2 V_8 = V_1 -> V_5 - V_1 -> V_7 ;\r\nT_2 V_9 ;\r\nT_3 V_10 ;\r\nif ( V_2 <= V_8 ) {\r\nreturn;\r\n}\r\nV_10 = V_1 -> V_6 >= V_2 ;\r\nif ( V_10 || V_1 -> V_6 > 0 ) {\r\nV_9 = V_1 -> V_7 - V_1 -> V_6 ;\r\nmemmove ( V_1 -> V_3 , V_1 -> V_3 + V_1 -> V_6 , V_9 ) ;\r\nV_1 -> V_6 = 0 ;\r\nV_1 -> V_7 = V_9 ;\r\n}\r\nif ( V_10 ) {\r\nreturn;\r\n}\r\nV_1 -> V_5 += V_2 + 1024 ;\r\nV_1 -> V_3 = ( V_4 * ) F_6 ( V_1 -> V_3 , V_1 -> V_5 ) ;\r\n}\r\nvoid\r\nF_7 ( T_1 * V_1 , V_4 * V_11 , T_2 V_12 )\r\n{\r\nF_5 ( V_1 , V_12 ) ;\r\nmemcpy ( V_1 -> V_3 + V_1 -> V_7 , V_11 , V_12 ) ;\r\nV_1 -> V_7 += V_12 ;\r\n}\r\nvoid\r\nF_8 ( T_1 * V_1 , T_2 V_12 )\r\n{\r\nif ( V_1 -> V_6 + V_12 > V_1 -> V_7 ) {\r\nF_9 ( L_1 V_13 L_2 V_13 L_3 V_13 L_4 ,\r\n( V_14 ) V_12 , ( V_14 ) V_1 -> V_6 ,\r\n( V_14 ) V_1 -> V_7 ) ;\r\n}\r\nV_1 -> V_6 += V_12 ;\r\nif ( V_1 -> V_6 == V_1 -> V_7 ) {\r\nV_1 -> V_6 = 0 ;\r\nV_1 -> V_7 = 0 ;\r\n}\r\n}\r\nvoid\r\nF_10 ( T_1 * V_1 )\r\n{\r\nF_8 ( V_1 , F_11 ( V_1 ) ) ;\r\n}\r\nvoid\r\nF_12 ( T_1 * V_1 , T_2 V_12 )\r\n{\r\nV_1 -> V_7 += V_12 ;\r\n}\r\nT_2\r\nF_11 ( T_1 * V_1 )\r\n{\r\nreturn V_1 -> V_7 - V_1 -> V_6 ;\r\n}\r\nV_4 *\r\nF_13 ( T_1 * V_1 )\r\n{\r\nreturn V_1 -> V_3 + V_1 -> V_6 ;\r\n}\r\nV_4 *\r\nF_14 ( T_1 * V_1 )\r\n{\r\nreturn V_1 -> V_3 + V_1 -> V_7 ;\r\n}\r\nvoid\r\nF_15 ( T_1 * V_1 , T_1 * V_15 )\r\n{\r\nF_7 ( V_1 , F_13 ( V_15 ) , F_11 ( V_15 ) ) ;\r\n}
