// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_a_TVALID,
        out_stream_TREADY,
        sub47,
        out_stream_TDATA,
        out_stream_TVALID,
        in_stream_a_TDATA,
        in_stream_a_TREADY,
        sub,
        empty,
        mul_ln101_1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in_stream_a_TVALID;
input   out_stream_TREADY;
input  [31:0] sub47;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input  [63:0] in_stream_a_TDATA;
output   in_stream_a_TREADY;
input  [31:0] sub;
input  [31:0] empty;
input  [31:0] mul_ln101_1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1;
output  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1;
output  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1;

reg ap_idle;
reg out_stream_TVALID;
reg in_stream_a_TREADY;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1;
reg[15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1;
reg[15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln104_fu_705_p2;
wire   [0:0] or_ln108_fu_819_p2;
reg    ap_predicate_op77_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] or_ln108_reg_978;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    in_stream_a_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] select_ln104_fu_735_p3;
wire   [5:0] select_ln104_1_fu_743_p3;
reg   [5:0] select_ln104_1_reg_954;
reg   [5:0] select_ln104_1_reg_954_pp0_iter1_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter2_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter3_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter4_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter5_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter6_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter7_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter8_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter9_reg;
reg   [5:0] select_ln104_1_reg_954_pp0_iter10_reg;
wire   [4:0] trunc_ln104_fu_751_p1;
reg   [4:0] trunc_ln104_reg_959;
reg   [4:0] trunc_ln104_reg_959_pp0_iter1_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter2_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter3_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter4_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter5_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter6_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter7_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter8_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter9_reg;
reg   [4:0] trunc_ln104_reg_959_pp0_iter10_reg;
wire   [0:0] cmp45_fu_759_p2;
reg   [0:0] cmp45_reg_964;
wire   [31:0] zext_ln105_fu_777_p1;
reg   [31:0] zext_ln105_reg_969;
reg   [4:0] trunc_ln_reg_974;
reg   [4:0] trunc_ln_reg_974_pp0_iter1_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter2_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter3_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter4_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter5_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter6_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter7_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter8_reg;
reg   [4:0] trunc_ln_reg_974_pp0_iter9_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter1_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter2_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter3_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter4_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter5_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter6_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter7_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter8_reg;
reg   [0:0] or_ln108_reg_978_pp0_iter9_reg;
reg   [63:0] in_stream_a_read_reg_982;
wire   [15:0] trunc_ln110_fu_825_p1;
reg   [15:0] trunc_ln110_reg_987;
reg   [15:0] trunc_ln110_reg_987_pp0_iter1_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter2_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter3_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter4_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter5_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter6_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter7_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter8_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter9_reg;
reg   [15:0] trunc_ln110_reg_987_pp0_iter10_reg;
wire   [6:0] grp_fu_781_p2;
reg   [6:0] urem_ln105_reg_1016;
wire   [63:0] zext_ln110_1_fu_890_p1;
reg   [6:0] j_fu_188;
wire   [6:0] add_ln105_fu_829_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [5:0] i_2_fu_192;
reg   [5:0] ap_sig_allocacmp_i_2_load;
reg   [11:0] indvar_flatten_fu_196;
wire   [11:0] add_ln104_1_fu_711_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
reg    ap_predicate_pred467_state12;
reg    ap_predicate_pred473_state12;
reg    ap_predicate_pred483_state12;
reg    ap_predicate_pred488_state12;
reg    ap_predicate_pred497_state12;
reg    ap_predicate_pred502_state12;
reg    ap_predicate_pred511_state12;
reg    ap_predicate_pred516_state12;
reg    ap_predicate_pred525_state12;
reg    ap_predicate_pred530_state12;
reg    ap_predicate_pred539_state12;
reg    ap_predicate_pred544_state12;
reg    ap_predicate_pred553_state12;
reg    ap_predicate_pred558_state12;
reg    ap_predicate_pred567_state12;
reg    ap_predicate_pred572_state12;
reg    ap_predicate_pred581_state12;
reg    ap_predicate_pred586_state12;
reg    ap_predicate_pred595_state12;
reg    ap_predicate_pred600_state12;
reg    ap_predicate_pred609_state12;
reg    ap_predicate_pred614_state12;
reg    ap_predicate_pred623_state12;
reg    ap_predicate_pred628_state12;
reg    ap_predicate_pred637_state12;
reg    ap_predicate_pred642_state12;
reg    ap_predicate_pred651_state12;
reg    ap_predicate_pred656_state12;
reg    ap_predicate_pred665_state12;
reg    ap_predicate_pred670_state12;
reg    ap_predicate_pred679_state12;
reg    ap_predicate_pred684_state12;
reg    ap_predicate_pred693_state12;
reg    ap_predicate_pred698_state12;
reg    ap_predicate_pred707_state12;
reg    ap_predicate_pred712_state12;
reg    ap_predicate_pred721_state12;
reg    ap_predicate_pred726_state12;
reg    ap_predicate_pred735_state12;
reg    ap_predicate_pred740_state12;
reg    ap_predicate_pred749_state12;
reg    ap_predicate_pred754_state12;
reg    ap_predicate_pred763_state12;
reg    ap_predicate_pred768_state12;
reg    ap_predicate_pred777_state12;
reg    ap_predicate_pred782_state12;
reg    ap_predicate_pred791_state12;
reg    ap_predicate_pred796_state12;
reg    ap_predicate_pred833_state12;
reg    ap_predicate_pred852_state12;
wire   [0:0] icmp_ln105_fu_729_p2;
wire   [5:0] add_ln104_fu_723_p2;
wire   [31:0] zext_ln104_fu_755_p1;
wire   [0:0] ult_fu_765_p2;
wire   [2:0] grp_fu_781_p1;
wire   [6:0] mul_ln105_fu_791_p0;
wire   [8:0] mul_ln105_fu_791_p1;
wire   [14:0] mul_ln105_fu_791_p2;
wire   [0:0] icmp_ln108_fu_807_p2;
wire   [0:0] xor_ln108_fu_813_p2;
wire   [0:0] rev_fu_771_p2;
wire   [0:0] icmp_ln112_fu_850_p2;
wire   [0:0] valOut_last_fu_854_p2;
wire   [6:0] tmp_2_fu_872_p3;
wire   [6:0] zext_ln110_fu_869_p1;
wire   [6:0] sub_ln110_fu_879_p2;
wire   [6:0] add_ln110_fu_885_p2;
reg    grp_fu_781_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [14:0] mul_ln105_fu_791_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 j_fu_188 = 7'd0;
#0 i_2_fu_192 = 6'd0;
#0 indvar_flatten_fu_196 = 12'd0;
#0 ap_done_reg = 1'b0;
end

SMM_CIF_0_1_urem_7ns_3ns_7_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
urem_7ns_3ns_7_11_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln104_fu_735_p3),
    .din1(grp_fu_781_p1),
    .ce(grp_fu_781_ce),
    .dout(grp_fu_781_p2)
);

SMM_CIF_0_1_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U111(
    .din0(mul_ln105_fu_791_p0),
    .din1(mul_ln105_fu_791_p1),
    .dout(mul_ln105_fu_791_p2)
);

SMM_CIF_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_705_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            i_2_fu_192 <= select_ln104_1_fu_743_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_2_fu_192 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_705_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            indvar_flatten_fu_196 <= add_ln104_1_fu_711_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_196 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln104_fu_705_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            j_fu_188 <= add_ln105_fu_829_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_188 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred467_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd23));
        ap_predicate_pred473_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd23));
        ap_predicate_pred483_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd22));
        ap_predicate_pred488_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd22));
        ap_predicate_pred497_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd21));
        ap_predicate_pred502_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd21));
        ap_predicate_pred511_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd20));
        ap_predicate_pred516_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd20));
        ap_predicate_pred525_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd19));
        ap_predicate_pred530_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd19));
        ap_predicate_pred539_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd18));
        ap_predicate_pred544_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd18));
        ap_predicate_pred553_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd17));
        ap_predicate_pred558_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd17));
        ap_predicate_pred567_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd16));
        ap_predicate_pred572_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd16));
        ap_predicate_pred581_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd15));
        ap_predicate_pred586_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd15));
        ap_predicate_pred595_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd14));
        ap_predicate_pred600_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd14));
        ap_predicate_pred609_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd13));
        ap_predicate_pred614_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd13));
        ap_predicate_pred623_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd12));
        ap_predicate_pred628_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd12));
        ap_predicate_pred637_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd11));
        ap_predicate_pred642_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd11));
        ap_predicate_pred651_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd10));
        ap_predicate_pred656_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd10));
        ap_predicate_pred665_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd9));
        ap_predicate_pred670_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd9));
        ap_predicate_pred679_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd8));
        ap_predicate_pred684_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd8));
        ap_predicate_pred693_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd7));
        ap_predicate_pred698_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd7));
        ap_predicate_pred707_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd6));
        ap_predicate_pred712_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd6));
        ap_predicate_pred721_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd5));
        ap_predicate_pred726_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd5));
        ap_predicate_pred735_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd4));
        ap_predicate_pred740_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd4));
        ap_predicate_pred749_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd3));
        ap_predicate_pred754_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd3));
        ap_predicate_pred763_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd2));
        ap_predicate_pred768_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd2));
        ap_predicate_pred777_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd1));
        ap_predicate_pred782_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd1));
        ap_predicate_pred791_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd0));
        ap_predicate_pred796_state12 <= ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd0));
        ap_predicate_pred833_state12 <= (((((((((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd30)) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd31))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd29))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd28))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd27))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd26))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd25))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd0) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd24)));
        ap_predicate_pred852_state12 <= (((((((((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd30)) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd31))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd29))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd28))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd27))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd26))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd25))) | ((or_ln108_reg_978_pp0_iter9_reg == 1'd1) & (trunc_ln_reg_974_pp0_iter9_reg == 5'd24)));
        or_ln108_reg_978_pp0_iter2_reg <= or_ln108_reg_978_pp0_iter1_reg;
        or_ln108_reg_978_pp0_iter3_reg <= or_ln108_reg_978_pp0_iter2_reg;
        or_ln108_reg_978_pp0_iter4_reg <= or_ln108_reg_978_pp0_iter3_reg;
        or_ln108_reg_978_pp0_iter5_reg <= or_ln108_reg_978_pp0_iter4_reg;
        or_ln108_reg_978_pp0_iter6_reg <= or_ln108_reg_978_pp0_iter5_reg;
        or_ln108_reg_978_pp0_iter7_reg <= or_ln108_reg_978_pp0_iter6_reg;
        or_ln108_reg_978_pp0_iter8_reg <= or_ln108_reg_978_pp0_iter7_reg;
        or_ln108_reg_978_pp0_iter9_reg <= or_ln108_reg_978_pp0_iter8_reg;
        select_ln104_1_reg_954_pp0_iter10_reg <= select_ln104_1_reg_954_pp0_iter9_reg;
        select_ln104_1_reg_954_pp0_iter2_reg <= select_ln104_1_reg_954_pp0_iter1_reg;
        select_ln104_1_reg_954_pp0_iter3_reg <= select_ln104_1_reg_954_pp0_iter2_reg;
        select_ln104_1_reg_954_pp0_iter4_reg <= select_ln104_1_reg_954_pp0_iter3_reg;
        select_ln104_1_reg_954_pp0_iter5_reg <= select_ln104_1_reg_954_pp0_iter4_reg;
        select_ln104_1_reg_954_pp0_iter6_reg <= select_ln104_1_reg_954_pp0_iter5_reg;
        select_ln104_1_reg_954_pp0_iter7_reg <= select_ln104_1_reg_954_pp0_iter6_reg;
        select_ln104_1_reg_954_pp0_iter8_reg <= select_ln104_1_reg_954_pp0_iter7_reg;
        select_ln104_1_reg_954_pp0_iter9_reg <= select_ln104_1_reg_954_pp0_iter8_reg;
        trunc_ln104_reg_959_pp0_iter10_reg <= trunc_ln104_reg_959_pp0_iter9_reg;
        trunc_ln104_reg_959_pp0_iter2_reg <= trunc_ln104_reg_959_pp0_iter1_reg;
        trunc_ln104_reg_959_pp0_iter3_reg <= trunc_ln104_reg_959_pp0_iter2_reg;
        trunc_ln104_reg_959_pp0_iter4_reg <= trunc_ln104_reg_959_pp0_iter3_reg;
        trunc_ln104_reg_959_pp0_iter5_reg <= trunc_ln104_reg_959_pp0_iter4_reg;
        trunc_ln104_reg_959_pp0_iter6_reg <= trunc_ln104_reg_959_pp0_iter5_reg;
        trunc_ln104_reg_959_pp0_iter7_reg <= trunc_ln104_reg_959_pp0_iter6_reg;
        trunc_ln104_reg_959_pp0_iter8_reg <= trunc_ln104_reg_959_pp0_iter7_reg;
        trunc_ln104_reg_959_pp0_iter9_reg <= trunc_ln104_reg_959_pp0_iter8_reg;
        trunc_ln110_reg_987_pp0_iter10_reg <= trunc_ln110_reg_987_pp0_iter9_reg;
        trunc_ln110_reg_987_pp0_iter2_reg <= trunc_ln110_reg_987_pp0_iter1_reg;
        trunc_ln110_reg_987_pp0_iter3_reg <= trunc_ln110_reg_987_pp0_iter2_reg;
        trunc_ln110_reg_987_pp0_iter4_reg <= trunc_ln110_reg_987_pp0_iter3_reg;
        trunc_ln110_reg_987_pp0_iter5_reg <= trunc_ln110_reg_987_pp0_iter4_reg;
        trunc_ln110_reg_987_pp0_iter6_reg <= trunc_ln110_reg_987_pp0_iter5_reg;
        trunc_ln110_reg_987_pp0_iter7_reg <= trunc_ln110_reg_987_pp0_iter6_reg;
        trunc_ln110_reg_987_pp0_iter8_reg <= trunc_ln110_reg_987_pp0_iter7_reg;
        trunc_ln110_reg_987_pp0_iter9_reg <= trunc_ln110_reg_987_pp0_iter8_reg;
        trunc_ln_reg_974_pp0_iter2_reg <= trunc_ln_reg_974_pp0_iter1_reg;
        trunc_ln_reg_974_pp0_iter3_reg <= trunc_ln_reg_974_pp0_iter2_reg;
        trunc_ln_reg_974_pp0_iter4_reg <= trunc_ln_reg_974_pp0_iter3_reg;
        trunc_ln_reg_974_pp0_iter5_reg <= trunc_ln_reg_974_pp0_iter4_reg;
        trunc_ln_reg_974_pp0_iter6_reg <= trunc_ln_reg_974_pp0_iter5_reg;
        trunc_ln_reg_974_pp0_iter7_reg <= trunc_ln_reg_974_pp0_iter6_reg;
        trunc_ln_reg_974_pp0_iter8_reg <= trunc_ln_reg_974_pp0_iter7_reg;
        trunc_ln_reg_974_pp0_iter9_reg <= trunc_ln_reg_974_pp0_iter8_reg;
        urem_ln105_reg_1016 <= grp_fu_781_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp45_reg_964 <= cmp45_fu_759_p2;
        in_stream_a_read_reg_982 <= in_stream_a_TDATA;
        or_ln108_reg_978 <= or_ln108_fu_819_p2;
        or_ln108_reg_978_pp0_iter1_reg <= or_ln108_reg_978;
        select_ln104_1_reg_954 <= select_ln104_1_fu_743_p3;
        select_ln104_1_reg_954_pp0_iter1_reg <= select_ln104_1_reg_954;
        trunc_ln104_reg_959 <= trunc_ln104_fu_751_p1;
        trunc_ln104_reg_959_pp0_iter1_reg <= trunc_ln104_reg_959;
        trunc_ln110_reg_987 <= trunc_ln110_fu_825_p1;
        trunc_ln110_reg_987_pp0_iter1_reg <= trunc_ln110_reg_987;
        trunc_ln_reg_974 <= {{mul_ln105_fu_791_p2[13:9]}};
        trunc_ln_reg_974_pp0_iter1_reg <= trunc_ln_reg_974;
        zext_ln105_reg_969[6 : 0] <= zext_ln105_fu_777_p1[6 : 0];
    end
end

always @ (*) begin
    if ((((ap_predicate_pred782_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred777_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred782_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 = 16'd0;
        end else if ((ap_predicate_pred777_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred782_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred777_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred768_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred763_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred768_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 = 16'd0;
        end else if ((ap_predicate_pred763_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred768_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred763_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred754_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred749_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred754_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 = 16'd0;
        end else if ((ap_predicate_pred749_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred754_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred749_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred740_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred735_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred740_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 = 16'd0;
        end else if ((ap_predicate_pred735_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred740_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred735_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred726_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred721_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred726_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 = 16'd0;
        end else if ((ap_predicate_pred721_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred726_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred721_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred712_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred707_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred712_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 = 16'd0;
        end else if ((ap_predicate_pred707_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred712_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred707_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred698_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred693_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred698_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 = 16'd0;
        end else if ((ap_predicate_pred693_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred698_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred693_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred684_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred679_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred684_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 = 16'd0;
        end else if ((ap_predicate_pred679_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred684_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred679_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred670_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred665_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred670_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 = 16'd0;
        end else if ((ap_predicate_pred665_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred670_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred665_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred796_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred791_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred796_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 = 16'd0;
        end else if ((ap_predicate_pred791_state12 == 1'b1)) begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 = 'bx;
        end
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred796_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred791_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln104_fu_705_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2_load = 6'd0;
    end else begin
        ap_sig_allocacmp_i_2_load = i_2_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_781_ce = 1'b1;
    end else begin
        grp_fu_781_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op77_read_state1 == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TDATA_blk_n = in_stream_a_TVALID;
    end else begin
        in_stream_a_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op77_read_state1 == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_stream_a_TREADY = 1'b1;
    end else begin
        in_stream_a_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln108_reg_978 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln108_reg_978 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred656_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred651_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred656_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 = 16'd0;
        end else if ((ap_predicate_pred651_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred656_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred651_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred642_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred637_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred642_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 = 16'd0;
        end else if ((ap_predicate_pred637_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred642_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred637_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred628_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred623_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred628_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 = 16'd0;
        end else if ((ap_predicate_pred623_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred628_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred623_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred614_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred609_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred614_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 = 16'd0;
        end else if ((ap_predicate_pred609_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred614_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred609_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred600_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred595_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred600_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 = 16'd0;
        end else if ((ap_predicate_pred595_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred600_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred595_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred586_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred581_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred586_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 = 16'd0;
        end else if ((ap_predicate_pred581_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred586_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred581_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred572_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred567_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred572_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 = 16'd0;
        end else if ((ap_predicate_pred567_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred572_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred567_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred558_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred553_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred558_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 = 16'd0;
        end else if ((ap_predicate_pred553_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred558_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred553_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred544_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred539_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred544_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 = 16'd0;
        end else if ((ap_predicate_pred539_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred544_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred539_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred530_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred525_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred530_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 = 16'd0;
        end else if ((ap_predicate_pred525_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred530_state12 == 1'b1) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred525_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred516_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred511_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred516_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 = 16'd0;
        end else if ((ap_predicate_pred511_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred516_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred511_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred502_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred497_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred502_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 = 16'd0;
        end else if ((ap_predicate_pred497_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred502_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred497_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred488_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred483_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred488_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 = 16'd0;
        end else if ((ap_predicate_pred483_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred488_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred483_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred473_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred467_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred473_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 = 16'd0;
        end else if ((ap_predicate_pred467_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred473_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_pred467_state12 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred852_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred833_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if ((ap_predicate_pred852_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 = 16'd0;
        end else if ((ap_predicate_pred833_state12 == 1'b1)) begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 = trunc_ln110_reg_987_pp0_iter10_reg;
        end else begin
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 = 'bx;
        end
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred852_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_predicate_pred833_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1 = zext_ln110_1_fu_890_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1 = zext_ln110_1_fu_890_p1;

assign add_ln104_1_fu_711_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln104_fu_723_p2 = (ap_sig_allocacmp_i_2_load + 6'd1);

assign add_ln105_fu_829_p2 = (select_ln104_fu_735_p3 + 7'd1);

assign add_ln110_fu_885_p2 = (sub_ln110_fu_879_p2 + urem_ln105_reg_1016);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2_pp0_stage0_iter1))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | (1'b1 == ap_block_state2_pp0_stage0_iter1))) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_predicate_op77_read_state1 == 1'b1) & (in_stream_a_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((or_ln108_reg_978 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((or_ln108_reg_978 == 1'd0) & (out_stream_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op77_read_state1 = ((or_ln108_fu_819_p2 == 1'd0) & (icmp_ln104_fu_705_p2 == 1'd0));
end

assign cmp45_fu_759_p2 = ((zext_ln104_fu_755_p1 == sub) ? 1'b1 : 1'b0);

assign grp_fu_781_p1 = 7'd3;

assign icmp_ln104_fu_705_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd2400) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_729_p2 = ((ap_sig_allocacmp_j_load == 7'd75) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_807_p2 = ((zext_ln105_fu_777_p1 < mul_ln101_1) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_850_p2 = ((zext_ln105_reg_969 == sub47) ? 1'b1 : 1'b0);

assign mul_ln105_fu_791_p0 = mul_ln105_fu_791_p00;

assign mul_ln105_fu_791_p00 = select_ln104_fu_735_p3;

assign mul_ln105_fu_791_p1 = 15'd171;

assign or_ln108_fu_819_p2 = (xor_ln108_fu_813_p2 | rev_fu_771_p2);

assign out_stream_TDATA = {in_stream_a_read_reg_982[64 - 1:33], |(valOut_last_fu_854_p2), in_stream_a_read_reg_982[31:0]};

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1 = zext_ln110_1_fu_890_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1 = zext_ln110_1_fu_890_p1;

assign rev_fu_771_p2 = (ult_fu_765_p2 ^ 1'd1);

assign select_ln104_1_fu_743_p3 = ((icmp_ln105_fu_729_p2[0:0] == 1'b1) ? add_ln104_fu_723_p2 : ap_sig_allocacmp_i_2_load);

assign select_ln104_fu_735_p3 = ((icmp_ln105_fu_729_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign sub_ln110_fu_879_p2 = (tmp_2_fu_872_p3 - zext_ln110_fu_869_p1);

assign tmp_2_fu_872_p3 = {{trunc_ln104_reg_959_pp0_iter10_reg}, {2'd0}};

assign trunc_ln104_fu_751_p1 = select_ln104_1_fu_743_p3[4:0];

assign trunc_ln110_fu_825_p1 = in_stream_a_TDATA[15:0];

assign ult_fu_765_p2 = ((zext_ln104_fu_755_p1 < empty) ? 1'b1 : 1'b0);

assign valOut_last_fu_854_p2 = (icmp_ln112_fu_850_p2 & cmp45_reg_964);

assign xor_ln108_fu_813_p2 = (icmp_ln108_fu_807_p2 ^ 1'd1);

assign zext_ln104_fu_755_p1 = select_ln104_1_fu_743_p3;

assign zext_ln105_fu_777_p1 = select_ln104_fu_735_p3;

assign zext_ln110_1_fu_890_p1 = add_ln110_fu_885_p2;

assign zext_ln110_fu_869_p1 = select_ln104_1_reg_954_pp0_iter10_reg;

always @ (posedge ap_clk) begin
    zext_ln105_reg_969[31:7] <= 25'b0000000000000000000000000;
end

endmodule //SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
