/*
 * stm32f446xx.h
 *
 *  Created on: Jun 7, 2024
 *      Author: z0976
 */

#ifndef INC_STM32F446XX_H_
#define INC_STM32F446XX_H_
/*
 * Base address of Flash and SRAM memories
 */

#define FLASH_BASEADDR					0x08000000U
#define SRAM1_BASEADDR					0x20000000U
#define SRAM2_BASEADDR					0x20001C00U
#define ROM_BASEADDR					0x1FFF0000U
#define SRAM							SRAM1_BASEADDR1

/*
 * AHBx and APBx Bus Peripheral base address
 */

#define PERIPH_BASE						0x40000000U
#define APB1PERIPH_BASE					PERIPH_BASE
#define APB2PERIPH_BASE					0x40010000U
#define AHB1PERIPH_BASE					0x40020000U
#define AHB2PERIPH_BASE					0x50000000U




#endif /* INC_STM32F446XX_H_ */
