

================================================================
== Vivado HLS Report for 'backsub'
================================================================
* Date:           Sun Oct 15 01:54:56 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_hls_maxi
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  311059|  311082|  311060|  311083|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy..frame_in   |  103681|  103681|         3|          1|          1|  103680|    yes   |
        |- Loop 2             |  103680|  103680|         2|          1|          1|  103680|    yes   |
        |- Loop 3             |  103703|  103703|        25|          1|          1|  103680|    yes   |
        |- memcpy.frame_out.  |  103681|  103681|         3|          1|          1|  103680|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    386|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     13|    2588|   4379|
|Memory           |      256|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    249|
|Register         |        -|      -|     694|     34|
+-----------------+---------+-------+--------+-------+
|Total            |      256|     13|    3282|   5048|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       91|      5|       3|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |backsub_AXILiteS_s_axi_U                 |backsub_AXILiteS_s_axi                |        0|      0|  106|  168|
    |backsub_CRTL_BUS_s_axi_U                 |backsub_CRTL_BUS_s_axi                |        0|      0|   75|  106|
    |backsub_fadd_32ns_32ns_32_5_full_dsp_U1  |backsub_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |backsub_fadd_32ns_32ns_32_5_full_dsp_U2  |backsub_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |backsub_fmul_32ns_32ns_32_4_max_dsp_U3   |backsub_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |backsub_fmul_32ns_32ns_32_4_max_dsp_U4   |backsub_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |backsub_fmul_32ns_32ns_32_4_max_dsp_U5   |backsub_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |backsub_gmem_m_axi_U                     |backsub_gmem_m_axi                    |        0|      0|  548|  700|
    |backsub_sitofp_32ns_32_6_U6              |backsub_sitofp_32ns_32_6              |        0|      0|  340|  554|
    |backsub_sitofp_32ns_32_6_U7              |backsub_sitofp_32ns_32_6              |        0|      0|  340|  554|
    |backsub_sitofp_32ns_32_6_U8              |backsub_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|     13| 2588| 4379|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------+---------+---+----+--------+-----+------+-------------+
    |  Memory  |     Module     | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +----------+----------------+---------+---+----+--------+-----+------+-------------+
    |frame1_U  |backsub_frame1  |       64|  0|   0|  103680|    8|     1|       829440|
    |out_U     |backsub_frame1  |       64|  0|   0|  103680|    8|     1|       829440|
    |frame2_U  |backsub_frame2  |       64|  0|   0|  103680|    8|     1|       829440|
    |frame3_U  |backsub_frame2  |       64|  0|   0|  103680|    8|     1|       829440|
    +----------+----------------+---------+---+----+--------+-----+------+-------------+
    |Total     |                |      256|  0|   0|  414720|   32|     4|      3317760|
    +----------+----------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_606_p2           |     +    |      0|  0|   17|          17|           1|
    |i_2_fu_413_p2           |     +    |      0|  0|   17|          17|           1|
    |indvar_next1_fu_627_p2  |     +    |      0|  0|   17|          17|           1|
    |indvar_next_fu_396_p2   |     +    |      0|  0|   17|          17|           1|
    |sh_assign_fu_469_p2     |     +    |      0|  0|    9|           8|           9|
    |neg_fu_566_p2           |     -    |      0|  0|    9|           1|           9|
    |tmp_19_fu_560_p2        |     -    |      0|  0|    9|           9|           9|
    |tmp_4_i_i_fu_483_p2     |     -    |      0|  0|    8|           7|           8|
    |abs_fu_578_p3           |  Select  |      0|  0|    9|           1|           9|
    |p_cast_fu_592_p3        |  Select  |      0|  0|    2|           1|           2|
    |result_V_fu_546_p3      |  Select  |      0|  0|    8|           1|           8|
    |sh_assign_1_fu_492_p3   |  Select  |      0|  0|    9|           1|           9|
    |ap_sig_bdd_259          |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_737          |    and   |      0|  0|    1|           1|           1|
    |abscond_fu_572_p2       |   icmp   |      0|  0|    3|           9|           1|
    |exitcond1_fu_600_p2     |   icmp   |      0|  0|    6|          17|          16|
    |exitcond2_fu_621_p2     |   icmp   |      0|  0|    6|          17|          16|
    |exitcond8_fu_390_p2     |   icmp   |      0|  0|    6|          17|          16|
    |exitcond_fu_407_p2      |   icmp   |      0|  0|    6|          17|          16|
    |not_tmp_s_fu_586_p2     |   icmp   |      0|  0|    3|           9|           4|
    |tmp_7_i_i_fu_512_p2     |   lshr   |      0|  0|   63|          24|          24|
    |tmp_9_i_i_fu_518_p2     |    shl   |      0|  0|  160|          54|          54|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  386|         263|         216|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  18|         20|    1|         20|
    |ap_reg_ppiten_pp0_it2        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it24       |   1|          2|    1|          2|
    |ap_reg_ppiten_pp3_it2        |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |   1|          2|    1|          2|
    |frame1_address0              |  17|          4|   17|         68|
    |frame2_address0              |  17|          3|   17|         51|
    |frame3_address0              |  17|          3|   17|         51|
    |grp_fu_373_p2                |  32|          3|   32|         96|
    |grp_fu_380_p2                |  32|          3|   32|         96|
    |i1_reg_308                   |  17|          2|   17|         34|
    |i_reg_319                    |  17|          2|   17|         34|
    |indvar1_reg_330              |  17|          2|   17|         34|
    |indvar_phi_fu_300_p4         |  17|          2|   17|         34|
    |indvar_reg_296               |  17|          2|   17|         34|
    |out_address0                 |  17|          4|   17|         68|
    |out_d0                       |   8|          3|    8|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 249|         65|  232|        656|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  19|   0|   19|          0|
    |ap_reg_ioackin_gmem_ARREADY             |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY             |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it10                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it11                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it12                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it13                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it14                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it15                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it16                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it17                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it18                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it19                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it20                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it21                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it22                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it23                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it24                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it3                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it4                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it5                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it6                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it7                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it8                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it9                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_823_pp3_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond8_reg_662_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_296_pp0_it1     |  17|   0|   17|          0|
    |exitcond1_reg_797                       |   1|   0|    1|          0|
    |exitcond2_reg_823                       |   1|   0|    1|          0|
    |exitcond8_reg_662                       |   1|   0|    1|          0|
    |exitcond_reg_676                        |   1|   0|    1|          0|
    |frame_in_read_reg_647                   |  32|   0|   32|          0|
    |frame_out_read_reg_642                  |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_671                |   8|   0|    8|          0|
    |i1_reg_308                              |  17|   0|   17|          0|
    |i_reg_319                               |  17|   0|   17|          0|
    |indvar1_reg_330                         |  17|   0|   17|          0|
    |indvar_next_reg_666                     |  17|   0|   17|          0|
    |indvar_reg_296                          |  17|   0|   17|          0|
    |init_read_reg_638                       |   1|   0|    1|          0|
    |loc_V_1_reg_782                         |  23|   0|   23|          0|
    |loc_V_reg_776                           |   8|   0|    8|          0|
    |not_tmp_s_reg_792                       |   1|   0|    1|          0|
    |out_load_reg_837                        |   8|   0|    8|          0|
    |result_V_reg_787                        |   8|   0|    8|          0|
    |tmp_11_reg_741                          |  32|   0|   32|          0|
    |tmp_12_reg_756                          |  32|   0|   32|          0|
    |tmp_13_reg_766                          |  32|   0|   32|          0|
    |tmp_15_reg_761                          |  32|   0|   32|          0|
    |tmp_16_reg_771                          |  32|   0|   32|          0|
    |tmp_17_reg_652                          |  64|   0|   64|          0|
    |tmp_18_reg_818                          |  64|   0|   64|          0|
    |tmp_4_reg_806                           |  17|   0|   64|         47|
    |tmp_6_reg_685                           |  17|   0|   64|         47|
    |tmp_8_reg_736                           |  32|   0|   32|          0|
    |tmp_9_reg_751                           |  32|   0|   32|          0|
    |val1_reg_703                            |   8|   0|    8|          0|
    |val2_reg_710                            |   8|   0|    8|          0|
    |val3_reg_731                            |   8|   0|    8|          0|
    |exitcond_reg_676                        |   0|   1|    1|          0|
    |tmp_6_reg_685                           |   0|  17|   64|         47|
    |val1_reg_703                            |   0|   8|    8|          0|
    |val2_reg_710                            |   0|   8|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 694|  34|  869|        141|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    6|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    backsub   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    backsub   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    backsub   | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 25
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 48
* Pipeline: 4
  Pipeline-0: II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1: II = 1, D = 25, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
  Pipeline-2: II = 1, D = 2, States = { 38 39 }
  Pipeline-3: II = 1, D = 3, States = { 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond8)
	10  / (!exitcond8)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / (!init_read)
	38  / (init_read)
13 --> 
	40  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	13  / true
38 --> 
	40  / (exitcond1)
	39  / (!exitcond1)
39 --> 
	38  / true
40 --> 
	41  / true
41 --> 
	44  / (exitcond2)
	42  / (!exitcond2)
42 --> 
	43  / true
43 --> 
	41  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: init_read [1/1] 1.00ns
:0  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

ST_1: frame_out_read [1/1] 1.00ns
:1  %frame_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_out)

ST_1: frame_in_read [1/1] 1.00ns
:2  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

ST_1: frame1 [1/1] 2.71ns
:7  %frame1 = alloca [103680 x i8], align 16

ST_1: frame2 [1/1] 2.71ns
:8  %frame2 = alloca [103680 x i8], align 16

ST_1: frame3 [1/1] 2.71ns
:9  %frame3 = alloca [103680 x i8], align 16

ST_1: out [1/1] 2.71ns
:10  %out = alloca [103680 x i8], align 16


 <State 2>: 8.75ns
ST_2: tmp_17 [1/1] 0.00ns
:19  %tmp_17 = sext i32 %frame_in_read to i64

ST_2: gmem_addr [1/1] 0.00ns
:20  %gmem_addr = getelementptr i8* %gmem, i64 %tmp_17

ST_2: p_rd_req [7/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 103680)


 <State 3>: 8.75ns
ST_3: p_rd_req [6/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 103680)


 <State 4>: 8.75ns
ST_4: p_rd_req [5/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 103680)


 <State 5>: 8.75ns
ST_5: p_rd_req [4/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 103680)


 <State 6>: 8.75ns
ST_6: p_rd_req [3/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 103680)


 <State 7>: 8.75ns
ST_7: p_rd_req [2/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 103680)


 <State 8>: 8.75ns
ST_8: stg_64 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !10

ST_8: stg_65 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !17

ST_8: stg_66 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23

ST_8: stg_67 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

ST_8: stg_68 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_69 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_out, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 103680, [1 x i8]* @bundle2, [6 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_70 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 103680, [1 x i8]* @p_str1806, [6 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_71 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 103680, [1 x i8]* @bundle, [6 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_72 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_73 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_8: tmp [1/1] 0.00ns
:17  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1809) nounwind

ST_8: stg_75 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_8: p_rd_req [1/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 103680)

ST_8: stg_77 [1/1] 1.57ns
:22  br label %burst.rd.header


 <State 9>: 2.30ns
ST_9: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i17 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_9: exitcond8 [1/1] 2.30ns
burst.rd.header:1  %exitcond8 = icmp eq i17 %indvar, -27392

ST_9: empty [1/1] 0.00ns
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind

ST_9: indvar_next [1/1] 2.08ns
burst.rd.header:3  %indvar_next = add i17 %indvar, 1

ST_9: stg_82 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond8, label %burst.rd.end, label %burst.rd.body


 <State 10>: 8.75ns
ST_10: gmem_addr_1 [1/1] 0.00ns
burst.rd.body:4  %gmem_addr_1 = getelementptr i8* %gmem, i64 %tmp_17

ST_10: gmem_addr_1_read [1/1] 8.75ns
burst.rd.body:5  %gmem_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem_addr_1)


 <State 11>: 2.71ns
ST_11: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_11: stg_86 [1/1] 0.00ns
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

ST_11: empty_7 [1/1] 0.00ns
burst.rd.body:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_11: tmp_s [1/1] 0.00ns
burst.rd.body:3  %tmp_s = zext i17 %indvar to i64

ST_11: frame1_addr [1/1] 0.00ns
burst.rd.body:6  %frame1_addr = getelementptr [103680 x i8]* %frame1, i64 0, i64 %tmp_s

ST_11: stg_90 [1/1] 2.71ns
burst.rd.body:7  store i8 %gmem_addr_1_read, i8* %frame1_addr, align 1

ST_11: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_11: stg_92 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 12>: 1.57ns
ST_12: empty_8 [1/1] 0.00ns
burst.rd.end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1809, i32 %tmp) nounwind

ST_12: tmp_1 [1/1] 0.00ns
burst.rd.end:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1810) nounwind

ST_12: stg_95 [1/1] 0.00ns
burst.rd.end:2  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_12: stg_96 [1/1] 1.57ns
burst.rd.end:3  br i1 %init_read, label %.preheader2, label %.preheader


 <State 13>: 3.67ns
ST_13: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i17 [ %i_2, %_ifconv ], [ 0, %burst.rd.end ]

ST_13: exitcond [1/1] 2.30ns
.preheader:1  %exitcond = icmp eq i17 %i1, -27392

ST_13: i_2 [1/1] 2.08ns
.preheader:2  %i_2 = add i17 %i1, 1

ST_13: stg_100 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %.loopexit, label %_ifconv

ST_13: tmp_6 [1/1] 0.00ns
_ifconv:3  %tmp_6 = zext i17 %i1 to i64

ST_13: frame1_addr_2 [1/1] 0.00ns
_ifconv:4  %frame1_addr_2 = getelementptr inbounds [103680 x i8]* %frame1, i64 0, i64 %tmp_6

ST_13: val1 [2/2] 2.71ns
_ifconv:5  %val1 = load i8* %frame1_addr_2, align 1

ST_13: frame2_addr_1 [1/1] 0.00ns
_ifconv:6  %frame2_addr_1 = getelementptr inbounds [103680 x i8]* %frame2, i64 0, i64 %tmp_6

ST_13: val2 [2/2] 2.71ns
_ifconv:7  %val2 = load i8* %frame2_addr_1, align 1


 <State 14>: 2.71ns
ST_14: val1 [1/2] 2.71ns
_ifconv:5  %val1 = load i8* %frame1_addr_2, align 1

ST_14: val2 [1/2] 2.71ns
_ifconv:7  %val2 = load i8* %frame2_addr_1, align 1


 <State 15>: 6.41ns
ST_15: tmp_7 [1/1] 0.00ns
_ifconv:14  %tmp_7 = zext i8 %val1 to i32

ST_15: tmp_8 [6/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_15: tmp_10 [1/1] 0.00ns
_ifconv:18  %tmp_10 = zext i8 %val2 to i32

ST_15: tmp_11 [6/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 16>: 6.41ns
ST_16: tmp_8 [5/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_16: tmp_11 [5/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 17>: 6.41ns
ST_17: tmp_8 [4/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_17: tmp_11 [4/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 18>: 6.41ns
ST_18: frame3_addr_1 [1/1] 0.00ns
_ifconv:8  %frame3_addr_1 = getelementptr inbounds [103680 x i8]* %frame3, i64 0, i64 %tmp_6

ST_18: val3 [2/2] 2.71ns
_ifconv:9  %val3 = load i8* %frame3_addr_1, align 1

ST_18: tmp_8 [3/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_18: tmp_11 [3/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 19>: 6.41ns
ST_19: val3 [1/2] 2.71ns
_ifconv:9  %val3 = load i8* %frame3_addr_1, align 1

ST_19: frame3_addr_2 [1/1] 0.00ns
_ifconv:12  %frame3_addr_2 = getelementptr inbounds [103680 x i8]* %frame3, i64 0, i64 %tmp_6

ST_19: stg_122 [1/1] 2.71ns
_ifconv:13  store i8 %val2, i8* %frame3_addr_2, align 1

ST_19: tmp_8 [2/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_19: tmp_11 [2/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 20>: 6.41ns
ST_20: tmp_8 [1/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_20: tmp_11 [1/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float

ST_20: tmp_14 [1/1] 0.00ns
_ifconv:22  %tmp_14 = zext i8 %val3 to i32

ST_20: tmp_15 [6/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 21>: 6.41ns
ST_21: tmp_9 [4/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 5.000000e-01

ST_21: tmp_12 [4/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FD3333340000000

ST_21: tmp_15 [5/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 22>: 6.41ns
ST_22: tmp_9 [3/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 5.000000e-01

ST_22: tmp_12 [3/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FD3333340000000

ST_22: tmp_15 [4/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 23>: 6.41ns
ST_23: tmp_9 [2/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 5.000000e-01

ST_23: tmp_12 [2/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FD3333340000000

ST_23: tmp_15 [3/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 24>: 6.41ns
ST_24: tmp_9 [1/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 5.000000e-01

ST_24: tmp_12 [1/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FD3333340000000

ST_24: tmp_15 [2/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 25>: 7.26ns
ST_25: tmp_13 [5/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_25: tmp_15 [1/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 26>: 7.26ns
ST_26: tmp_13 [4/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_26: tmp_16 [4/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000


 <State 27>: 7.26ns
ST_27: tmp_13 [3/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_27: tmp_16 [3/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000


 <State 28>: 7.26ns
ST_28: tmp_13 [2/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_28: tmp_16 [2/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000


 <State 29>: 7.26ns
ST_29: tmp_13 [1/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_29: tmp_16 [1/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FC99999A0000000


 <State 30>: 7.26ns
ST_30: x_assign [5/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 31>: 7.26ns
ST_31: x_assign [4/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 32>: 7.26ns
ST_32: x_assign [3/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 33>: 7.26ns
ST_33: x_assign [2/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 34>: 7.26ns
ST_34: x_assign [1/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16

ST_34: p_Val2_s [1/1] 0.00ns
_ifconv:26  %p_Val2_s = bitcast float %x_assign to i32

ST_34: loc_V [1/1] 0.00ns
_ifconv:27  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_34: loc_V_1 [1/1] 0.00ns
_ifconv:28  %loc_V_1 = trunc i32 %p_Val2_s to i23


 <State 35>: 7.24ns
ST_35: p_Result_s [1/1] 0.00ns
_ifconv:29  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_35: tmp_2_i_i [1/1] 0.00ns
_ifconv:30  %tmp_2_i_i = zext i24 %p_Result_s to i54

ST_35: tmp_i_i_i_cast2 [1/1] 0.00ns
_ifconv:31  %tmp_i_i_i_cast2 = zext i8 %loc_V to i9

ST_35: sh_assign [1/1] 1.72ns
_ifconv:32  %sh_assign = add i9 -127, %tmp_i_i_i_cast2

ST_35: isNeg [1/1] 0.00ns
_ifconv:33  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_35: tmp_4_i_i [1/1] 1.72ns
_ifconv:34  %tmp_4_i_i = sub i8 127, %loc_V

ST_35: tmp_4_i_i_cast [1/1] 0.00ns
_ifconv:35  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

ST_35: sh_assign_1 [1/1] 1.37ns
_ifconv:36  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

ST_35: sh_assign_1_cast [1/1] 0.00ns
_ifconv:37  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_35: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:38  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_35: tmp_6_i_i [1/1] 0.00ns
_ifconv:39  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i54

ST_35: tmp_7_i_i [1/1] 2.78ns
_ifconv:40  %tmp_7_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_35: tmp_9_i_i [1/1] 2.78ns
_ifconv:41  %tmp_9_i_i = shl i54 %tmp_2_i_i, %tmp_6_i_i

ST_35: tmp_25 [1/1] 0.00ns
_ifconv:42  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

ST_35: tmp_20 [1/1] 0.00ns
_ifconv:43  %tmp_20 = zext i1 %tmp_25 to i8

ST_35: tmp_22 [1/1] 0.00ns
_ifconv:44  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_9_i_i, i32 23, i32 30)

ST_35: result_V [1/1] 1.37ns
_ifconv:45  %result_V = select i1 %isNeg, i8 %tmp_20, i8 %tmp_22


 <State 36>: 7.16ns
ST_36: frame2_addr_2 [1/1] 0.00ns
_ifconv:10  %frame2_addr_2 = getelementptr inbounds [103680 x i8]* %frame2, i64 0, i64 %tmp_6

ST_36: stg_177 [1/1] 2.71ns
_ifconv:11  store i8 %val1, i8* %frame2_addr_2, align 1

ST_36: tmp_7_cast [1/1] 0.00ns
_ifconv:15  %tmp_7_cast = zext i8 %val1 to i9

ST_36: tmp_18_cast [1/1] 0.00ns
_ifconv:46  %tmp_18_cast = zext i8 %result_V to i9

ST_36: tmp_19 [1/1] 1.72ns
_ifconv:47  %tmp_19 = sub i9 %tmp_7_cast, %tmp_18_cast

ST_36: neg [1/1] 1.84ns
_ifconv:48  %neg = sub i9 0, %tmp_19

ST_36: abscond [1/1] 2.03ns
_ifconv:49  %abscond = icmp sgt i9 %tmp_19, 0

ST_36: abs [1/1] 1.37ns
_ifconv:50  %abs = select i1 %abscond, i9 %tmp_19, i9 %neg

ST_36: not_tmp_s [1/1] 2.03ns
_ifconv:51  %not_tmp_s = icmp sgt i9 %abs, 14


 <State 37>: 4.08ns
ST_37: empty_11 [1/1] 0.00ns
_ifconv:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind

ST_37: tmp_5 [1/1] 0.00ns
_ifconv:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

ST_37: stg_187 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_37: p_cast [1/1] 1.37ns
_ifconv:52  %p_cast = select i1 %not_tmp_s, i8 -1, i8 0

ST_37: out_addr_1 [1/1] 0.00ns
_ifconv:53  %out_addr_1 = getelementptr inbounds [103680 x i8]* %out, i64 0, i64 %tmp_6

ST_37: stg_190 [1/1] 2.71ns
_ifconv:54  store i8 %p_cast, i8* %out_addr_1, align 1

ST_37: empty_12 [1/1] 0.00ns
_ifconv:55  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_5) nounwind

ST_37: stg_192 [1/1] 0.00ns
_ifconv:56  br label %.preheader


 <State 38>: 3.67ns
ST_38: i [1/1] 0.00ns
.preheader2:0  %i = phi i17 [ %i_1, %1 ], [ 0, %burst.rd.end ]

ST_38: exitcond1 [1/1] 2.30ns
.preheader2:1  %exitcond1 = icmp eq i17 %i, -27392

ST_38: i_1 [1/1] 2.08ns
.preheader2:2  %i_1 = add i17 %i, 1

ST_38: stg_196 [1/1] 0.00ns
.preheader2:3  br i1 %exitcond1, label %.loopexit, label %1

ST_38: tmp_4 [1/1] 0.00ns
:3  %tmp_4 = zext i17 %i to i64

ST_38: frame1_addr_1 [1/1] 0.00ns
:4  %frame1_addr_1 = getelementptr inbounds [103680 x i8]* %frame1, i64 0, i64 %tmp_4

ST_38: val [2/2] 2.71ns
:5  %val = load i8* %frame1_addr_1, align 1


 <State 39>: 5.42ns
ST_39: empty_9 [1/1] 0.00ns
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind

ST_39: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1811) nounwind

ST_39: stg_202 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_39: val [1/2] 2.71ns
:5  %val = load i8* %frame1_addr_1, align 1

ST_39: frame2_addr [1/1] 0.00ns
:6  %frame2_addr = getelementptr inbounds [103680 x i8]* %frame2, i64 0, i64 %tmp_4

ST_39: stg_205 [1/1] 2.71ns
:7  store i8 %val, i8* %frame2_addr, align 1

ST_39: frame3_addr [1/1] 0.00ns
:8  %frame3_addr = getelementptr inbounds [103680 x i8]* %frame3, i64 0, i64 %tmp_4

ST_39: stg_207 [1/1] 2.71ns
:9  store i8 %val, i8* %frame3_addr, align 1

ST_39: out_addr [1/1] 0.00ns
:10  %out_addr = getelementptr inbounds [103680 x i8]* %out, i64 0, i64 %tmp_4

ST_39: stg_209 [1/1] 2.71ns
:11  store i8 %val, i8* %out_addr, align 1

ST_39: empty_10 [1/1] 0.00ns
:12  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1811, i32 %tmp_3) nounwind

ST_39: stg_211 [1/1] 0.00ns
:13  br label %.preheader2


 <State 40>: 8.75ns
ST_40: empty_13 [1/1] 0.00ns
.loopexit:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1810, i32 %tmp_1) nounwind

ST_40: tmp_2 [1/1] 0.00ns
.loopexit:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1813) nounwind

ST_40: stg_214 [1/1] 0.00ns
.loopexit:2  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_40: tmp_18 [1/1] 0.00ns
.loopexit:3  %tmp_18 = sext i32 %frame_out_read to i64

ST_40: gmem_addr_2 [1/1] 0.00ns
.loopexit:4  %gmem_addr_2 = getelementptr i8* %gmem, i64 %tmp_18

ST_40: p_wr_req [1/1] 8.75ns
.loopexit:5  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr_2, i32 103680)

ST_40: stg_218 [1/1] 1.57ns
.loopexit:6  br label %burst.wr.header


 <State 41>: 3.67ns
ST_41: indvar1 [1/1] 0.00ns
burst.wr.header:0  %indvar1 = phi i17 [ 0, %.loopexit ], [ %indvar_next1, %burst.wr.body ]

ST_41: exitcond2 [1/1] 2.30ns
burst.wr.header:1  %exitcond2 = icmp eq i17 %indvar1, -27392

ST_41: empty_14 [1/1] 0.00ns
burst.wr.header:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind

ST_41: indvar_next1 [1/1] 2.08ns
burst.wr.header:3  %indvar_next1 = add i17 %indvar1, 1

ST_41: stg_223 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond2, label %burst.wr.end, label %burst.wr.body

ST_41: tmp_21 [1/1] 0.00ns
burst.wr.body:3  %tmp_21 = zext i17 %indvar1 to i64

ST_41: out_addr_2 [1/1] 0.00ns
burst.wr.body:4  %out_addr_2 = getelementptr [103680 x i8]* %out, i64 0, i64 %tmp_21

ST_41: out_load [2/2] 2.71ns
burst.wr.body:5  %out_load = load i8* %out_addr_2, align 1


 <State 42>: 2.71ns
ST_42: out_load [1/2] 2.71ns
burst.wr.body:5  %out_load = load i8* %out_addr_2, align 1


 <State 43>: 8.75ns
ST_43: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_43: stg_229 [1/1] 0.00ns
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

ST_43: empty_15 [1/1] 0.00ns
burst.wr.body:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

ST_43: gmem_addr_4 [1/1] 0.00ns
burst.wr.body:6  %gmem_addr_4 = getelementptr i8* %gmem, i64 %tmp_18

ST_43: stg_232 [1/1] 8.75ns
burst.wr.body:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr_4, i8 %out_load, i1 true)

ST_43: burstwrite_rend [1/1] 0.00ns
burst.wr.body:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_43: stg_234 [1/1] 0.00ns
burst.wr.body:9  br label %burst.wr.header


 <State 44>: 8.75ns
ST_44: gmem_addr_3 [1/1] 0.00ns
burst.wr.end:0  %gmem_addr_3 = getelementptr i8* %gmem, i64 %tmp_18

ST_44: p_wr_resp [5/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 45>: 8.75ns
ST_45: p_wr_resp [4/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 46>: 8.75ns
ST_46: p_wr_resp [3/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 47>: 8.75ns
ST_47: p_wr_resp [2/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 48>: 8.75ns
ST_48: p_wr_resp [1/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

ST_48: empty_16 [1/1] 0.00ns
burst.wr.end:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1813, i32 %tmp_2) nounwind

ST_48: stg_242 [1/1] 0.00ns
burst.wr.end:3  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x7fcc9014e100; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fcc90152940; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fcc90a39ad0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fccab74cbe0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
init_read             (read             ) [ 0011111111111111111111111111111111111111000000000]
frame_out_read        (read             ) [ 0011111111111111111111111111111111111111100000000]
frame_in_read         (read             ) [ 0010000000000000000000000000000000000000000000000]
frame1                (alloca           ) [ 0011111111111111111111111111111111111111000000000]
frame2                (alloca           ) [ 0011111111111111111111111111111111111111000000000]
frame3                (alloca           ) [ 0011111111111111111111111111111111111111000000000]
out                   (alloca           ) [ 0011111111111111111111111111111111111111111100000]
tmp_17                (sext             ) [ 0001111111110000000000000000000000000000000000000]
gmem_addr             (getelementptr    ) [ 0001111110000000000000000000000000000000000000000]
stg_64                (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
stg_65                (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
stg_66                (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
stg_67                (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000]
stg_68                (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
stg_69                (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
stg_70                (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
stg_71                (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
stg_72                (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
stg_73                (specprotocol     ) [ 0000000000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 0000000001111000000000000000000000000000000000000]
stg_75                (specprotocol     ) [ 0000000000000000000000000000000000000000000000000]
p_rd_req              (readreq          ) [ 0000000000000000000000000000000000000000000000000]
stg_77                (br               ) [ 0000000011110000000000000000000000000000000000000]
indvar                (phi              ) [ 0000000001110000000000000000000000000000000000000]
exitcond8             (icmp             ) [ 0000000001110000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
indvar_next           (add              ) [ 0000000011110000000000000000000000000000000000000]
stg_82                (br               ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_1_read      (read             ) [ 0000000001010000000000000000000000000000000000000]
burstread_rbegin      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000]
stg_86                (specpipeline     ) [ 0000000000000000000000000000000000000000000000000]
empty_7               (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_s                 (zext             ) [ 0000000000000000000000000000000000000000000000000]
frame1_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_90                (store            ) [ 0000000000000000000000000000000000000000000000000]
burstread_rend        (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
stg_92                (br               ) [ 0000000011110000000000000000000000000000000000000]
empty_8               (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
tmp_1                 (specregionbegin  ) [ 0000000000000111111111111111111111111111100000000]
stg_95                (specprotocol     ) [ 0000000000000000000000000000000000000000000000000]
stg_96                (br               ) [ 0000000000001111111111111111111111111111000000000]
i1                    (phi              ) [ 0000000000000100000000000000000000000000000000000]
exitcond              (icmp             ) [ 0000000000000111111111111111111111111100000000000]
i_2                   (add              ) [ 0000000000001111111111111111111111111100000000000]
stg_100               (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_6                 (zext             ) [ 0000000000000111111111111111111111111100000000000]
frame1_addr_2         (getelementptr    ) [ 0000000000000110000000000000000000000000000000000]
frame2_addr_1         (getelementptr    ) [ 0000000000000110000000000000000000000000000000000]
val1                  (load             ) [ 0000000000000101111111111111111111111000000000000]
val2                  (load             ) [ 0000000000000101111100000000000000000000000000000]
tmp_7                 (zext             ) [ 0000000000000100111110000000000000000000000000000]
tmp_10                (zext             ) [ 0000000000000100111110000000000000000000000000000]
frame3_addr_1         (getelementptr    ) [ 0000000000000100000100000000000000000000000000000]
val3                  (load             ) [ 0000000000000100000010000000000000000000000000000]
frame3_addr_2         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_122               (store            ) [ 0000000000000000000000000000000000000000000000000]
tmp_8                 (sitofp           ) [ 0000000000000100000001111000000000000000000000000]
tmp_11                (sitofp           ) [ 0000000000000100000001111000000000000000000000000]
tmp_14                (zext             ) [ 0000000000000100000001111100000000000000000000000]
tmp_9                 (fmul             ) [ 0000000000000100000000000111110000000000000000000]
tmp_12                (fmul             ) [ 0000000000000100000000000111110000000000000000000]
tmp_15                (sitofp           ) [ 0000000000000100000000000011110000000000000000000]
tmp_13                (fadd             ) [ 0000000000000100000000000000001111100000000000000]
tmp_16                (fmul             ) [ 0000000000000100000000000000001111100000000000000]
x_assign              (fadd             ) [ 0000000000000000000000000000000000000000000000000]
p_Val2_s              (bitcast          ) [ 0000000000000000000000000000000000000000000000000]
loc_V                 (partselect       ) [ 0000000000000100000000000000000000010000000000000]
loc_V_1               (trunc            ) [ 0000000000000100000000000000000000010000000000000]
p_Result_s            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
tmp_2_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast2       (zext             ) [ 0000000000000000000000000000000000000000000000000]
sh_assign             (add              ) [ 0000000000000000000000000000000000000000000000000]
isNeg                 (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
tmp_4_i_i             (sub              ) [ 0000000000000000000000000000000000000000000000000]
tmp_4_i_i_cast        (sext             ) [ 0000000000000000000000000000000000000000000000000]
sh_assign_1           (select           ) [ 0000000000000000000000000000000000000000000000000]
sh_assign_1_cast      (sext             ) [ 0000000000000000000000000000000000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_6_i_i             (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_7_i_i             (lshr             ) [ 0000000000000000000000000000000000000000000000000]
tmp_9_i_i             (shl              ) [ 0000000000000000000000000000000000000000000000000]
tmp_25                (bitselect        ) [ 0000000000000000000000000000000000000000000000000]
tmp_20                (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_22                (partselect       ) [ 0000000000000000000000000000000000000000000000000]
result_V              (select           ) [ 0000000000000100000000000000000000001000000000000]
frame2_addr_2         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_177               (store            ) [ 0000000000000000000000000000000000000000000000000]
tmp_7_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_18_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000]
tmp_19                (sub              ) [ 0000000000000000000000000000000000000000000000000]
neg                   (sub              ) [ 0000000000000000000000000000000000000000000000000]
abscond               (icmp             ) [ 0000000000000000000000000000000000000000000000000]
abs                   (select           ) [ 0000000000000000000000000000000000000000000000000]
not_tmp_s             (icmp             ) [ 0000000000000100000000000000000000000100000000000]
empty_11              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
tmp_5                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000]
stg_187               (specpipeline     ) [ 0000000000000000000000000000000000000000000000000]
p_cast                (select           ) [ 0000000000000000000000000000000000000000000000000]
out_addr_1            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_190               (store            ) [ 0000000000000000000000000000000000000000000000000]
empty_12              (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
stg_192               (br               ) [ 0000000000001111111111111111111111111100000000000]
i                     (phi              ) [ 0000000000000000000000000000000000000010000000000]
exitcond1             (icmp             ) [ 0000000000000000000000000000000000000011000000000]
i_1                   (add              ) [ 0000000000001000000000000000000000000011000000000]
stg_196               (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_4                 (zext             ) [ 0000000000000000000000000000000000000011000000000]
frame1_addr_1         (getelementptr    ) [ 0000000000000000000000000000000000000011000000000]
empty_9               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
tmp_3                 (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000]
stg_202               (specpipeline     ) [ 0000000000000000000000000000000000000000000000000]
val                   (load             ) [ 0000000000000000000000000000000000000000000000000]
frame2_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_205               (store            ) [ 0000000000000000000000000000000000000000000000000]
frame3_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_207               (store            ) [ 0000000000000000000000000000000000000000000000000]
out_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_209               (store            ) [ 0000000000000000000000000000000000000000000000000]
empty_10              (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
stg_211               (br               ) [ 0000000000001000000000000000000000000011000000000]
empty_13              (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
tmp_2                 (specregionbegin  ) [ 0000000000000000000000000000000000000000011111111]
stg_214               (specprotocol     ) [ 0000000000000000000000000000000000000000000000000]
tmp_18                (sext             ) [ 0000000000000000000000000000000000000000011110000]
gmem_addr_2           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
p_wr_req              (writereq         ) [ 0000000000000000000000000000000000000000000000000]
stg_218               (br               ) [ 0000000000000000000000000000000000000000111100000]
indvar1               (phi              ) [ 0000000000000000000000000000000000000000010000000]
exitcond2             (icmp             ) [ 0000000000000000000000000000000000000000011100000]
empty_14              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
indvar_next1          (add              ) [ 0000000000000000000000000000000000000000111100000]
stg_223               (br               ) [ 0000000000000000000000000000000000000000000000000]
tmp_21                (zext             ) [ 0000000000000000000000000000000000000000000000000]
out_addr_2            (getelementptr    ) [ 0000000000000000000000000000000000000000011000000]
out_load              (load             ) [ 0000000000000000000000000000000000000000010100000]
burstwrite_rbegin     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000]
stg_229               (specpipeline     ) [ 0000000000000000000000000000000000000000000000000]
empty_15              (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
gmem_addr_4           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000]
stg_232               (write            ) [ 0000000000000000000000000000000000000000000000000]
burstwrite_rend       (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
stg_234               (br               ) [ 0000000000000000000000000000000000000000111100000]
gmem_addr_3           (getelementptr    ) [ 0000000000000000000000000000000000000000000001111]
p_wr_resp             (writeresp        ) [ 0000000000000000000000000000000000000000000000000]
empty_16              (specregionend    ) [ 0000000000000000000000000000000000000000000000000]
stg_242               (ret              ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="init">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="backsub_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_frame_in_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_frame_out_OC_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="frame1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="frame2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="frame3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="out_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="init_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="frame_out_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_out_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="frame_in_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_in_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="18" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/2 p_wr_req/40 stg_232/43 p_wr_resp/44 "/>
</bind>
</comp>

<comp id="177" class="1004" name="gmem_addr_1_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="frame1_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="17" slack="0"/>
<pin id="191" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame1_addr/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="1"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_90/11 val1/13 val/38 "/>
</bind>
</comp>

<comp id="198" class="1004" name="frame1_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="17" slack="0"/>
<pin id="202" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame1_addr_2/13 "/>
</bind>
</comp>

<comp id="205" class="1004" name="frame2_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="17" slack="0"/>
<pin id="209" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame2_addr_1/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="17" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="3" bw="17" slack="0"/>
<pin id="244" dir="0" index="4" bw="8" slack="22"/>
<pin id="214" dir="1" index="2" bw="8" slack="1"/>
<pin id="245" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val2/13 stg_177/36 stg_205/39 "/>
</bind>
</comp>

<comp id="216" class="1004" name="frame3_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="17" slack="5"/>
<pin id="220" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame3_addr_1/18 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="0" index="3" bw="17" slack="0"/>
<pin id="234" dir="0" index="4" bw="8" slack="5"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
<pin id="235" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val3/18 stg_122/19 stg_207/39 "/>
</bind>
</comp>

<comp id="227" class="1004" name="frame3_addr_2_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="17" slack="6"/>
<pin id="231" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame3_addr_2/19 "/>
</bind>
</comp>

<comp id="237" class="1004" name="frame2_addr_2_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="17" slack="23"/>
<pin id="241" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame2_addr_2/36 "/>
</bind>
</comp>

<comp id="247" class="1004" name="out_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="17" slack="24"/>
<pin id="251" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/37 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="17" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_190/37 stg_209/39 out_load/41 "/>
</bind>
</comp>

<comp id="258" class="1004" name="frame1_addr_1_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="17" slack="0"/>
<pin id="262" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame1_addr_1/38 "/>
</bind>
</comp>

<comp id="265" class="1004" name="frame2_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="17" slack="1"/>
<pin id="269" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame2_addr/39 "/>
</bind>
</comp>

<comp id="273" class="1004" name="frame3_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="17" slack="1"/>
<pin id="277" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame3_addr/39 "/>
</bind>
</comp>

<comp id="281" class="1004" name="out_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="17" slack="1"/>
<pin id="285" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/39 "/>
</bind>
</comp>

<comp id="289" class="1004" name="out_addr_2_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="17" slack="0"/>
<pin id="293" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/41 "/>
</bind>
</comp>

<comp id="296" class="1005" name="indvar_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="1"/>
<pin id="298" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="indvar_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="17" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="1"/>
<pin id="310" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i1_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="17" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/13 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="17" slack="1"/>
<pin id="321" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/38 "/>
</bind>
</comp>

<comp id="330" class="1005" name="indvar1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="17" slack="1"/>
<pin id="332" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="indvar1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="17" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/41 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_13/25 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/30 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/21 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_12/21 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16/26 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_15/20 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 gmem_addr_1/10 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/40 gmem_addr_4/43 gmem_addr_3/44 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_17_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="exitcond8_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="indvar_next_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="17" slack="2"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="exitcond_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="0"/>
<pin id="409" dir="0" index="1" bw="17" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="17" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_10_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_14_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/20 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Val2_s_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/34 "/>
</bind>
</comp>

<comp id="441" class="1004" name="loc_V_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="0" index="3" bw="6" slack="0"/>
<pin id="446" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/34 "/>
</bind>
</comp>

<comp id="451" class="1004" name="loc_V_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/34 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Result_s_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="23" slack="1"/>
<pin id="459" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/35 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_2_i_i_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i/35 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_i_i_i_cast2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast2/35 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sh_assign_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/35 "/>
</bind>
</comp>

<comp id="475" class="1004" name="isNeg_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="9" slack="0"/>
<pin id="478" dir="0" index="2" bw="5" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/35 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_4_i_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="1"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i_i/35 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_4_i_i_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_i_i_cast/35 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sh_assign_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="9" slack="0"/>
<pin id="495" dir="0" index="2" bw="9" slack="0"/>
<pin id="496" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/35 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sh_assign_1_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/35 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sh_assign_1_cast_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/35 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_6_i_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_i/35 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_7_i_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="24" slack="0"/>
<pin id="514" dir="0" index="1" bw="9" slack="0"/>
<pin id="515" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_7_i_i/35 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_9_i_i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="24" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9_i_i/35 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_25_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="24" slack="0"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/35 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_20_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/35 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_22_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="54" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/35 "/>
</bind>
</comp>

<comp id="546" class="1004" name="result_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="0" index="2" bw="8" slack="0"/>
<pin id="550" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/35 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_7_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="22"/>
<pin id="556" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/36 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_18_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/36 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_19_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="0"/>
<pin id="563" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/36 "/>
</bind>
</comp>

<comp id="566" class="1004" name="neg_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="9" slack="0"/>
<pin id="569" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/36 "/>
</bind>
</comp>

<comp id="572" class="1004" name="abscond_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="0"/>
<pin id="574" dir="0" index="1" bw="9" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/36 "/>
</bind>
</comp>

<comp id="578" class="1004" name="abs_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="9" slack="0"/>
<pin id="581" dir="0" index="2" bw="9" slack="0"/>
<pin id="582" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/36 "/>
</bind>
</comp>

<comp id="586" class="1004" name="not_tmp_s_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_s/36 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="8" slack="0"/>
<pin id="596" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast/37 "/>
</bind>
</comp>

<comp id="600" class="1004" name="exitcond1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="0"/>
<pin id="602" dir="0" index="1" bw="17" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/38 "/>
</bind>
</comp>

<comp id="606" class="1004" name="i_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="17" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/38 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="17" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/38 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_18_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="11"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/40 "/>
</bind>
</comp>

<comp id="621" class="1004" name="exitcond2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="17" slack="0"/>
<pin id="623" dir="0" index="1" bw="17" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/41 "/>
</bind>
</comp>

<comp id="627" class="1004" name="indvar_next1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="17" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/41 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_21_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="17" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/41 "/>
</bind>
</comp>

<comp id="638" class="1005" name="init_read_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="9"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="642" class="1005" name="frame_out_read_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="11"/>
<pin id="644" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="frame_out_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="frame_in_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_in_read "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_17_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="8"/>
<pin id="654" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="657" class="1005" name="gmem_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="exitcond8_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="1"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="666" class="1005" name="indvar_next_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="17" slack="0"/>
<pin id="668" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="671" class="1005" name="gmem_addr_1_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="676" class="1005" name="exitcond_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="680" class="1005" name="i_2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="17" slack="0"/>
<pin id="682" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_6_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="5"/>
<pin id="687" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="693" class="1005" name="frame1_addr_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="17" slack="1"/>
<pin id="695" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="frame1_addr_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="frame2_addr_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="17" slack="1"/>
<pin id="700" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="frame2_addr_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="val1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="val2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_7_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_10_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="726" class="1005" name="frame3_addr_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="17" slack="1"/>
<pin id="728" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="frame3_addr_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="val3_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val3 "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_8_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="741" class="1005" name="tmp_11_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_14_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_9_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_12_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_15_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_13_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_16_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="776" class="1005" name="loc_V_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="1"/>
<pin id="778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="782" class="1005" name="loc_V_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="23" slack="1"/>
<pin id="784" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="787" class="1005" name="result_V_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="1"/>
<pin id="789" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="792" class="1005" name="not_tmp_s_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_s "/>
</bind>
</comp>

<comp id="797" class="1005" name="exitcond1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="i_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="17" slack="0"/>
<pin id="803" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_4_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="1"/>
<pin id="808" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="frame1_addr_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="17" slack="1"/>
<pin id="815" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="frame1_addr_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_18_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="2"/>
<pin id="820" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="823" class="1005" name="exitcond2_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="827" class="1005" name="indvar_next1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="17" slack="0"/>
<pin id="829" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="out_addr_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="17" slack="1"/>
<pin id="834" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="out_load_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="1"/>
<pin id="839" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_load "/>
</bind>
</comp>

<comp id="842" class="1005" name="gmem_addr_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="1"/>
<pin id="844" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="124" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="184"><net_src comp="132" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="186"><net_src comp="134" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="192"><net_src comp="76" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="3"/><net_sink comp="222" pin=3"/></net>

<net id="242"><net_src comp="76" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="3"/><net_sink comp="211" pin=3"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="76" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="193" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="193" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="193" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="353"><net_src comp="82" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="84" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="373" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="379"><net_src comp="373" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="380" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="394"><net_src comp="300" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="300" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="296" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="411"><net_src comp="312" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="56" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="312" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="62" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="312" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="440"><net_src comp="345" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="88" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="90" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="92" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="437" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="98" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="100" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="104" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="475" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="469" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="492" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="500" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="455" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="504" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="462" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="508" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="106" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="512" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="90" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="108" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="518" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="90" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="92" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="475" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="532" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="536" pin="4"/><net_sink comp="546" pin=2"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="110" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="560" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="110" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="560" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="566" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="112" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="116" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="118" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="599"><net_src comp="592" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="604"><net_src comp="323" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="56" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="323" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="62" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="323" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="625"><net_src comp="334" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="56" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="334" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="62" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="334" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="641"><net_src comp="152" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="158" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="650"><net_src comp="164" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="655"><net_src comp="386" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="660"><net_src comp="373" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="665"><net_src comp="390" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="396" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="674"><net_src comp="177" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="679"><net_src comp="407" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="413" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="688"><net_src comp="419" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="692"><net_src comp="685" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="696"><net_src comp="198" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="701"><net_src comp="205" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="706"><net_src comp="193" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="713"><net_src comp="211" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="719"><net_src comp="425" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="724"><net_src comp="429" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="729"><net_src comp="216" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="734"><net_src comp="222" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="739"><net_src comp="364" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="744"><net_src comp="367" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="749"><net_src comp="433" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="754"><net_src comp="349" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="759"><net_src comp="354" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="764"><net_src comp="370" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="769"><net_src comp="341" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="774"><net_src comp="359" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="779"><net_src comp="441" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="785"><net_src comp="451" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="790"><net_src comp="546" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="795"><net_src comp="586" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="800"><net_src comp="600" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="606" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="809"><net_src comp="612" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="816"><net_src comp="258" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="821"><net_src comp="617" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="826"><net_src comp="621" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="627" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="835"><net_src comp="289" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="840"><net_src comp="253" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="845"><net_src comp="380" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {43 }
  - Chain level:
	State 1
	State 2
		gmem_addr : 1
		p_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond8 : 1
		indvar_next : 1
		stg_82 : 2
	State 10
		gmem_addr_1_read : 1
	State 11
		frame1_addr : 1
		stg_90 : 2
		burstread_rend : 1
	State 12
	State 13
		exitcond : 1
		i_2 : 1
		stg_100 : 2
		tmp_6 : 1
		frame1_addr_2 : 2
		val1 : 3
		frame2_addr_1 : 2
		val2 : 3
	State 14
	State 15
		tmp_8 : 1
		tmp_11 : 1
	State 16
	State 17
	State 18
		val3 : 1
	State 19
		stg_122 : 1
	State 20
		tmp_15 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
	State 35
		tmp_2_i_i : 1
		sh_assign : 1
		isNeg : 2
		tmp_4_i_i_cast : 1
		sh_assign_1 : 3
		sh_assign_1_cast : 4
		sh_assign_1_cast_cast : 4
		tmp_6_i_i : 5
		tmp_7_i_i : 5
		tmp_9_i_i : 6
		tmp_25 : 6
		tmp_20 : 7
		tmp_22 : 7
		result_V : 8
	State 36
		stg_177 : 1
		tmp_19 : 1
		neg : 2
		abscond : 2
		abs : 3
		not_tmp_s : 4
	State 37
		stg_190 : 1
		empty_12 : 1
	State 38
		exitcond1 : 1
		i_1 : 1
		stg_196 : 2
		tmp_4 : 1
		frame1_addr_1 : 2
		val : 3
	State 39
		stg_205 : 1
		stg_207 : 1
		stg_209 : 1
		empty_10 : 1
	State 40
		gmem_addr_2 : 1
		p_wr_req : 2
	State 41
		exitcond2 : 1
		indvar_next1 : 1
		stg_223 : 2
		tmp_21 : 1
		out_addr_2 : 2
		out_load : 3
	State 42
	State 43
		stg_232 : 1
		burstwrite_rend : 1
	State 44
		p_wr_resp : 1
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_364          |    0    |   340   |   554   |
|  sitofp  |          grp_fu_367          |    0    |   340   |   554   |
|          |          grp_fu_370          |    0    |   340   |   554   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_349          |    3    |   143   |   321   |
|   fmul   |          grp_fu_354          |    3    |   143   |   321   |
|          |          grp_fu_359          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_341          |    2    |   205   |   390   |
|          |          grp_fu_345          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|    shl   |       tmp_9_i_i_fu_518       |    0    |    0    |    88   |
|----------|------------------------------|---------|---------|---------|
|          |      indvar_next_fu_396      |    0    |    0    |    17   |
|          |          i_2_fu_413          |    0    |    0    |    17   |
|    add   |       sh_assign_fu_469       |    0    |    0    |    8    |
|          |          i_1_fu_606          |    0    |    0    |    17   |
|          |      indvar_next1_fu_627     |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       tmp_7_i_i_fu_512       |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|          |      sh_assign_1_fu_492      |    0    |    0    |    9    |
|  select  |        result_V_fu_546       |    0    |    0    |    8    |
|          |          abs_fu_578          |    0    |    0    |    9    |
|          |         p_cast_fu_592        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond8_fu_390       |    0    |    0    |    6    |
|          |        exitcond_fu_407       |    0    |    0    |    6    |
|   icmp   |        abscond_fu_572        |    0    |    0    |    3    |
|          |       not_tmp_s_fu_586       |    0    |    0    |    3    |
|          |       exitcond1_fu_600       |    0    |    0    |    6    |
|          |       exitcond2_fu_621       |    0    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_4_i_i_fu_483       |    0    |    0    |    8    |
|    sub   |         tmp_19_fu_560        |    0    |    0    |    8    |
|          |          neg_fu_566          |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |     init_read_read_fu_152    |    0    |    0    |    0    |
|   read   |  frame_out_read_read_fu_158  |    0    |    0    |    0    |
|          |   frame_in_read_read_fu_164  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_177 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_170     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_17_fu_386        |    0    |    0    |    0    |
|          |     tmp_4_i_i_cast_fu_488    |    0    |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_500   |    0    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_504 |    0    |    0    |    0    |
|          |         tmp_18_fu_617        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_402         |    0    |    0    |    0    |
|          |         tmp_6_fu_419         |    0    |    0    |    0    |
|          |         tmp_7_fu_425         |    0    |    0    |    0    |
|          |         tmp_10_fu_429        |    0    |    0    |    0    |
|          |         tmp_14_fu_433        |    0    |    0    |    0    |
|          |       tmp_2_i_i_fu_462       |    0    |    0    |    0    |
|   zext   |    tmp_i_i_i_cast2_fu_466    |    0    |    0    |    0    |
|          |       tmp_6_i_i_fu_508       |    0    |    0    |    0    |
|          |         tmp_20_fu_532        |    0    |    0    |    0    |
|          |       tmp_7_cast_fu_554      |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_557      |    0    |    0    |    0    |
|          |         tmp_4_fu_612         |    0    |    0    |    0    |
|          |         tmp_21_fu_633        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         loc_V_fu_441         |    0    |    0    |    0    |
|          |         tmp_22_fu_536        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        loc_V_1_fu_451        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_455      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         isNeg_fu_475         |    0    |    0    |    0    |
|          |         tmp_25_fu_524        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    13   |   1859  |   3721  |
|----------|------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|frame1|   64   |    0   |    0   |
|frame2|   64   |    0   |    0   |
|frame3|   64   |    0   |    0   |
|  out |   64   |    0   |    0   |
+------+--------+--------+--------+
| Total|   256  |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    exitcond1_reg_797   |    1   |
|    exitcond2_reg_823   |    1   |
|    exitcond8_reg_662   |    1   |
|    exitcond_reg_676    |    1   |
|  frame1_addr_1_reg_813 |   17   |
|  frame1_addr_2_reg_693 |   17   |
|  frame2_addr_1_reg_698 |   17   |
|  frame3_addr_1_reg_726 |   17   |
|  frame_in_read_reg_647 |   32   |
| frame_out_read_reg_642 |   32   |
|gmem_addr_1_read_reg_671|    8   |
|   gmem_addr_3_reg_842  |    8   |
|    gmem_addr_reg_657   |    8   |
|       i1_reg_308       |   17   |
|       i_1_reg_801      |   17   |
|       i_2_reg_680      |   17   |
|        i_reg_319       |   17   |
|     indvar1_reg_330    |   17   |
|  indvar_next1_reg_827  |   17   |
|   indvar_next_reg_666  |   17   |
|     indvar_reg_296     |   17   |
|    init_read_reg_638   |    1   |
|     loc_V_1_reg_782    |   23   |
|      loc_V_reg_776     |    8   |
|    not_tmp_s_reg_792   |    1   |
|   out_addr_2_reg_832   |   17   |
|    out_load_reg_837    |    8   |
|    result_V_reg_787    |    8   |
|     tmp_10_reg_721     |   32   |
|     tmp_11_reg_741     |   32   |
|     tmp_12_reg_756     |   32   |
|     tmp_13_reg_766     |   32   |
|     tmp_14_reg_746     |   32   |
|     tmp_15_reg_761     |   32   |
|     tmp_16_reg_771     |   32   |
|     tmp_17_reg_652     |   64   |
|     tmp_18_reg_818     |   64   |
|      tmp_4_reg_806     |   64   |
|      tmp_6_reg_685     |   64   |
|      tmp_7_reg_716     |   32   |
|      tmp_8_reg_736     |   32   |
|      tmp_9_reg_751     |   32   |
|      val1_reg_703      |    8   |
|      val2_reg_710      |    8   |
|      val3_reg_731      |    8   |
+------------------------+--------+
|          Total         |   962  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_170 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_170 |  p1  |   4  |   8  |   32   ||    8    |
| grp_writeresp_fu_170 |  p2  |   2  |  18  |   36   ||    18   |
|   grp_access_fu_193  |  p0  |   5  |  17  |   85   ||    17   |
|   grp_access_fu_211  |  p0  |   3  |  17  |   51   ||    17   |
|   grp_access_fu_222  |  p0  |   3  |  17  |   51   ||    17   |
|   grp_access_fu_253  |  p0  |   4  |  17  |   68   ||    17   |
|   grp_access_fu_253  |  p1  |   2  |   8  |   16   ||    8    |
|    indvar_reg_296    |  p0  |   2  |  17  |   34   ||    17   |
|      grp_fu_364      |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_367      |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_370      |  p0  |   2  |   8  |   16   ||    8    |
|      grp_fu_373      |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_380      |  p1  |   2  |  32  |   64   ||    32   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   553  ||  22.362 ||   208   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    -   |  1859  |  3721  |
|   Memory  |   256  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    -   |   208  |
|  Register |    -   |    -   |    -   |   962  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   256  |   13   |   22   |  2821  |  3929  |
+-----------+--------+--------+--------+--------+--------+
