head	1.10;
access;
symbols
	OPENBSD_6_0:1.10.0.52
	OPENBSD_6_0_BASE:1.10
	OPENBSD_5_9:1.10.0.48
	OPENBSD_5_9_BASE:1.10
	OPENBSD_5_8:1.10.0.50
	OPENBSD_5_8_BASE:1.10
	OPENBSD_5_7:1.10.0.42
	OPENBSD_5_7_BASE:1.10
	OPENBSD_5_6:1.10.0.46
	OPENBSD_5_6_BASE:1.10
	OPENBSD_5_5:1.10.0.44
	OPENBSD_5_5_BASE:1.10
	OPENBSD_5_4:1.10.0.40
	OPENBSD_5_4_BASE:1.10
	OPENBSD_5_3:1.10.0.38
	OPENBSD_5_3_BASE:1.10
	OPENBSD_5_2:1.10.0.36
	OPENBSD_5_2_BASE:1.10
	OPENBSD_5_1_BASE:1.10
	OPENBSD_5_1:1.10.0.34
	OPENBSD_5_0:1.10.0.32
	OPENBSD_5_0_BASE:1.10
	OPENBSD_4_9:1.10.0.30
	OPENBSD_4_9_BASE:1.10
	OPENBSD_4_8:1.10.0.28
	OPENBSD_4_8_BASE:1.10
	OPENBSD_4_7:1.10.0.24
	OPENBSD_4_7_BASE:1.10
	OPENBSD_4_6:1.10.0.26
	OPENBSD_4_6_BASE:1.10
	OPENBSD_4_5:1.10.0.22
	OPENBSD_4_5_BASE:1.10
	OPENBSD_4_4:1.10.0.20
	OPENBSD_4_4_BASE:1.10
	OPENBSD_4_3:1.10.0.18
	OPENBSD_4_3_BASE:1.10
	OPENBSD_4_2:1.10.0.16
	OPENBSD_4_2_BASE:1.10
	OPENBSD_4_1:1.10.0.14
	OPENBSD_4_1_BASE:1.10
	OPENBSD_4_0:1.10.0.12
	OPENBSD_4_0_BASE:1.10
	OPENBSD_3_9:1.10.0.10
	OPENBSD_3_9_BASE:1.10
	OPENBSD_3_8:1.10.0.8
	OPENBSD_3_8_BASE:1.10
	OPENBSD_3_7:1.10.0.6
	OPENBSD_3_7_BASE:1.10
	OPENBSD_3_6:1.10.0.4
	OPENBSD_3_6_BASE:1.10
	SMP_SYNC_A:1.10
	SMP_SYNC_B:1.10
	OPENBSD_3_5:1.10.0.2
	OPENBSD_3_5_BASE:1.10
	OPENBSD_3_4:1.9.0.8
	OPENBSD_3_4_BASE:1.9
	UBC_SYNC_A:1.9
	OPENBSD_3_3:1.9.0.6
	OPENBSD_3_3_BASE:1.9
	OPENBSD_3_2:1.9.0.4
	OPENBSD_3_2_BASE:1.9
	OPENBSD_3_1:1.9.0.2
	OPENBSD_3_1_BASE:1.9
	UBC_SYNC_B:1.9
	UBC:1.7.0.6
	UBC_BASE:1.7
	OPENBSD_3_0:1.7.0.4
	OPENBSD_3_0_BASE:1.7
	OPENBSD_2_9:1.7.0.2
	OPENBSD_2_9_BASE:1.7
	OPENBSD_2_8:1.5.0.8
	OPENBSD_2_8_BASE:1.5
	OPENBSD_2_7:1.5.0.6
	OPENBSD_2_7_BASE:1.5
	SMP:1.5.0.4
	SMP_BASE:1.5
	kame_19991208:1.5
	OPENBSD_2_6:1.5.0.2
	OPENBSD_2_6_BASE:1.5
	OPENBSD_2_5:1.3.0.6
	OPENBSD_2_5_BASE:1.3
	OPENBSD_2_4:1.3.0.4
	OPENBSD_2_4_BASE:1.3
	OPENBSD_2_3:1.3.0.2
	OPENBSD_2_3_BASE:1.3
	OPENBSD_2_2:1.2.0.4
	OPENBSD_2_2_BASE:1.2
	OPENBSD_2_1:1.2.0.2
	OPENBSD_2_1_BASE:1.2
	OPENBSD_2_0:1.1.1.1.0.2
	OPENBSD_2_0_BASE:1.1.1.1
	netbsd_1_1:1.1.1.1;
locks; strict;
comment	@ * @;


1.10
date	2003.12.29.08.14.18;	author grange;	state Exp;
branches;
next	1.9;

1.9
date	2002.03.30.09.42.28;	author mickey;	state Exp;
branches;
next	1.8;

1.8
date	2002.03.24.00.21.23;	author deraadt;	state Exp;
branches;
next	1.7;

1.7
date	2001.01.25.04.39.45;	author deraadt;	state Exp;
branches
	1.7.6.1;
next	1.6;

1.6
date	2001.01.23.21.59.18;	author deraadt;	state Exp;
branches;
next	1.5;

1.5
date	99.08.20.10.33.35;	author deraadt;	state Exp;
branches
	1.5.4.1;
next	1.4;

1.4
date	99.08.12.07.25.12;	author deraadt;	state Exp;
branches;
next	1.3;

1.3
date	97.12.17.08.54.51;	author downsj;	state Exp;
branches;
next	1.2;

1.2
date	96.12.05.18.08.08;	author dm;	state Exp;
branches;
next	1.1;

1.1
date	95.10.18.08.50.35;	author deraadt;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	95.10.18.08.50.35;	author deraadt;	state Exp;
branches;
next	;

1.5.4.1
date	2001.04.18.16.07.30;	author niklas;	state Exp;
branches;
next	1.5.4.2;

1.5.4.2
date	2003.03.27.23.26.55;	author niklas;	state Exp;
branches;
next	1.5.4.3;

1.5.4.3
date	2004.02.19.10.48.42;	author niklas;	state Exp;
branches;
next	;

1.7.6.1
date	2002.06.11.03.35.54;	author art;	state Exp;
branches;
next	;


desc
@@


1.10
log
@Properly recognize SiS CPU family;
tested by Ian Zagorskih <ianzag@@megasignal.com>.

ok mickey@@
@
text
@/*	$OpenBSD: cputypes.h,v 1.9 2002/03/30 09:42:28 mickey Exp $	*/
/*	$NetBSD: cputypes.h,v 1.10 1997/10/18 04:51:03 mikel Exp $	*/

/*
 * Copyright (c) 1993 Christopher G. Demetriou
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *	Classes of Processor
 */

#define	CPUCLASS_386	0
#define	CPUCLASS_486	1
#define	CPUCLASS_586	2
#define	CPUCLASS_686	3

/*
 *	Kinds of Processor. Only the first 7 are used, as they are processors
 * that might not have a cpuid instruction.
 */

#define	CPU_386SX	0	/* Intel 80386SX */
#define	CPU_386		1	/* Intel 80386DX */
#define	CPU_486SX	2	/* Intel 80486SX */
#define	CPU_486		3	/* Intel 80486DX */
#define	CPU_486DLC	4	/* Cyrix 486DLC */
#define CPU_6x86	5	/* Cyrix/IBM 6x86 */
#define CPU_NX586	6	/* NexGen 586 */
#define	CPU_586		7	/* Intel P.....m (I hate lawyers; it's TM) */
#define CPU_AM586	8	/* AMD Am486 and Am5x86 */
#define CPU_K5		9	/* AMD K5 */
#define CPU_K6		10	/* NexGen 686 aka AMD K6 */
#define	CPU_686		11	/* Intel P.....m Pro */

/*
 * CPU vendors
 */

#define CPUVENDOR_UNKNOWN	-1
#define CPUVENDOR_INTEL		0
#define CPUVENDOR_CYRIX		1
#define CPUVENDOR_NEXGEN	2
#define CPUVENDOR_AMD		3
#define CPUVENDOR_IDT		4
#define CPUVENDOR_RISE		5
#define CPUVENDOR_TRANSMETA	6
#define CPUVENDOR_NS		7
#define CPUVENDOR_VIA		8
#define CPUVENDOR_SIS		9

/*
 * Some other defines, dealing with values returned by cpuid.
 */

#define CPU_MAXMODEL	15	/* Models within family range 0-15 */
#define CPU_DEFMODEL	16	/* Value for unknown model -> default  */
#define CPU_MINFAMILY	 4	/* Lowest that cpuid can return (486) */
#define CPU_MAXFAMILY  0xf	/* Highest we know (686) */
@


1.9
log
@recognize more via/cyrix cpu types; from Kamo Hiroyasu <wd@@ics.nara-wu.ac.jp> via pr#2503 (w/ typos fixed)
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.8 2002/03/24 00:21:23 deraadt Exp $	*/
d72 1
@


1.8
log
@handle NS Geode GX1; wd@@ics.nara-wu.ac.jp
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.7 2001/01/25 04:39:45 deraadt Exp $	*/
d71 1
@


1.7
log
@detect Transmeta cpus
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.6 2001/01/23 21:59:18 deraadt Exp $	*/
d70 1
@


1.7.6.1
log
@Sync UBC branch to -current
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.7 2001/01/25 04:39:45 deraadt Exp $	*/
a69 2
#define CPUVENDOR_NS		7
#define CPUVENDOR_VIA		8
@


1.6
log
@recognize P4; testing by techsupport@@lokmail.net, the unfortunate owner of such a thing
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.5 1999/08/20 10:33:35 deraadt Exp $	*/
d69 1
@


1.5
log
@teach it about Rise cpus; wd@@ics.nara-wu.ac.jp
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.4 1999/08/12 07:25:12 deraadt Exp $	*/
d77 1
a77 1
#define CPU_MAXFAMILY	 6	/* Highest we know (686) */
@


1.5.4.1
log
@Update the SMP branch to -current, this breaks the SMP branch though.
But it will be fixed soonish.  Note, nothing new has happened, this is just
a merge of the trunk into this branch.
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.7 2001/01/25 04:39:45 deraadt Exp $	*/
a68 1
#define CPUVENDOR_TRANSMETA	6
d77 1
a77 1
#define CPU_MAXFAMILY  0xf	/* Highest we know (686) */
@


1.5.4.2
log
@Sync the SMP branch with 3.3
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
a69 2
#define CPUVENDOR_NS		7
#define CPUVENDOR_VIA		8
@


1.5.4.3
log
@Merge of current from two weeks agointo the SMP branch
@
text
@a71 1
#define CPUVENDOR_SIS		9
@


1.4
log
@IDT WinChip models; wd@@ics.nara-wu.ac.jp
@
text
@d1 1
a1 1
/*	$OpenBSD: cputypes.h,v 1.3 1997/12/17 08:54:51 downsj Exp $	*/
d68 1
@


1.3
log
@New CPU detection code, from NetBSD, with some machdep changes from myself.

Add I686_CPU to your configs if you have a PPro...
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d67 1
@


1.2
log
@NetBSD PR#2910: Recognize Pentium Pro machines
@
text
@d1 2
a2 1
/*	$NetBSD: cputypes.h,v 1.7 1994/10/27 04:16:01 cgd Exp $	*/
d41 2
a42 1
 *	Kinds of Processor
d49 27
a75 3
#define	CPU_586		4	/* Intel P.....m (I hate lawyers; it's TM) */
#define	CPU_486DLC	5	/* Cyrix 486DLC */
#define	CPU_686		6	/* Intel P.....m Pro */
@


1.1
log
@Initial revision
@
text
@d37 1
d49 1
@


1.1.1.1
log
@initial import of NetBSD tree
@
text
@@
