

================================================================
== Vivado HLS Report for 'pixel_proc'
================================================================
* Date:           Mon Mar  1 13:01:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pixel_proc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 8.763 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     2571|     2572| 22.530 us | 22.539 us |  2560|  2560| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2571|     2571|        14|          2|          2|  1280|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      7|       -|      -|    -|
|Expression       |        -|      -|       0|   1107|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      8|    1180|    574|    -|
|Memory           |        4|      -|    1024|   1344|    0|
|Multiplexer      |        -|      -|       -|    372|    -|
|Register         |        0|      -|    1165|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|     15|    3369|   3493|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      6|       3|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |pixel_proc_AXILiteS_s_axi_U        |pixel_proc_AXILiteS_s_axi       |        2|      0|  352|  498|    0|
    |pixel_proc_mul_19s_27s_46_7_1_U3   |pixel_proc_mul_19s_27s_46_7_1   |        0|      2|  207|   19|    0|
    |pixel_proc_mul_20s_27s_47_7_1_U2   |pixel_proc_mul_20s_27s_47_7_1   |        0|      2|  207|   19|    0|
    |pixel_proc_mul_21ns_27s_48_7_1_U1  |pixel_proc_mul_21ns_27s_48_7_1  |        0|      2|  207|   19|    0|
    |pixel_proc_mul_21ns_27s_48_7_1_U4  |pixel_proc_mul_21ns_27s_48_7_1  |        0|      2|  207|   19|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                                |        2|      8| 1180|  574|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe_U8   |pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe  | i0 + i1 * i2 |
    |pixel_proc_mac_muladd_17s_8ns_26s_27_bkb_U6   |pixel_proc_mac_muladd_17s_8ns_26s_27_bkb  | i0 + i1 * i2 |
    |pixel_proc_mac_muladd_18s_8ns_26ns_27cud_U7   |pixel_proc_mac_muladd_18s_8ns_26ns_27cud  | i0 * i1 + i2 |
    |pixel_proc_mac_muladd_19s_8ns_27s_27_eOg_U9   |pixel_proc_mac_muladd_19s_8ns_27s_27_eOg  | i0 * i1 + i2 |
    |pixel_proc_mac_muladd_19s_8ns_27s_27_eOg_U10  |pixel_proc_mac_muladd_19s_8ns_27s_27_eOg  | i0 * i1 + i2 |
    |pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi_U11  |pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi  | i0 * i1 + i2 |
    |pixel_proc_mul_mul_19ns_8ns_26_4_1_U5         |pixel_proc_mul_mul_19ns_8ns_26_4_1        |    i0 * i1   |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +----------------------+-------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |        Memory        |             Module            | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |copy1_empty_data_V_U  |pixel_proc_copy1_empty_data_V  |        1|  256|  336|    0|   256|   32|     1|         8192|
    |copy2_empty_data_V_U  |pixel_proc_copy1_empty_data_V  |        1|  256|  336|    0|   256|   32|     1|         8192|
    |copy1_histogram_V_U   |pixel_proc_copy1_histogram_V   |        1|  256|  336|    0|   256|   22|     1|         5632|
    |copy2_histogram_V_U   |pixel_proc_copy1_histogram_V   |        1|  256|  336|    0|   256|   22|     1|         5632|
    +----------------------+-------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                 |                               |        4| 1024| 1344|    0|  1024|  108|     4|        27648|
    +----------------------+-------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_10_fu_994_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln700_1_fu_606_p2             |     +    |      0|  0|  39|          32|           1|
    |add_ln700_2_fu_645_p2             |     +    |      0|  0|  39|           1|          32|
    |add_ln700_3_fu_859_p2             |     +    |      0|  0|  29|           1|          22|
    |add_ln700_4_fu_1006_p2            |     +    |      0|  0|  39|           1|          32|
    |add_ln700_5_fu_934_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_835_p2             |     +    |      0|  0|  29|           1|          22|
    |add_ln700_7_fu_979_p2             |     +    |      0|  0|  39|           1|          32|
    |add_ln700_8_fu_886_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln700_9_fu_1021_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_590_p2               |     +    |      0|  0|  39|          32|           1|
    |grp_fu_469_p2                     |     +    |      0|  0|  15|           8|           1|
    |newY_V_4_fu_755_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_26_fu_1339_p2              |     +    |      0|  0|  15|           8|           8|
    |p_Val2_27_fu_1397_p2              |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1281_p2               |     +    |      0|  0|  15|           8|           8|
    |ret_V_10_fu_1099_p2               |     +    |      0|  0|  59|          59|          59|
    |ret_V_11_fu_1123_p2               |     +    |      0|  0|  58|          51|          51|
    |ret_V_9_fu_1085_p2                |     +    |      0|  0|  59|          59|          59|
    |ret_V_fu_1056_p2                  |     +    |      0|  0|  58|          51|          51|
    |and_ln415_1_fu_1271_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_1329_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_1387_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_745_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1529                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1530                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1533                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1547                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1552                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1555                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1559                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1563                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_369                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_680                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_738                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_811                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_873                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_882                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_896                  |    and   |      0|  0|   2|           1|           1|
    |start_V_fu_713_p2                 |    and   |      0|  0|   2|           1|           1|
    |grp_fu_463_p2                     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln1494_1_fu_1165_p2          |   icmp   |      0|  0|  18|          29|          27|
    |icmp_ln1494_2_fu_1197_p2          |   icmp   |      0|  0|  18|          29|          27|
    |icmp_ln1494_fu_1072_p2            |   icmp   |      0|  0|  18|          29|          27|
    |icmp_ln879_fu_680_p2              |   icmp   |      0|  0|   8|           2|           1|
    |r_1_fu_1251_p2                    |   icmp   |      0|  0|  18|          18|           1|
    |r_2_fu_1309_p2                    |   icmp   |      0|  0|  18|          18|           1|
    |r_3_fu_1367_p2                    |   icmp   |      0|  0|  18|          18|           1|
    |r_fu_689_p2                       |   icmp   |      0|  0|  18|          18|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter6  |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_1257_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_1315_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_1373_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_733_p2                |    or    |      0|  0|   2|           1|           1|
    |B_fixed_V_1_fu_1139_p3            |  select  |      0|  0|  29|           1|          27|
    |B_fixed_V_3_fu_1157_p3            |  select  |      0|  0|  27|           1|           1|
    |G_fixed_V_1_fu_1170_p3            |  select  |      0|  0|  29|           1|          27|
    |G_fixed_V_3_fu_1189_p3            |  select  |      0|  0|  27|           1|           1|
    |R_fixed_V_1_fu_1202_p3            |  select  |      0|  0|  29|           1|          27|
    |R_fixed_V_3_fu_1221_p3            |  select  |      0|  0|  27|           1|           1|
    |newY_V_1_fu_954_p3                |  select  |      0|  0|   8|           1|           8|
    |newY_V_3_fu_906_p3                |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1107|         664|         742|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |address_counter_V                   |   9|          2|    8|         16|
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter6             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter5_tmp_V_reg_438  |  15|          3|    8|         24|
    |copy1_empty_data_V_address0         |  15|          3|    8|         24|
    |copy1_histogram_V_address0          |  21|          4|    8|         32|
    |copy1_histogram_V_d0                |  15|          3|   22|         66|
    |copy1_state                         |  21|          4|    2|          8|
    |copy1_sum_after_V                   |   9|          2|   32|         64|
    |copy1_sum_before_V                  |   9|          2|   32|         64|
    |copy1_values_V                      |   9|          2|   32|         64|
    |copy2_empty_data_V_address0         |  15|          3|    8|         24|
    |copy2_histogram_V_address0          |  21|          4|    8|         32|
    |copy2_histogram_V_d0                |  15|          3|   22|         66|
    |copy2_state                         |  21|          4|    2|          8|
    |copy2_sum_after_V                   |   9|          2|   32|         64|
    |copy2_sum_before_V                  |   9|          2|   32|         64|
    |copy2_values_V                      |   9|          2|   32|         64|
    |read_done_V_1_data_in               |  15|          3|    1|          3|
    |shared_memory_V_address0            |  27|          5|    8|         40|
    |shared_memory_V_d0                  |  15|          3|   32|         96|
    |sum_after_V_1_data_in               |  15|          3|   32|         96|
    |sum_before_V_1_data_in              |  15|          3|   32|         96|
    |values_V_1_data_in                  |  15|          3|   32|         96|
    |video_in_TDATA_blk_n                |   9|          2|    1|          2|
    |video_out_TDATA_blk_n               |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 372|         75|  429|       1121|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |B_V_reg_1481                             |   8|   0|    8|          0|
    |B_fixed_V_reg_1773                       |  29|   0|   29|          0|
    |Cb_V_reg_1550                            |  27|   0|   27|          0|
    |Cr_V_reg_1545                            |  27|   0|   27|          0|
    |G_V_reg_1486                             |   8|   0|    8|          0|
    |G_fixed_V_reg_1783                       |  29|   0|   29|          0|
    |R_V_reg_1491                             |   8|   0|    8|          0|
    |R_fixed_V_reg_1789                       |  29|   0|   29|          0|
    |Y_V_reg_1580                             |  27|   0|   27|          0|
    |address_counter_V                        |   8|   0|    8|          0|
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_reg_438       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_tmp_V_reg_438       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_tmp_V_reg_438       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_tmp_V_reg_438       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_tmp_V_reg_438       |   8|   0|    8|          0|
    |copy1_empty_data_ready_V                 |   1|   0|    1|          0|
    |copy1_histogram_V_addr_reg_1674          |   8|   0|    8|          0|
    |copy1_state                              |   2|   0|    2|          0|
    |copy1_state_load_reg_1637                |   2|   0|    2|          0|
    |copy1_state_load_reg_1637_pp0_iter4_reg  |   2|   0|    2|          0|
    |copy1_sum_after_V                        |  32|   0|   32|          0|
    |copy1_sum_before_V                       |  32|   0|   32|          0|
    |copy1_values_V                           |  32|   0|   32|          0|
    |copy2_empty_data_ready_V                 |   1|   0|    1|          0|
    |copy2_histogram_V_addr_reg_1632          |   8|   0|    8|          0|
    |copy2_state                              |   2|   0|    2|          0|
    |copy2_state_load_reg_1679                |   2|   0|    2|          0|
    |copy2_state_load_reg_1679_pp0_iter4_reg  |   2|   0|    2|          0|
    |copy2_sum_after_V                        |  32|   0|   32|          0|
    |copy2_sum_before_V                       |  32|   0|   32|          0|
    |copy2_values_V                           |  32|   0|   32|          0|
    |copy_select_V_reg_1587                   |   1|   0|    1|          0|
    |eol_V_reg_1476                           |   1|   0|    1|          0|
    |frame_counter_V                          |  32|   0|   32|          0|
    |frames_V_1_data_reg                      |  32|   0|   32|          0|
    |frames_V_1_vld_reg                       |   1|   0|    1|          0|
    |icmp_ln1494_reg_1778                     |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1707                    |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1707_pp0_iter4_reg      |   1|   0|    1|          0|
    |icmp_ln879_2_reg_1693                    |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1665                    |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1665_pp0_iter4_reg      |   1|   0|    1|          0|
    |icmp_ln879_4_reg_1651                    |   1|   0|    1|          0|
    |icmp_ln879_reg_1591                      |   1|   0|    1|          0|
    |newY_V_1_reg_1742                        |   8|   0|    8|          0|
    |newY_V_3_reg_1721                        |   8|   0|    8|          0|
    |newY_V_4_reg_1615                        |   8|   0|    8|          0|
    |newY_V_4_reg_1615_pp0_iter4_reg          |   8|   0|    8|          0|
    |pixel_counter_V                          |  32|   0|   32|          0|
    |pixels_V_1_data_reg                      |  32|   0|   32|          0|
    |pixels_V_1_vld_reg                       |   1|   0|    1|          0|
    |r_V_1_reg_1768                           |  47|   0|   47|          0|
    |r_V_reg_1763                             |  48|   0|   48|          0|
    |r_reg_1596                               |   1|   0|    1|          0|
    |read_done_V_1_data_reg                   |   1|   0|    1|          0|
    |read_done_V_1_vld_reg                    |   1|   0|    1|          0|
    |row_counter_V                            |  32|   0|   32|          0|
    |rows_V_1_data_reg                        |  32|   0|   32|          0|
    |rows_V_1_vld_reg                         |   1|   0|    1|          0|
    |sof_V_reg_1470                           |   1|   0|    1|          0|
    |start_V_reg_1611                         |   1|   0|    1|          0|
    |sum_after_V_1_data_reg                   |  32|   0|   32|          0|
    |sum_after_V_1_vld_reg                    |   1|   0|    1|          0|
    |sum_before_V_1_data_reg                  |  32|   0|   32|          0|
    |sum_before_V_1_vld_reg                   |   1|   0|    1|          0|
    |values_V_1_data_reg                      |  32|   0|   32|          0|
    |values_V_1_vld_reg                       |   1|   0|    1|          0|
    |write_ready_V_0_data_reg                 |   1|   0|    1|          0|
    |write_ready_V_0_vld_reg                  |   0|   0|    1|          1|
    |write_ready_V_read_reg_1623              |   1|   0|    1|          0|
    |zext_ln544_1_reg_1627                    |   8|   0|   64|         56|
    |zext_ln544_2_reg_1697                    |   8|   0|   64|         56|
    |zext_ln544_3_reg_1683                    |   8|   0|   64|         56|
    |zext_ln544_4_reg_1655                    |   8|   0|   64|         56|
    |zext_ln544_5_reg_1641                    |   8|   0|   64|         56|
    |zext_ln544_reg_1669                      |   8|   0|   64|         56|
    |zext_ln703_2_reg_1508                    |   8|   0|   27|         19|
    |zext_ln703_reg_1496                      |   8|   0|   25|         17|
    |copy_select_V_reg_1587                   |  64|  32|    1|          0|
    |eol_V_reg_1476                           |  64|  32|    1|          0|
    |sof_V_reg_1470                           |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1165|  96| 1349|        373|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------------+-----+-----+--------------+------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   11|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   11|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |     AXILiteS     |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |     AXILiteS     |     array    |
|ap_clk                  |  in |    1| ap_ctrl_none |    pixel_proc    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    pixel_proc    | return value |
|video_in_TDATA          |  in |   24|     axis     |   video_in_data  |    pointer   |
|video_in_TVALID         |  in |    1|     axis     |  video_in_last_V |    pointer   |
|video_in_TREADY         | out |    1|     axis     |  video_in_last_V |    pointer   |
|video_in_TLAST          |  in |    1|     axis     |  video_in_last_V |    pointer   |
|video_in_TUSER          |  in |    1|     axis     |  video_in_user_V |    pointer   |
|video_out_TDATA         | out |   24|     axis     |  video_out_data  |    pointer   |
|video_out_TVALID        | out |    1|     axis     | video_out_last_V |    pointer   |
|video_out_TREADY        |  in |    1|     axis     | video_out_last_V |    pointer   |
|video_out_TLAST         | out |    1|     axis     | video_out_last_V |    pointer   |
|video_out_TUSER         | out |    1|     axis     | video_out_user_V |    pointer   |
+------------------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 14, States = { 2 3 4 5 7 8 9 10 11 12 13 14 15 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:140]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %video_in_data, i1* %video_in_user_V, i1* %video_in_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 1280, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:144]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %video_out_data, i1* %video_out_user_V, i1* %video_out_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 1280, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:145]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frames_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:147]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:148]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pixels_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:149]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sum_before_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:150]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sum_after_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:151]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %values_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:152]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %read_done_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:153]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %write_ready_V, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:154]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %shared_memory_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:155]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %rewind_header"   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [pixel_proc/pixel_proc.cpp:159]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1280, i32 1280, i32 1280, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:160]   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:161]   --->   Operation 31 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %video_in_data, i1* %video_in_user_V, i1* %video_in_last_V)" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 32 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%video_in_data_tmp = extractvalue { i24, i1, i1 } %empty, 0" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 33 'extractvalue' 'video_in_data_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sof_V = extractvalue { i24, i1, i1 } %empty, 1" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 34 'extractvalue' 'sof_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%eol_V = extractvalue { i24, i1, i1 } %empty, 2" [pixel_proc/pixel_proc.cpp:130]   --->   Operation 35 'extractvalue' 'eol_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%B_V = trunc i24 %video_in_data_tmp to i8" [pixel_proc/pixel_proc.cpp:166]   --->   Operation 36 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%G_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %video_in_data_tmp, i32 8, i32 15)" [pixel_proc/pixel_proc.cpp:167]   --->   Operation 37 'partselect' 'G_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%R_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %video_in_data_tmp, i32 16, i32 23)" [pixel_proc/pixel_proc.cpp:168]   --->   Operation 38 'partselect' 'R_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %sof_V, label %0, label %._crit_edge48.i" [pixel_proc/pixel_proc.cpp:113->pixel_proc/pixel_proc.cpp:175]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %eol_V, label %1, label %counters.exit_ifconv" [pixel_proc/pixel_proc.cpp:115->pixel_proc/pixel_proc.cpp:175]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %B_V to i25" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 41 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i8 %R_V to i26" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 42 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 43 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_3 = mul i25 -42631, %zext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 44 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [3/3] (1.05ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln703_6 = mul i26 -88467, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 45 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln703 = mul i25 59768, %zext_ln703" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 46 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %G_V to i27" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 47 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 48 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [2/3] (1.05ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_3 = mul i25 -42631, %zext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 49 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node Cr_V)   --->   "%mul_ln703_4 = mul i27 -219514, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 50 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node Cb_V)   --->   "%mul_ln703_5 = mul i27 -173678, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 51 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/3] (1.05ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln703_6 = mul i26 -88467, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 52 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln703 = mul i25 59768, %zext_ln703" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 53 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [3/3] (1.05ns) (grouped into DSP with root node Y_V)   --->   "%mul_ln703_1 = mul i27 307757, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 54 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 55 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln703_3 = mul i25 -42631, %zext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 56 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%sext_ln703 = sext i25 %mul_ln703_3 to i27" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 57 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/3] (1.05ns) (grouped into DSP with root node Cr_V)   --->   "%mul_ln703_4 = mul i27 -219514, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 58 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %R_V, i18 0)" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i26 %shl_ln to i27" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 60 'zext' 'zext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_2 = add i27 %zext_ln703_6, %sext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 61 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln703_1 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %B_V, i18 0)" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 62 'bitconcatenate' 'shl_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i26 %shl_ln703_1 to i27" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 63 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node Cb_V)   --->   "%mul_ln703_5 = mul i27 -173678, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 64 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_4)   --->   "%mul_ln703_6 = mul i26 -88467, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 65 'mul' 'mul_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_4)   --->   "%sext_ln703_1 = sext i26 %mul_ln703_6 to i27" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 66 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_4 = add i27 %sext_ln703_1, %zext_ln703_7" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 67 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %_ZmlILi29ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit698.critedge ], [ false, %hls_label_0_end ], [ true, %18 ]"   --->   Operation 68 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %hls_label_0_begin"   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%t_V = load i32* @frame_counter_V, align 4" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 70 'load' 't_V' <Predicate = (sof_V)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 %t_V, 1" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 71 'add' 'add_ln700' <Predicate = (sof_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %add_ln700, i32* @frame_counter_V, align 4" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 72 'store' <Predicate = (sof_V)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %._crit_edge48.i" [pixel_proc/pixel_proc.cpp:114->pixel_proc/pixel_proc.cpp:175]   --->   Operation 73 'br' <Predicate = (sof_V)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* @row_counter_V, align 4" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 74 'load' 't_V_1' <Predicate = (eol_V)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %t_V_1, 1" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 75 'add' 'add_ln700_1' <Predicate = (eol_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %add_ln700_1, i32* @row_counter_V, align 4" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 76 'store' <Predicate = (eol_V)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %counters.exit_ifconv" [pixel_proc/pixel_proc.cpp:116->pixel_proc/pixel_proc.cpp:175]   --->   Operation 77 'br' <Predicate = (eol_V)> <Delay = 0.00>
ST_5 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln703 = mul i25 59768, %zext_ln703" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 78 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node add_ln703)   --->   "%zext_ln703_1 = zext i25 %mul_ln703 to i26" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 79 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node Y_V)   --->   "%mul_ln703_1 = mul i27 307757, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 80 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 156762, %zext_ln703_3" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 81 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703 = add i26 %mul_ln703_2, %zext_ln703_1" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 82 'add' 'add_ln703' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node Cr_V)   --->   "%mul_ln703_4 = mul i27 -219514, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 83 'mul' 'mul_ln703_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_2 = add i27 %zext_ln703_6, %sext_ln703" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 84 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%Cr_V = add i27 %mul_ln703_4, %add_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 85 'add' 'Cr_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node Cb_V)   --->   "%mul_ln703_5 = mul i27 -173678, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 86 'mul' 'mul_ln703_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703_4 = add i27 %sext_ln703_1, %zext_ln703_7" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 87 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%Cb_V = add i27 %mul_ln703_5, %add_ln703_4" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 88 'add' 'Cb_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 14> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %video_out_data), !map !163"   --->   Operation 89 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %video_in_data), !map !175"   --->   Operation 90 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_user_V), !map !185"   --->   Operation 91 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_in_last_V), !map !189"   --->   Operation 92 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_user_V), !map !193"   --->   Operation 93 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_last_V), !map !197"   --->   Operation 94 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frames_V), !map !201"   --->   Operation 95 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rows_V), !map !205"   --->   Operation 96 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pixels_V), !map !209"   --->   Operation 97 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sum_before_V), !map !213"   --->   Operation 98 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sum_after_V), !map !217"   --->   Operation 99 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %values_V), !map !221"   --->   Operation 100 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %read_done_V), !map !225"   --->   Operation 101 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %write_ready_V), !map !229"   --->   Operation 102 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %shared_memory_V), !map !233"   --->   Operation 103 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @pixel_proc_str) nounwind"   --->   Operation 104 'spectopmodule' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str, [1 x i8]* @p_str3) nounwind" [pixel_proc/pixel_proc.cpp:139]   --->   Operation 105 'specclockdomain' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %shared_memory_V, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)" [pixel_proc/pixel_proc.cpp:155]   --->   Operation 106 'specmemcore' 'empty_11' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %hls_label_0_begin"   --->   Operation 107 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 108 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %video_out_data, i1* %video_out_user_V, i1* %video_out_last_V, i24 %video_out_data_byte2_V_addr2728_part_set, i1 %sof_V, i1 %eol_V)" [pixel_proc/pixel_proc.cpp:131]   --->   Operation 108 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [pixel_proc/pixel_proc.cpp:219]   --->   Operation 109 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [pixel_proc/pixel_proc.cpp:221]   --->   Operation 110 'return' <Predicate = (eol_V)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.21>
ST_7 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node Y_V)   --->   "%mul_ln703_1 = mul i27 307757, %zext_ln703_2" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 111 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln703 = add i26 %mul_ln703_2, %zext_ln703_1" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 112 'add' 'add_ln703' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i26 %add_ln703 to i27" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 113 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (2.10ns) (root node of the DSP)   --->   "%Y_V = add i27 %mul_ln703_1, %zext_ln703_4" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 114 'add' 'Y_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%Cr_V = add i27 %mul_ln703_4, %add_ln703_2" [pixel_proc/pixel_proc.cpp:180]   --->   Operation 115 'add' 'Cr_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%Cb_V = add i27 %mul_ln703_5, %add_ln703_4" [pixel_proc/pixel_proc.cpp:181]   --->   Operation 116 'add' 'Cb_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i27 %Cr_V to i47" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 117 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i27 %Cb_V to i48" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 118 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [7/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 119 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [7/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 120 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %eol_V, label %18, label %rewind_header" [pixel_proc/pixel_proc.cpp:159]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br label %rewind_header" [pixel_proc/pixel_proc.cpp:221]   --->   Operation 122 'br' <Predicate = (eol_V)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.53>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%t_V_2 = load i32* @pixel_counter_V, align 4" [pixel_proc/pixel_proc.cpp:117->pixel_proc/pixel_proc.cpp:175]   --->   Operation 123 'load' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln700_2 = add i32 1, %t_V_2" [pixel_proc/pixel_proc.cpp:117->pixel_proc/pixel_proc.cpp:175]   --->   Operation 124 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %add_ln700_2, i32* @pixel_counter_V, align 4" [pixel_proc/pixel_proc.cpp:117->pixel_proc/pixel_proc.cpp:175]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i32* @frame_counter_V, align 4" [pixel_proc/pixel_proc.cpp:119->pixel_proc/pixel_proc.cpp:175]   --->   Operation 126 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%row_counter_V_load = load i32* @row_counter_V, align 4" [pixel_proc/pixel_proc.cpp:120->pixel_proc/pixel_proc.cpp:175]   --->   Operation 127 'load' 'row_counter_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rows_V, i32 %row_counter_V_load)" [pixel_proc/pixel_proc.cpp:120->pixel_proc/pixel_proc.cpp:175]   --->   Operation 128 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 129 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pixels_V, i32 %add_ln700_2)" [pixel_proc/pixel_proc.cpp:121->pixel_proc/pixel_proc.cpp:175]   --->   Operation 129 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 130 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %frames_V, i32 %p_Val2_4)" [pixel_proc/pixel_proc.cpp:176]   --->   Operation 130 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 131 [1/2] (2.10ns) (root node of the DSP)   --->   "%Y_V = add i27 %mul_ln703_1, %zext_ln703_4" [pixel_proc/pixel_proc.cpp:179]   --->   Operation 131 'add' 'Y_V' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%copy_select_V = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_4, i32 2)" [pixel_proc/pixel_proc.cpp:188]   --->   Operation 132 'bitselect' 'copy_select_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %p_Val2_4 to i2" [pixel_proc/pixel_proc.cpp:189]   --->   Operation 133 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.95ns)   --->   "%icmp_ln879 = icmp eq i2 %trunc_ln647, 0" [pixel_proc/pixel_proc.cpp:189]   --->   Operation 134 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i27 %Y_V to i18" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 135 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (2.43ns)   --->   "%r = icmp ne i18 %trunc_ln718, 0" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 136 'icmp' 'r' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [2/2] (1.00ns)   --->   "%write_ready_V_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %write_ready_V)" [pixel_proc/pixel_proc.cpp:192]   --->   Operation 137 'read' 'write_ready_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %copy_select_V, label %_ZN8ap_fixedILi8ELi8EL9ap_q_mode4EL9ap_o_mode3ELi0EEC1ILi29ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438_ifconv, label %_ZN8ap_fixedILi8ELi8EL9ap_q_mode4EL9ap_o_mode3ELi0EEC1ILi29ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit407_ifconv" [pixel_proc/pixel_proc.cpp:190]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:42->pixel_proc/pixel_proc.cpp:194]   --->   Operation 139 'store' <Predicate = (!copy_select_V)> <Delay = 1.86>
ST_8 : Operation 140 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:42->pixel_proc/pixel_proc.cpp:191]   --->   Operation 140 'store' <Predicate = (copy_select_V)> <Delay = 1.86>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %Cr_V to i48" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 141 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i27 %Cb_V to i46" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 142 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [6/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 143 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [6/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 144 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [7/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 145 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [7/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 146 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.16>
ST_9 : Operation 147 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rows_V, i32 %row_counter_V_load)" [pixel_proc/pixel_proc.cpp:120->pixel_proc/pixel_proc.cpp:175]   --->   Operation 147 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 148 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pixels_V, i32 %add_ln700_2)" [pixel_proc/pixel_proc.cpp:121->pixel_proc/pixel_proc.cpp:175]   --->   Operation 148 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 149 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %frames_V, i32 %p_Val2_4)" [pixel_proc/pixel_proc.cpp:176]   --->   Operation 149 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 150 [1/1] (0.97ns)   --->   "%start_V = and i1 %sof_V, %icmp_ln879" [pixel_proc/pixel_proc.cpp:169]   --->   Operation 150 'and' 'start_V' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %Y_V, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 151 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %Y_V, i32 19)" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 152 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%or_ln412 = or i1 %r, %tmp_2" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 153 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %Y_V, i32 18)" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 154 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%and_ln415 = and i1 %tmp_3, %or_ln412" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 155 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node newY_V_4)   --->   "%zext_ln415 = zext i1 %and_ln415 to i8" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 156 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (1.91ns) (out node of the LUT)   --->   "%newY_V_4 = add i8 %zext_ln415, %p_Val2_6" [pixel_proc/pixel_proc.cpp:191]   --->   Operation 157 'add' 'newY_V_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/2] (1.00ns)   --->   "%write_ready_V_read = call i1 @_ssdm_op_Read.s_axilite.i1P(i1* %write_ready_V)" [pixel_proc/pixel_proc.cpp:192]   --->   Operation 158 'read' 'write_ready_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %newY_V_4 to i64" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 159 'zext' 'zext_ln544_1' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%copy2_histogram_V_addr = getelementptr [256 x i22]* @copy2_histogram_V, i64 0, i64 %zext_ln544_1" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 160 'getelementptr' 'copy2_histogram_V_addr' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_9 : Operation 161 [2/2] (3.25ns)   --->   "%t_V_4 = load i22* %copy2_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 161 'load' 't_V_4' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%copy1_state_load = load i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:195]   --->   Operation 162 'load' 'copy1_state_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%t_V_8 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 163 'load' 't_V_8' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i8 %t_V_8 to i64" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 164 'zext' 'zext_ln544_5' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%shared_memory_V_addr_3 = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_5" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 165 'getelementptr' 'shared_memory_V_addr_3' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (2.26ns)   --->   "%shared_memory_V_load_1 = load i32* %shared_memory_V_addr_3, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 166 'load' 'shared_memory_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 167 [1/1] (1.55ns)   --->   "%icmp_ln879_4 = icmp eq i8 %t_V_8, -1" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:195]   --->   Operation 167 'icmp' 'icmp_ln879_4' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_4, label %17, label %._crit_edge164.i2844" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:195]   --->   Operation 168 'br' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:96->pixel_proc/pixel_proc.cpp:195]   --->   Operation 169 'store' <Predicate = (!copy_select_V & copy1_state_load == 3 & icmp_ln879_4)> <Delay = 1.86>
ST_9 : Operation 170 [1/1] (1.91ns)   --->   "%add_ln700_14 = add i8 %t_V_8, 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:195]   --->   Operation 170 'add' 'add_ln700_14' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (1.90ns)   --->   "store i8 %add_ln700_14, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:195]   --->   Operation 171 'store' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 1.90>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:100->pixel_proc/pixel_proc.cpp:195]   --->   Operation 172 'br' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %write_ready_V_read, label %15, label %._crit_edge163.i2842" [pixel_proc/pixel_proc.cpp:86->pixel_proc/pixel_proc.cpp:195]   --->   Operation 173 'br' <Predicate = (!copy_select_V & copy1_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.86ns)   --->   "store i2 -1, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:87->pixel_proc/pixel_proc.cpp:195]   --->   Operation 174 'store' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.86>
ST_9 : Operation 175 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:88->pixel_proc/pixel_proc.cpp:195]   --->   Operation 175 'store' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.90>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:91->pixel_proc/pixel_proc.cpp:195]   --->   Operation 176 'br' <Predicate = (!copy_select_V & copy1_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%t_V_7 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 177 'load' 't_V_7' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %t_V_7 to i64" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 178 'zext' 'zext_ln544_4' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%copy1_histogram_V_addr_1 = getelementptr [256 x i22]* @copy1_histogram_V, i64 0, i64 %zext_ln544_4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 179 'getelementptr' 'copy1_histogram_V_addr_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 180 [2/2] (3.25ns)   --->   "%copy1_histogram_V_load = load i22* %copy1_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 180 'load' 'copy1_histogram_V_load' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 181 [1/1] (3.25ns)   --->   "store i22 0, i22* %copy1_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:74->pixel_proc/pixel_proc.cpp:195]   --->   Operation 181 'store' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 182 [1/1] (1.55ns)   --->   "%icmp_ln879_3 = icmp eq i8 %t_V_7, -1" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:195]   --->   Operation 182 'icmp' 'icmp_ln879_3' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_3, label %13, label %._crit_edge162.i2841" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:195]   --->   Operation 183 'br' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (1.86ns)   --->   "store i2 -2, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:76->pixel_proc/pixel_proc.cpp:195]   --->   Operation 184 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.86>
ST_9 : Operation 185 [1/1] (1.91ns)   --->   "%add_ln700_13 = add i8 %t_V_7, 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:195]   --->   Operation 185 'add' 'add_ln700_13' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (1.90ns)   --->   "store i8 %add_ln700_13, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:195]   --->   Operation 186 'store' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.90>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:83->pixel_proc/pixel_proc.cpp:195]   --->   Operation 187 'br' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %start_V, label %11, label %._crit_edge161.i2838" [pixel_proc/pixel_proc.cpp:61->pixel_proc/pixel_proc.cpp:195]   --->   Operation 188 'br' <Predicate = (!copy_select_V & copy1_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (1.86ns)   --->   "store i2 1, i2* @copy1_state, align 1" [pixel_proc/pixel_proc.cpp:62->pixel_proc/pixel_proc.cpp:195]   --->   Operation 189 'store' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.86>
ST_9 : Operation 190 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:63->pixel_proc/pixel_proc.cpp:195]   --->   Operation 190 'store' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.90>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "br label %update.exit2845" [pixel_proc/pixel_proc.cpp:67->pixel_proc/pixel_proc.cpp:195]   --->   Operation 191 'br' <Predicate = (!copy_select_V & copy1_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %newY_V_4 to i64" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 192 'zext' 'zext_ln544' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%copy1_histogram_V_addr = getelementptr [256 x i22]* @copy1_histogram_V, i64 0, i64 %zext_ln544" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 193 'getelementptr' 'copy1_histogram_V_addr' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_9 : Operation 194 [2/2] (3.25ns)   --->   "%t_V_3 = load i22* %copy1_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 194 'load' 't_V_3' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%copy2_state_load = load i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:192]   --->   Operation 195 'load' 'copy2_state_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%t_V_6 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 196 'load' 't_V_6' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %t_V_6 to i64" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 197 'zext' 'zext_ln544_3' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%shared_memory_V_addr_1 = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_3" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 198 'getelementptr' 'shared_memory_V_addr_1' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 199 [2/2] (2.26ns)   --->   "%shared_memory_V_load = load i32* %shared_memory_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 199 'load' 'shared_memory_V_load' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 200 [1/1] (1.55ns)   --->   "%icmp_ln879_2 = icmp eq i8 %t_V_6, -1" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:192]   --->   Operation 200 'icmp' 'icmp_ln879_2' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_2, label %9, label %._crit_edge164.i" [pixel_proc/pixel_proc.cpp:95->pixel_proc/pixel_proc.cpp:192]   --->   Operation 201 'br' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.86ns)   --->   "store i2 0, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:96->pixel_proc/pixel_proc.cpp:192]   --->   Operation 202 'store' <Predicate = (copy_select_V & copy2_state_load == 3 & icmp_ln879_2)> <Delay = 1.86>
ST_9 : Operation 203 [1/1] (1.91ns)   --->   "%add_ln700_12 = add i8 %t_V_6, 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:192]   --->   Operation 203 'add' 'add_ln700_12' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (1.90ns)   --->   "store i8 %add_ln700_12, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:99->pixel_proc/pixel_proc.cpp:192]   --->   Operation 204 'store' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 1.90>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:100->pixel_proc/pixel_proc.cpp:192]   --->   Operation 205 'br' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %write_ready_V_read, label %7, label %._crit_edge163.i" [pixel_proc/pixel_proc.cpp:86->pixel_proc/pixel_proc.cpp:192]   --->   Operation 206 'br' <Predicate = (copy_select_V & copy2_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.86ns)   --->   "store i2 -1, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:87->pixel_proc/pixel_proc.cpp:192]   --->   Operation 207 'store' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.86>
ST_9 : Operation 208 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:88->pixel_proc/pixel_proc.cpp:192]   --->   Operation 208 'store' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.90>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:91->pixel_proc/pixel_proc.cpp:192]   --->   Operation 209 'br' <Predicate = (copy_select_V & copy2_state_load == 2)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%t_V_5 = load i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 210 'load' 't_V_5' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %t_V_5 to i64" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 211 'zext' 'zext_ln544_2' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%copy2_histogram_V_addr_1 = getelementptr [256 x i22]* @copy2_histogram_V, i64 0, i64 %zext_ln544_2" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 212 'getelementptr' 'copy2_histogram_V_addr_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 213 [2/2] (3.25ns)   --->   "%copy2_histogram_V_load = load i22* %copy2_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 213 'load' 'copy2_histogram_V_load' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 214 [1/1] (3.25ns)   --->   "store i22 0, i22* %copy2_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:74->pixel_proc/pixel_proc.cpp:192]   --->   Operation 214 'store' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 215 [1/1] (1.55ns)   --->   "%icmp_ln879_1 = icmp eq i8 %t_V_5, -1" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:192]   --->   Operation 215 'icmp' 'icmp_ln879_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %5, label %._crit_edge162.i" [pixel_proc/pixel_proc.cpp:75->pixel_proc/pixel_proc.cpp:192]   --->   Operation 216 'br' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (1.86ns)   --->   "store i2 -2, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:76->pixel_proc/pixel_proc.cpp:192]   --->   Operation 217 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.86>
ST_9 : Operation 218 [1/1] (1.91ns)   --->   "%add_ln700_11 = add i8 %t_V_5, 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:192]   --->   Operation 218 'add' 'add_ln700_11' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (1.90ns)   --->   "store i8 %add_ln700_11, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:82->pixel_proc/pixel_proc.cpp:192]   --->   Operation 219 'store' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.90>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:83->pixel_proc/pixel_proc.cpp:192]   --->   Operation 220 'br' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %start_V, label %3, label %._crit_edge161.i" [pixel_proc/pixel_proc.cpp:61->pixel_proc/pixel_proc.cpp:192]   --->   Operation 221 'br' <Predicate = (copy_select_V & copy2_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (1.86ns)   --->   "store i2 1, i2* @copy2_state, align 1" [pixel_proc/pixel_proc.cpp:62->pixel_proc/pixel_proc.cpp:192]   --->   Operation 222 'store' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.86>
ST_9 : Operation 223 [1/1] (1.90ns)   --->   "store i8 0, i8* @address_counter_V, align 1" [pixel_proc/pixel_proc.cpp:63->pixel_proc/pixel_proc.cpp:192]   --->   Operation 223 'store' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.90>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "br label %update.exit" [pixel_proc/pixel_proc.cpp:67->pixel_proc/pixel_proc.cpp:192]   --->   Operation 224 'br' <Predicate = (copy_select_V & copy2_state_load == 0)> <Delay = 0.00>
ST_9 : Operation 225 [5/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 225 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [5/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 226 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [6/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 227 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [6/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 228 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.76>
ST_10 : Operation 229 [1/2] (3.25ns)   --->   "%t_V_4 = load i22* %copy2_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 229 'load' 't_V_4' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 230 [1/1] (2.25ns)   --->   "%add_ln700_6 = add i22 1, %t_V_4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 230 'add' 'add_ln700_6' <Predicate = (!copy_select_V)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (3.25ns)   --->   "store i22 %add_ln700_6, i22* %copy2_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:194]   --->   Operation 231 'store' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 232 [1/1] (1.30ns)   --->   "switch i2 %copy1_state_load, label %update.exit2845 [
    i2 0, label %10
    i2 1, label %12
    i2 -2, label %14
    i2 -1, label %16
  ]" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:195]   --->   Operation 232 'switch' <Predicate = (!copy_select_V)> <Delay = 1.30>
ST_10 : Operation 233 [1/2] (2.26ns)   --->   "%shared_memory_V_load_1 = load i32* %shared_memory_V_addr_3, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 233 'load' 'shared_memory_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%copy1_empty_data_V_addr_1 = getelementptr [256 x i32]* @copy1_empty_data_V, i64 0, i64 %zext_ln544_5" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 234 'getelementptr' 'copy1_empty_data_V_addr_1' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (3.25ns)   --->   "store i32 %shared_memory_V_load_1, i32* %copy1_empty_data_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:195]   --->   Operation 235 'store' <Predicate = (!copy_select_V & copy1_state_load == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 236 [1/1] (1.76ns)   --->   "store i1 true, i1* @copy1_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:97->pixel_proc/pixel_proc.cpp:195]   --->   Operation 236 'store' <Predicate = (!copy_select_V & copy1_state_load == 3 & icmp_ln879_4)> <Delay = 1.76>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "br label %._crit_edge164.i2844" [pixel_proc/pixel_proc.cpp:98->pixel_proc/pixel_proc.cpp:195]   --->   Operation 237 'br' <Predicate = (!copy_select_V & copy1_state_load == 3 & icmp_ln879_4)> <Delay = 0.00>
ST_10 : Operation 238 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:195]   --->   Operation 238 'write' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 239 [1/2] (3.25ns)   --->   "%copy1_histogram_V_load = load i22* %copy1_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 239 'load' 'copy1_histogram_V_load' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i22 %copy1_histogram_V_load to i32" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 240 'zext' 'zext_ln209_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%shared_memory_V_addr_2 = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 241 'getelementptr' 'shared_memory_V_addr_2' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (2.26ns)   --->   "store i32 %zext_ln209_1, i32* %shared_memory_V_addr_2, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:195]   --->   Operation 242 'store' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 243 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:195]   --->   Operation 243 'write' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 244 [1/1] (1.76ns)   --->   "store i1 false, i1* @copy1_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:65->pixel_proc/pixel_proc.cpp:195]   --->   Operation 244 'store' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.76>
ST_10 : Operation 245 [1/2] (3.25ns)   --->   "%t_V_3 = load i22* %copy1_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 245 'load' 't_V_3' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 246 [1/1] (2.25ns)   --->   "%add_ln700_3 = add i22 1, %t_V_3" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 246 'add' 'add_ln700_3' <Predicate = (copy_select_V)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (3.25ns)   --->   "store i22 %add_ln700_3, i22* %copy1_histogram_V_addr, align 4" [pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:191]   --->   Operation 247 'store' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 248 [1/1] (1.30ns)   --->   "switch i2 %copy2_state_load, label %update.exit [
    i2 0, label %2
    i2 1, label %4
    i2 -2, label %6
    i2 -1, label %8
  ]" [pixel_proc/pixel_proc.cpp:58->pixel_proc/pixel_proc.cpp:192]   --->   Operation 248 'switch' <Predicate = (copy_select_V)> <Delay = 1.30>
ST_10 : Operation 249 [1/2] (2.26ns)   --->   "%shared_memory_V_load = load i32* %shared_memory_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 249 'load' 'shared_memory_V_load' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%copy2_empty_data_V_addr_1 = getelementptr [256 x i32]* @copy2_empty_data_V, i64 0, i64 %zext_ln544_3" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 250 'getelementptr' 'copy2_empty_data_V_addr_1' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %shared_memory_V_load, i32* %copy2_empty_data_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:192]   --->   Operation 251 'store' <Predicate = (copy_select_V & copy2_state_load == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 252 [1/1] (1.76ns)   --->   "store i1 true, i1* @copy2_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:97->pixel_proc/pixel_proc.cpp:192]   --->   Operation 252 'store' <Predicate = (copy_select_V & copy2_state_load == 3 & icmp_ln879_2)> <Delay = 1.76>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "br label %._crit_edge164.i" [pixel_proc/pixel_proc.cpp:98->pixel_proc/pixel_proc.cpp:192]   --->   Operation 253 'br' <Predicate = (copy_select_V & copy2_state_load == 3 & icmp_ln879_2)> <Delay = 0.00>
ST_10 : Operation 254 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:192]   --->   Operation 254 'write' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 255 [1/2] (3.25ns)   --->   "%copy2_histogram_V_load = load i22* %copy2_histogram_V_addr_1, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 255 'load' 'copy2_histogram_V_load' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i22 %copy2_histogram_V_load to i32" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 256 'zext' 'zext_ln209' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%shared_memory_V_addr = getelementptr [256 x i32]* %shared_memory_V, i64 0, i64 %zext_ln544_2" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 257 'getelementptr' 'shared_memory_V_addr' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (2.26ns)   --->   "store i32 %zext_ln209, i32* %shared_memory_V_addr, align 4" [pixel_proc/pixel_proc.cpp:73->pixel_proc/pixel_proc.cpp:192]   --->   Operation 258 'store' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 259 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:192]   --->   Operation 259 'write' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 260 [1/1] (1.76ns)   --->   "store i1 false, i1* @copy2_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:65->pixel_proc/pixel_proc.cpp:192]   --->   Operation 260 'store' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.76>
ST_10 : Operation 261 [4/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 261 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [4/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 262 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [5/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 263 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [5/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 264 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%copy2_empty_data_V_addr = getelementptr [256 x i32]* @copy2_empty_data_V, i64 0, i64 %zext_ln544_1" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 265 'getelementptr' 'copy2_empty_data_V_addr' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_11 : Operation 266 [2/2] (3.25ns)   --->   "%copy2_empty_data_V_load = load i32* %copy2_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 266 'load' 'copy2_empty_data_V_load' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 267 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:195]   --->   Operation 267 'write' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "br label %._crit_edge163.i2842" [pixel_proc/pixel_proc.cpp:90->pixel_proc/pixel_proc.cpp:195]   --->   Operation 268 'br' <Predicate = (!copy_select_V & copy1_state_load == 2 & write_ready_V_read)> <Delay = 0.00>
ST_11 : Operation 269 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:195]   --->   Operation 269 'write' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 270 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:195]   --->   Operation 270 'write' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "br label %._crit_edge161.i2838" [pixel_proc/pixel_proc.cpp:66->pixel_proc/pixel_proc.cpp:195]   --->   Operation 271 'br' <Predicate = (!copy_select_V & copy1_state_load == 0 & start_V)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%copy1_empty_data_V_addr = getelementptr [256 x i32]* @copy1_empty_data_V, i64 0, i64 %zext_ln544" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 272 'getelementptr' 'copy1_empty_data_V_addr' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_11 : Operation 273 [2/2] (3.25ns)   --->   "%copy1_empty_data_V_load = load i32* %copy1_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 273 'load' 'copy1_empty_data_V_load' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 274 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:89->pixel_proc/pixel_proc.cpp:192]   --->   Operation 274 'write' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "br label %._crit_edge163.i" [pixel_proc/pixel_proc.cpp:90->pixel_proc/pixel_proc.cpp:192]   --->   Operation 275 'br' <Predicate = (copy_select_V & write_ready_V_read & copy2_state_load == 2)> <Delay = 0.00>
ST_11 : Operation 276 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:192]   --->   Operation 276 'write' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 277 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 false)" [pixel_proc/pixel_proc.cpp:64->pixel_proc/pixel_proc.cpp:192]   --->   Operation 277 'write' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "br label %._crit_edge161.i" [pixel_proc/pixel_proc.cpp:66->pixel_proc/pixel_proc.cpp:192]   --->   Operation 278 'br' <Predicate = (copy_select_V & start_V & copy2_state_load == 0)> <Delay = 0.00>
ST_11 : Operation 279 [3/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 279 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [3/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 280 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [4/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 281 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [4/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 282 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.50>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i8 %newY_V_4 to i32" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 283 'zext' 'zext_ln700_1' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%copy2_sum_before_V_load = load i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 284 'load' 'copy2_sum_before_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (2.55ns)   --->   "%add_ln700_8 = add i32 %copy2_sum_before_V_load, %zext_ln700_1" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 285 'add' 'add_ln700_8' <Predicate = (!copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (1.76ns)   --->   "store i32 %add_ln700_8, i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:194]   --->   Operation 286 'store' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%copy2_empty_data_ready_V_load = load i1* @copy2_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:194]   --->   Operation 287 'load' 'copy2_empty_data_ready_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 288 [1/2] (3.25ns)   --->   "%copy2_empty_data_V_load = load i32* %copy2_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 288 'load' 'copy2_empty_data_V_load' <Predicate = (!copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%newY_V_2 = trunc i32 %copy2_empty_data_V_load to i8" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:194]   --->   Operation 289 'trunc' 'newY_V_2' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (1.24ns)   --->   "%newY_V_3 = select i1 %copy2_empty_data_ready_V_load, i8 %newY_V_2, i8 %newY_V_4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:194]   --->   Operation 290 'select' 'newY_V_3' <Predicate = (!copy_select_V)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%copy1_sum_before_V_load_1 = load i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:195]   --->   Operation 291 'load' 'copy1_sum_before_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 292 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy1_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:195]   --->   Operation 292 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%copy1_sum_after_V_load_1 = load i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:195]   --->   Operation 293 'load' 'copy1_sum_after_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 294 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy1_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:195]   --->   Operation 294 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%copy1_values_V_load_1 = load i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:195]   --->   Operation 295 'load' 'copy1_values_V_load_1' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 296 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy1_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:195]   --->   Operation 296 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 297 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:77->pixel_proc/pixel_proc.cpp:195]   --->   Operation 297 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.76>
ST_12 : Operation 298 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:78->pixel_proc/pixel_proc.cpp:195]   --->   Operation 298 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.76>
ST_12 : Operation 299 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:79->pixel_proc/pixel_proc.cpp:195]   --->   Operation 299 'store' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.76>
ST_12 : Operation 300 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:195]   --->   Operation 300 'write' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "br label %._crit_edge162.i2841" [pixel_proc/pixel_proc.cpp:81->pixel_proc/pixel_proc.cpp:195]   --->   Operation 301 'br' <Predicate = (!copy_select_V & copy1_state_load == 1 & icmp_ln879_3)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i8 %newY_V_4 to i32" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 302 'zext' 'zext_ln700' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%copy1_sum_before_V_load = load i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 303 'load' 'copy1_sum_before_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (2.55ns)   --->   "%add_ln700_5 = add i32 %copy1_sum_before_V_load, %zext_ln700" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 304 'add' 'add_ln700_5' <Predicate = (copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (1.76ns)   --->   "store i32 %add_ln700_5, i32* @copy1_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:45->pixel_proc/pixel_proc.cpp:191]   --->   Operation 305 'store' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%copy1_empty_data_ready_V_load = load i1* @copy1_empty_data_ready_V, align 4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:191]   --->   Operation 306 'load' 'copy1_empty_data_ready_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 307 [1/2] (3.25ns)   --->   "%copy1_empty_data_V_load = load i32* %copy1_empty_data_V_addr, align 4" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 307 'load' 'copy1_empty_data_V_load' <Predicate = (copy_select_V)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%newY_V = trunc i32 %copy1_empty_data_V_load to i8" [pixel_proc/pixel_proc.cpp:48->pixel_proc/pixel_proc.cpp:191]   --->   Operation 308 'trunc' 'newY_V' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (1.24ns)   --->   "%newY_V_1 = select i1 %copy1_empty_data_ready_V_load, i8 %newY_V, i8 %newY_V_4" [pixel_proc/pixel_proc.cpp:46->pixel_proc/pixel_proc.cpp:191]   --->   Operation 309 'select' 'newY_V_1' <Predicate = (copy_select_V)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%copy2_sum_before_V_load_1 = load i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:192]   --->   Operation 310 'load' 'copy2_sum_before_V_load_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 311 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy2_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:192]   --->   Operation 311 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%copy2_sum_after_V_load_1 = load i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:192]   --->   Operation 312 'load' 'copy2_sum_after_V_load_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 313 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy2_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:192]   --->   Operation 313 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%copy2_values_V_load_1 = load i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:192]   --->   Operation 314 'load' 'copy2_values_V_load_1' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 0.00>
ST_12 : Operation 315 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy2_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:192]   --->   Operation 315 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 316 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy2_sum_before_V, align 4" [pixel_proc/pixel_proc.cpp:77->pixel_proc/pixel_proc.cpp:192]   --->   Operation 316 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.76>
ST_12 : Operation 317 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:78->pixel_proc/pixel_proc.cpp:192]   --->   Operation 317 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.76>
ST_12 : Operation 318 [1/1] (1.76ns)   --->   "store i32 0, i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:79->pixel_proc/pixel_proc.cpp:192]   --->   Operation 318 'store' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.76>
ST_12 : Operation 319 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i1P(i1* %read_done_V, i1 true)" [pixel_proc/pixel_proc.cpp:80->pixel_proc/pixel_proc.cpp:192]   --->   Operation 319 'write' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "br label %._crit_edge162.i" [pixel_proc/pixel_proc.cpp:81->pixel_proc/pixel_proc.cpp:192]   --->   Operation 320 'br' <Predicate = (copy_select_V & copy2_state_load == 1 & icmp_ln879_1)> <Delay = 0.00>
ST_12 : Operation 321 [2/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 321 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [2/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 322 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [3/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 323 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [3/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 324 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.32>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%copy2_values_V_load = load i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194]   --->   Operation 325 'load' 'copy2_values_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (2.55ns)   --->   "%add_ln700_7 = add i32 1, %copy2_values_V_load" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194]   --->   Operation 326 'add' 'add_ln700_7' <Predicate = (!copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (1.76ns)   --->   "store i32 %add_ln700_7, i32* @copy2_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:194]   --->   Operation 327 'store' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i8 %newY_V_3 to i32" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 328 'zext' 'zext_ln700_3' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "%copy2_sum_after_V_load = load i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 329 'load' 'copy2_sum_after_V_load' <Predicate = (!copy_select_V)> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (2.55ns)   --->   "%add_ln700_10 = add i32 %copy2_sum_after_V_load, %zext_ln700_3" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 330 'add' 'add_ln700_10' <Predicate = (!copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/1] (1.76ns)   --->   "store i32 %add_ln700_10, i32* @copy2_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:194]   --->   Operation 331 'store' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_13 : Operation 332 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy1_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:195]   --->   Operation 332 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 333 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy1_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:195]   --->   Operation 333 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 334 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy1_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:195]   --->   Operation 334 'write' <Predicate = (!copy_select_V & copy1_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 335 [1/1] (1.76ns)   --->   "br label %hls_label_0_end"   --->   Operation 335 'br' <Predicate = (!copy_select_V)> <Delay = 1.76>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%copy1_values_V_load = load i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:191]   --->   Operation 336 'load' 'copy1_values_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (2.55ns)   --->   "%add_ln700_4 = add i32 1, %copy1_values_V_load" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:191]   --->   Operation 337 'add' 'add_ln700_4' <Predicate = (copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (1.76ns)   --->   "store i32 %add_ln700_4, i32* @copy1_values_V, align 4" [pixel_proc/pixel_proc.cpp:44->pixel_proc/pixel_proc.cpp:191]   --->   Operation 338 'store' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i8 %newY_V_1 to i32" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 339 'zext' 'zext_ln700_2' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%copy1_sum_after_V_load = load i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 340 'load' 'copy1_sum_after_V_load' <Predicate = (copy_select_V)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (2.55ns)   --->   "%add_ln700_9 = add i32 %copy1_sum_after_V_load, %zext_ln700_2" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 341 'add' 'add_ln700_9' <Predicate = (copy_select_V)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (1.76ns)   --->   "store i32 %add_ln700_9, i32* @copy1_sum_after_V, align 4" [pixel_proc/pixel_proc.cpp:52->pixel_proc/pixel_proc.cpp:191]   --->   Operation 342 'store' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_13 : Operation 343 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_before_V, i32 %copy2_sum_before_V_load_1)" [pixel_proc/pixel_proc.cpp:70->pixel_proc/pixel_proc.cpp:192]   --->   Operation 343 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 344 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sum_after_V, i32 %copy2_sum_after_V_load_1)" [pixel_proc/pixel_proc.cpp:71->pixel_proc/pixel_proc.cpp:192]   --->   Operation 344 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 345 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %values_V, i32 %copy2_values_V_load_1)" [pixel_proc/pixel_proc.cpp:72->pixel_proc/pixel_proc.cpp:192]   --->   Operation 345 'write' <Predicate = (copy_select_V & copy2_state_load == 1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 346 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [pixel_proc/pixel_proc.cpp:193]   --->   Operation 346 'br' <Predicate = (copy_select_V)> <Delay = 1.76>
ST_13 : Operation 347 [1/7] (2.11ns)   --->   "%r_V = mul i48 929038, %sext_ln1118_1" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 347 'mul' 'r_V' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/7] (2.11ns)   --->   "%r_V_1 = mul i47 -374413, %sext_ln728" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 348 'mul' 'r_V_1' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 349 [2/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 349 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [2/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 350 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.29>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_V = phi i8 [ %newY_V_1, %update.exit ], [ %newY_V_3, %update.exit2845 ]"   --->   Operation 351 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%lhs_V = call i46 @_ssdm_op_BitConcatenate.i46.i8.i38(i8 %tmp_V, i38 0)" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 352 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i46 %lhs_V to i59" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 353 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i46 %lhs_V to i51" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 354 'zext' 'zext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i48 %r_V to i50" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 355 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i50 %sext_ln1118_3 to i51" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 356 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (3.15ns)   --->   "%ret_V = add i51 %zext_ln728_1, %zext_ln1192" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 357 'add' 'ret_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%B_fixed_V = call i29 @_ssdm_op_PartSelect.i29.i51.i32.i32(i51 %ret_V, i32 19, i32 47)" [pixel_proc/pixel_proc.cpp:199]   --->   Operation 358 'partselect' 'B_fixed_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (2.46ns)   --->   "%icmp_ln1494 = icmp sgt i29 %B_fixed_V, 133693440" [pixel_proc/pixel_proc.cpp:200]   --->   Operation 359 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i47 %r_V_1 to i58" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 360 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i58 %sext_ln1118_2 to i59" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 361 'zext' 'zext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = add nsw i59 %zext_ln728, %zext_ln703_5" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 362 'add' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 363 [1/7] (2.11ns)   --->   "%r_V_2 = mul i46 -180427, %sext_ln1118" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 363 'mul' 'r_V_2' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i46 %r_V_2 to i48" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 364 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i48 %sext_ln1118_4 to i59" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 365 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (5.18ns) (root node of TernaryAdder)   --->   "%ret_V_10 = add i59 %ret_V_9, %zext_ln1192_1" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 366 'add' 'ret_V_10' <Predicate = true> <Delay = 5.18> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%G_fixed_V = call i29 @_ssdm_op_PartSelect.i29.i59.i32.i32(i59 %ret_V_10, i32 19, i32 47)" [pixel_proc/pixel_proc.cpp:202]   --->   Operation 367 'partselect' 'G_fixed_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/7] (2.11ns)   --->   "%r_V_3 = mul i48 735051, %sext_ln700" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 368 'mul' 'r_V_3' <Predicate = true> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i48 %r_V_3 to i50" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 369 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i50 %sext_ln1118_5 to i51" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 370 'zext' 'zext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (3.15ns)   --->   "%ret_V_11 = add i51 %zext_ln728_1, %zext_ln1192_2" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 371 'add' 'ret_V_11' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%R_fixed_V = call i29 @_ssdm_op_PartSelect.i29.i51.i32.i32(i51 %ret_V_11, i32 19, i32 47)" [pixel_proc/pixel_proc.cpp:205]   --->   Operation 372 'partselect' 'R_fixed_V' <Predicate = true> <Delay = 0.00>

State 15 <SV = 13> <Delay = 8.42>
ST_15 : Operation 373 [1/1] (0.80ns)   --->   "%B_fixed_V_1 = select i1 %icmp_ln1494, i29 133693440, i29 %B_fixed_V" [pixel_proc/pixel_proc.cpp:200]   --->   Operation 373 'select' 'B_fixed_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i29 %B_fixed_V_1 to i27" [pixel_proc/pixel_proc.cpp:200]   --->   Operation 374 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %B_fixed_V_1, i32 28)" [pixel_proc/pixel_proc.cpp:201]   --->   Operation 375 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.80ns)   --->   "%B_fixed_V_3 = select i1 %tmp_4, i27 0, i27 %trunc_ln200" [pixel_proc/pixel_proc.cpp:201]   --->   Operation 376 'select' 'B_fixed_V_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 377 [1/1] (2.46ns)   --->   "%icmp_ln1494_1 = icmp sgt i29 %G_fixed_V, 133693440" [pixel_proc/pixel_proc.cpp:203]   --->   Operation 377 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/1] (0.80ns)   --->   "%G_fixed_V_1 = select i1 %icmp_ln1494_1, i29 133693440, i29 %G_fixed_V" [pixel_proc/pixel_proc.cpp:203]   --->   Operation 378 'select' 'G_fixed_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i29 %G_fixed_V_1 to i27" [pixel_proc/pixel_proc.cpp:203]   --->   Operation 379 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %G_fixed_V_1, i32 28)" [pixel_proc/pixel_proc.cpp:204]   --->   Operation 380 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.80ns)   --->   "%G_fixed_V_3 = select i1 %tmp_5, i27 0, i27 %trunc_ln203" [pixel_proc/pixel_proc.cpp:204]   --->   Operation 381 'select' 'G_fixed_V_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (2.46ns)   --->   "%icmp_ln1494_2 = icmp sgt i29 %R_fixed_V, 133693440" [pixel_proc/pixel_proc.cpp:206]   --->   Operation 382 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 383 [1/1] (0.80ns)   --->   "%R_fixed_V_1 = select i1 %icmp_ln1494_2, i29 133693440, i29 %R_fixed_V" [pixel_proc/pixel_proc.cpp:206]   --->   Operation 383 'select' 'R_fixed_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i29 %R_fixed_V_1 to i27" [pixel_proc/pixel_proc.cpp:206]   --->   Operation 384 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %R_fixed_V_1, i32 28)" [pixel_proc/pixel_proc.cpp:207]   --->   Operation 385 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.80ns)   --->   "%R_fixed_V_3 = select i1 %tmp_6, i27 0, i27 %trunc_ln206" [pixel_proc/pixel_proc.cpp:207]   --->   Operation 386 'select' 'R_fixed_V_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_Val2_20 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %B_fixed_V_3, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 387 'partselect' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %B_fixed_V_3, i32 19)" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 388 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i27 %B_fixed_V_3 to i18" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 389 'trunc' 'trunc_ln718_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (2.43ns)   --->   "%r_1 = icmp ne i18 %trunc_ln718_1, 0" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 390 'icmp' 'r_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln412_1 = or i1 %r_1, %tmp_7" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 391 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %B_fixed_V_3, i32 18)" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 392 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%and_ln415_1 = and i1 %tmp_8, %or_ln412_1" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 393 'and' 'and_ln415_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%zext_ln415_1 = zext i1 %and_ln415_1 to i8" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 394 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %p_Val2_20, %zext_ln415_1" [pixel_proc/pixel_proc.cpp:210]   --->   Operation 395 'add' 'p_Val2_s' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%p_Val2_21 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %G_fixed_V_3, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 396 'partselect' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %G_fixed_V_3, i32 19)" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 397 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i27 %G_fixed_V_3 to i18" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 398 'trunc' 'trunc_ln718_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (2.43ns)   --->   "%r_2 = icmp ne i18 %trunc_ln718_2, 0" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 399 'icmp' 'r_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%or_ln412_2 = or i1 %r_2, %tmp_9" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 400 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %G_fixed_V_3, i32 18)" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 401 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%and_ln415_2 = and i1 %tmp_10, %or_ln412_2" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 402 'and' 'and_ln415_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%zext_ln415_2 = zext i1 %and_ln415_2 to i8" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 403 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_26 = add i8 %p_Val2_21, %zext_ln415_2" [pixel_proc/pixel_proc.cpp:211]   --->   Operation 404 'add' 'p_Val2_26' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%p_Val2_24 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %R_fixed_V_3, i32 19, i32 26)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 405 'partselect' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %R_fixed_V_3, i32 19)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 406 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i27 %R_fixed_V_3 to i18" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 407 'trunc' 'trunc_ln718_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (2.43ns)   --->   "%r_3 = icmp ne i18 %trunc_ln718_3, 0" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 408 'icmp' 'r_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%or_ln412_3 = or i1 %r_3, %tmp_11" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 409 'or' 'or_ln412_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %R_fixed_V_3, i32 18)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 410 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%and_ln415_3 = and i1 %tmp_12, %or_ln412_3" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 411 'and' 'and_ln415_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln415_3 = zext i1 %and_ln415_3 to i8" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 412 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_27 = add i8 %p_Val2_24, %zext_ln415_3" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 413 'add' 'p_Val2_27' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%video_out_data_byte2_V_addr2728_part_set = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %p_Val2_27, i8 %p_Val2_26, i8 %p_Val2_s)" [pixel_proc/pixel_proc.cpp:212]   --->   Operation 414 'bitconcatenate' 'video_out_data_byte2_V_addr2728_part_set' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %video_out_data, i1* %video_out_user_V, i1* %video_out_last_V, i24 %video_out_data_byte2_V_addr2728_part_set, i1 %sof_V, i1 %eol_V)" [pixel_proc/pixel_proc.cpp:131]   --->   Operation 415 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ video_in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ frames_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixels_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_before_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_after_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ values_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ read_done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_ready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shared_memory_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ frame_counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ row_counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pixel_counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy1_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy1_histogram_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ copy1_values_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy1_sum_before_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy1_empty_data_ready_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy1_empty_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ copy1_sum_after_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy2_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ address_counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy2_empty_data_ready_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy2_sum_before_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy2_sum_after_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy2_values_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ copy2_histogram_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ copy2_empty_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln140                      (specinterface    ) [ 0000000000000000]
specinterface_ln144                      (specinterface    ) [ 0000000000000000]
specinterface_ln145                      (specinterface    ) [ 0000000000000000]
specinterface_ln147                      (specinterface    ) [ 0000000000000000]
specinterface_ln148                      (specinterface    ) [ 0000000000000000]
specinterface_ln149                      (specinterface    ) [ 0000000000000000]
specinterface_ln150                      (specinterface    ) [ 0000000000000000]
specinterface_ln151                      (specinterface    ) [ 0000000000000000]
specinterface_ln152                      (specinterface    ) [ 0000000000000000]
specinterface_ln153                      (specinterface    ) [ 0000000000000000]
specinterface_ln154                      (specinterface    ) [ 0000000000000000]
specinterface_ln155                      (specinterface    ) [ 0000000000000000]
br_ln0                                   (br               ) [ 0111111111111111]
tmp                                      (specregionbegin  ) [ 0011111111111111]
speclooptripcount_ln160                  (speclooptripcount) [ 0000000000000000]
specpipeline_ln161                       (specpipeline     ) [ 0000000000000000]
empty                                    (read             ) [ 0000000000000000]
video_in_data_tmp                        (extractvalue     ) [ 0000000000000000]
sof_V                                    (extractvalue     ) [ 0011111111111111]
eol_V                                    (extractvalue     ) [ 0011111111111111]
B_V                                      (trunc            ) [ 0011100000000000]
G_V                                      (partselect       ) [ 0001000000000000]
R_V                                      (partselect       ) [ 0011100000000000]
br_ln113                                 (br               ) [ 0000000000000000]
br_ln115                                 (br               ) [ 0000000000000000]
zext_ln703                               (zext             ) [ 0011110000000000]
zext_ln703_3                             (zext             ) [ 0011110000000000]
zext_ln703_2                             (zext             ) [ 0011110100000000]
mul_ln703_3                              (mul              ) [ 0000000000000000]
sext_ln703                               (sext             ) [ 0001010000000000]
shl_ln                                   (bitconcatenate   ) [ 0000000000000000]
zext_ln703_6                             (zext             ) [ 0001010000000000]
shl_ln703_1                              (bitconcatenate   ) [ 0000000000000000]
zext_ln703_7                             (zext             ) [ 0001010000000000]
mul_ln703_6                              (mul              ) [ 0000000000000000]
sext_ln703_1                             (sext             ) [ 0001010000000000]
do_init                                  (phi              ) [ 0011111011111111]
br_ln0                                   (br               ) [ 0000000000000000]
t_V                                      (load             ) [ 0000000000000000]
add_ln700                                (add              ) [ 0000000000000000]
store_ln114                              (store            ) [ 0000000000000000]
br_ln114                                 (br               ) [ 0000000000000000]
t_V_1                                    (load             ) [ 0000000000000000]
add_ln700_1                              (add              ) [ 0000000000000000]
store_ln116                              (store            ) [ 0000000000000000]
br_ln116                                 (br               ) [ 0000000000000000]
mul_ln703                                (mul              ) [ 0000000000000000]
zext_ln703_1                             (zext             ) [ 0010000100000000]
mul_ln703_2                              (mul              ) [ 0010000100000000]
mul_ln703_4                              (mul              ) [ 0010000100000000]
add_ln703_2                              (add              ) [ 0010000100000000]
mul_ln703_5                              (mul              ) [ 0010000100000000]
add_ln703_4                              (add              ) [ 0010000100000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 0000000000000000]
spectopmodule_ln0                        (spectopmodule    ) [ 0000000000000000]
specclockdomain_ln139                    (specclockdomain  ) [ 0000000000000000]
empty_11                                 (specmemcore      ) [ 0000000000000000]
br_ln0                                   (br               ) [ 0000000000000000]
write_ln131                              (write            ) [ 0000000000000000]
empty_10                                 (specregionend    ) [ 0000000000000000]
return_ln221                             (return           ) [ 0000000000000000]
mul_ln703_1                              (mul              ) [ 0001000010000000]
add_ln703                                (add              ) [ 0000000000000000]
zext_ln703_4                             (zext             ) [ 0001000010000000]
Cr_V                                     (add              ) [ 0001000010000000]
Cb_V                                     (add              ) [ 0001000010000000]
sext_ln728                               (sext             ) [ 0011000011111100]
sext_ln1118_1                            (sext             ) [ 0011000011111100]
br_ln159                                 (br               ) [ 0111111111111111]
br_ln221                                 (br               ) [ 0111111111111111]
t_V_2                                    (load             ) [ 0000000000000000]
add_ln700_2                              (add              ) [ 0010000001000000]
store_ln117                              (store            ) [ 0000000000000000]
p_Val2_4                                 (load             ) [ 0010000001000000]
row_counter_V_load                       (load             ) [ 0010000001000000]
Y_V                                      (add              ) [ 0010000001000000]
copy_select_V                            (bitselect        ) [ 0011111111111111]
trunc_ln647                              (trunc            ) [ 0000000000000000]
icmp_ln879                               (icmp             ) [ 0010000001000000]
trunc_ln718                              (trunc            ) [ 0000000000000000]
r                                        (icmp             ) [ 0010000001000000]
br_ln190                                 (br               ) [ 0000000000000000]
store_ln42                               (store            ) [ 0000000000000000]
store_ln42                               (store            ) [ 0000000000000000]
sext_ln700                               (sext             ) [ 0011000001111110]
sext_ln1118                              (sext             ) [ 0011000001111110]
write_ln120                              (write            ) [ 0000000000000000]
write_ln121                              (write            ) [ 0000000000000000]
write_ln176                              (write            ) [ 0000000000000000]
start_V                                  (and              ) [ 0011111111111111]
p_Val2_6                                 (partselect       ) [ 0000000000000000]
tmp_2                                    (bitselect        ) [ 0000000000000000]
or_ln412                                 (or               ) [ 0000000000000000]
tmp_3                                    (bitselect        ) [ 0000000000000000]
and_ln415                                (and              ) [ 0000000000000000]
zext_ln415                               (zext             ) [ 0000000000000000]
newY_V_4                                 (add              ) [ 0011000000111000]
write_ready_V_read                       (read             ) [ 0011111111111111]
zext_ln544_1                             (zext             ) [ 0011000000110000]
copy2_histogram_V_addr                   (getelementptr    ) [ 0001000000100000]
copy1_state_load                         (load             ) [ 0011111111111111]
t_V_8                                    (load             ) [ 0000000000000000]
zext_ln544_5                             (zext             ) [ 0001000000100000]
shared_memory_V_addr_3                   (getelementptr    ) [ 0001000000100000]
icmp_ln879_4                             (icmp             ) [ 0011111111111111]
br_ln95                                  (br               ) [ 0000000000000000]
store_ln96                               (store            ) [ 0000000000000000]
add_ln700_14                             (add              ) [ 0000000000000000]
store_ln99                               (store            ) [ 0000000000000000]
br_ln100                                 (br               ) [ 0000000000000000]
br_ln86                                  (br               ) [ 0000000000000000]
store_ln87                               (store            ) [ 0000000000000000]
store_ln88                               (store            ) [ 0000000000000000]
br_ln91                                  (br               ) [ 0000000000000000]
t_V_7                                    (load             ) [ 0000000000000000]
zext_ln544_4                             (zext             ) [ 0001000000100000]
copy1_histogram_V_addr_1                 (getelementptr    ) [ 0001000000100000]
store_ln74                               (store            ) [ 0000000000000000]
icmp_ln879_3                             (icmp             ) [ 0011111111111111]
br_ln75                                  (br               ) [ 0000000000000000]
store_ln76                               (store            ) [ 0000000000000000]
add_ln700_13                             (add              ) [ 0000000000000000]
store_ln82                               (store            ) [ 0000000000000000]
br_ln83                                  (br               ) [ 0000000000000000]
br_ln61                                  (br               ) [ 0000000000000000]
store_ln62                               (store            ) [ 0000000000000000]
store_ln63                               (store            ) [ 0000000000000000]
br_ln67                                  (br               ) [ 0000000000000000]
zext_ln544                               (zext             ) [ 0011000000110000]
copy1_histogram_V_addr                   (getelementptr    ) [ 0001000000100000]
copy2_state_load                         (load             ) [ 0011111111111111]
t_V_6                                    (load             ) [ 0000000000000000]
zext_ln544_3                             (zext             ) [ 0001000000100000]
shared_memory_V_addr_1                   (getelementptr    ) [ 0001000000100000]
icmp_ln879_2                             (icmp             ) [ 0011111111111111]
br_ln95                                  (br               ) [ 0000000000000000]
store_ln96                               (store            ) [ 0000000000000000]
add_ln700_12                             (add              ) [ 0000000000000000]
store_ln99                               (store            ) [ 0000000000000000]
br_ln100                                 (br               ) [ 0000000000000000]
br_ln86                                  (br               ) [ 0000000000000000]
store_ln87                               (store            ) [ 0000000000000000]
store_ln88                               (store            ) [ 0000000000000000]
br_ln91                                  (br               ) [ 0000000000000000]
t_V_5                                    (load             ) [ 0000000000000000]
zext_ln544_2                             (zext             ) [ 0001000000100000]
copy2_histogram_V_addr_1                 (getelementptr    ) [ 0001000000100000]
store_ln74                               (store            ) [ 0000000000000000]
icmp_ln879_1                             (icmp             ) [ 0011111111111111]
br_ln75                                  (br               ) [ 0000000000000000]
store_ln76                               (store            ) [ 0000000000000000]
add_ln700_11                             (add              ) [ 0000000000000000]
store_ln82                               (store            ) [ 0000000000000000]
br_ln83                                  (br               ) [ 0000000000000000]
br_ln61                                  (br               ) [ 0000000000000000]
store_ln62                               (store            ) [ 0000000000000000]
store_ln63                               (store            ) [ 0000000000000000]
br_ln67                                  (br               ) [ 0000000000000000]
t_V_4                                    (load             ) [ 0000000000000000]
add_ln700_6                              (add              ) [ 0000000000000000]
store_ln43                               (store            ) [ 0000000000000000]
switch_ln58                              (switch           ) [ 0000000000000000]
shared_memory_V_load_1                   (load             ) [ 0000000000000000]
copy1_empty_data_V_addr_1                (getelementptr    ) [ 0000000000000000]
store_ln94                               (store            ) [ 0000000000000000]
store_ln97                               (store            ) [ 0000000000000000]
br_ln98                                  (br               ) [ 0000000000000000]
copy1_histogram_V_load                   (load             ) [ 0000000000000000]
zext_ln209_1                             (zext             ) [ 0000000000000000]
shared_memory_V_addr_2                   (getelementptr    ) [ 0000000000000000]
store_ln73                               (store            ) [ 0000000000000000]
store_ln65                               (store            ) [ 0000000000000000]
t_V_3                                    (load             ) [ 0000000000000000]
add_ln700_3                              (add              ) [ 0000000000000000]
store_ln43                               (store            ) [ 0000000000000000]
switch_ln58                              (switch           ) [ 0000000000000000]
shared_memory_V_load                     (load             ) [ 0000000000000000]
copy2_empty_data_V_addr_1                (getelementptr    ) [ 0000000000000000]
store_ln94                               (store            ) [ 0000000000000000]
store_ln97                               (store            ) [ 0000000000000000]
br_ln98                                  (br               ) [ 0000000000000000]
copy2_histogram_V_load                   (load             ) [ 0000000000000000]
zext_ln209                               (zext             ) [ 0000000000000000]
shared_memory_V_addr                     (getelementptr    ) [ 0000000000000000]
store_ln73                               (store            ) [ 0000000000000000]
store_ln65                               (store            ) [ 0000000000000000]
copy2_empty_data_V_addr                  (getelementptr    ) [ 0001000000001000]
write_ln89                               (write            ) [ 0000000000000000]
br_ln90                                  (br               ) [ 0000000000000000]
write_ln64                               (write            ) [ 0000000000000000]
br_ln66                                  (br               ) [ 0000000000000000]
copy1_empty_data_V_addr                  (getelementptr    ) [ 0001000000001000]
write_ln89                               (write            ) [ 0000000000000000]
br_ln90                                  (br               ) [ 0000000000000000]
write_ln64                               (write            ) [ 0000000000000000]
br_ln66                                  (br               ) [ 0000000000000000]
zext_ln700_1                             (zext             ) [ 0000000000000000]
copy2_sum_before_V_load                  (load             ) [ 0000000000000000]
add_ln700_8                              (add              ) [ 0000000000000000]
store_ln45                               (store            ) [ 0000000000000000]
copy2_empty_data_ready_V_load            (load             ) [ 0000000000000000]
copy2_empty_data_V_load                  (load             ) [ 0000000000000000]
newY_V_2                                 (trunc            ) [ 0000000000000000]
newY_V_3                                 (select           ) [ 0011000000000110]
copy1_sum_before_V_load_1                (load             ) [ 0010000000000100]
copy1_sum_after_V_load_1                 (load             ) [ 0010000000000100]
copy1_values_V_load_1                    (load             ) [ 0010000000000100]
store_ln77                               (store            ) [ 0000000000000000]
store_ln78                               (store            ) [ 0000000000000000]
store_ln79                               (store            ) [ 0000000000000000]
write_ln80                               (write            ) [ 0000000000000000]
br_ln81                                  (br               ) [ 0000000000000000]
zext_ln700                               (zext             ) [ 0000000000000000]
copy1_sum_before_V_load                  (load             ) [ 0000000000000000]
add_ln700_5                              (add              ) [ 0000000000000000]
store_ln45                               (store            ) [ 0000000000000000]
copy1_empty_data_ready_V_load            (load             ) [ 0000000000000000]
copy1_empty_data_V_load                  (load             ) [ 0000000000000000]
newY_V                                   (trunc            ) [ 0000000000000000]
newY_V_1                                 (select           ) [ 0011000000000110]
copy2_sum_before_V_load_1                (load             ) [ 0010000000000100]
copy2_sum_after_V_load_1                 (load             ) [ 0010000000000100]
copy2_values_V_load_1                    (load             ) [ 0010000000000100]
store_ln77                               (store            ) [ 0000000000000000]
store_ln78                               (store            ) [ 0000000000000000]
store_ln79                               (store            ) [ 0000000000000000]
write_ln80                               (write            ) [ 0000000000000000]
br_ln81                                  (br               ) [ 0000000000000000]
copy2_values_V_load                      (load             ) [ 0000000000000000]
add_ln700_7                              (add              ) [ 0000000000000000]
store_ln44                               (store            ) [ 0000000000000000]
zext_ln700_3                             (zext             ) [ 0000000000000000]
copy2_sum_after_V_load                   (load             ) [ 0000000000000000]
add_ln700_10                             (add              ) [ 0000000000000000]
store_ln52                               (store            ) [ 0000000000000000]
write_ln70                               (write            ) [ 0000000000000000]
write_ln71                               (write            ) [ 0000000000000000]
write_ln72                               (write            ) [ 0000000000000000]
br_ln0                                   (br               ) [ 0011111111111111]
copy1_values_V_load                      (load             ) [ 0000000000000000]
add_ln700_4                              (add              ) [ 0000000000000000]
store_ln44                               (store            ) [ 0000000000000000]
zext_ln700_2                             (zext             ) [ 0000000000000000]
copy1_sum_after_V_load                   (load             ) [ 0000000000000000]
add_ln700_9                              (add              ) [ 0000000000000000]
store_ln52                               (store            ) [ 0000000000000000]
write_ln70                               (write            ) [ 0000000000000000]
write_ln71                               (write            ) [ 0000000000000000]
write_ln72                               (write            ) [ 0000000000000000]
br_ln193                                 (br               ) [ 0011111111111111]
r_V                                      (mul              ) [ 0001000000000010]
r_V_1                                    (mul              ) [ 0001000000000010]
tmp_V                                    (phi              ) [ 0001000000000010]
lhs_V                                    (bitconcatenate   ) [ 0000000000000000]
zext_ln728                               (zext             ) [ 0000000000000000]
zext_ln728_1                             (zext             ) [ 0000000000000000]
sext_ln1118_3                            (sext             ) [ 0000000000000000]
zext_ln1192                              (zext             ) [ 0000000000000000]
ret_V                                    (add              ) [ 0000000000000000]
B_fixed_V                                (partselect       ) [ 0010000000000001]
icmp_ln1494                              (icmp             ) [ 0010000000000001]
sext_ln1118_2                            (sext             ) [ 0000000000000000]
zext_ln703_5                             (zext             ) [ 0000000000000000]
ret_V_9                                  (add              ) [ 0000000000000000]
r_V_2                                    (mul              ) [ 0000000000000000]
sext_ln1118_4                            (sext             ) [ 0000000000000000]
zext_ln1192_1                            (zext             ) [ 0000000000000000]
ret_V_10                                 (add              ) [ 0000000000000000]
G_fixed_V                                (partselect       ) [ 0010000000000001]
r_V_3                                    (mul              ) [ 0000000000000000]
sext_ln1118_5                            (sext             ) [ 0000000000000000]
zext_ln1192_2                            (zext             ) [ 0000000000000000]
ret_V_11                                 (add              ) [ 0000000000000000]
R_fixed_V                                (partselect       ) [ 0010000000000001]
B_fixed_V_1                              (select           ) [ 0000000000000000]
trunc_ln200                              (trunc            ) [ 0000000000000000]
tmp_4                                    (bitselect        ) [ 0000000000000000]
B_fixed_V_3                              (select           ) [ 0000000000000000]
icmp_ln1494_1                            (icmp             ) [ 0000000000000000]
G_fixed_V_1                              (select           ) [ 0000000000000000]
trunc_ln203                              (trunc            ) [ 0000000000000000]
tmp_5                                    (bitselect        ) [ 0000000000000000]
G_fixed_V_3                              (select           ) [ 0000000000000000]
icmp_ln1494_2                            (icmp             ) [ 0000000000000000]
R_fixed_V_1                              (select           ) [ 0000000000000000]
trunc_ln206                              (trunc            ) [ 0000000000000000]
tmp_6                                    (bitselect        ) [ 0000000000000000]
R_fixed_V_3                              (select           ) [ 0000000000000000]
p_Val2_20                                (partselect       ) [ 0000000000000000]
tmp_7                                    (bitselect        ) [ 0000000000000000]
trunc_ln718_1                            (trunc            ) [ 0000000000000000]
r_1                                      (icmp             ) [ 0000000000000000]
or_ln412_1                               (or               ) [ 0000000000000000]
tmp_8                                    (bitselect        ) [ 0000000000000000]
and_ln415_1                              (and              ) [ 0000000000000000]
zext_ln415_1                             (zext             ) [ 0000000000000000]
p_Val2_s                                 (add              ) [ 0000000000000000]
p_Val2_21                                (partselect       ) [ 0000000000000000]
tmp_9                                    (bitselect        ) [ 0000000000000000]
trunc_ln718_2                            (trunc            ) [ 0000000000000000]
r_2                                      (icmp             ) [ 0000000000000000]
or_ln412_2                               (or               ) [ 0000000000000000]
tmp_10                                   (bitselect        ) [ 0000000000000000]
and_ln415_2                              (and              ) [ 0000000000000000]
zext_ln415_2                             (zext             ) [ 0000000000000000]
p_Val2_26                                (add              ) [ 0000000000000000]
p_Val2_24                                (partselect       ) [ 0000000000000000]
tmp_11                                   (bitselect        ) [ 0000000000000000]
trunc_ln718_3                            (trunc            ) [ 0000000000000000]
r_3                                      (icmp             ) [ 0000000000000000]
or_ln412_3                               (or               ) [ 0000000000000000]
tmp_12                                   (bitselect        ) [ 0000000000000000]
and_ln415_3                              (and              ) [ 0000000000000000]
zext_ln415_3                             (zext             ) [ 0000000000000000]
p_Val2_27                                (add              ) [ 0000000000000000]
video_out_data_byte2_V_addr2728_part_set (bitconcatenate   ) [ 0001001000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="video_in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="video_in_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="video_in_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_in_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="video_out_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="video_out_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="video_out_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frames_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frames_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rows_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pixels_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixels_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_before_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_before_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_after_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_after_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="values_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="read_done_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_done_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="write_ready_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_ready_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shared_memory_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shared_memory_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="frame_counter_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_counter_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="row_counter_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_counter_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pixel_counter_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_counter_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="copy1_state">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy1_state"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="copy1_histogram_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy1_histogram_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="copy1_values_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy1_values_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="copy1_sum_before_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy1_sum_before_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="copy1_empty_data_ready_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy1_empty_data_ready_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="copy1_empty_data_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy1_empty_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="copy1_sum_after_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy1_sum_after_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="copy2_state">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy2_state"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="address_counter_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="address_counter_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="copy2_empty_data_ready_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy2_empty_data_ready_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="copy2_sum_before_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy2_sum_before_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="copy2_sum_after_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy2_sum_after_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="copy2_values_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy2_values_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="copy2_histogram_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy2_histogram_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="copy2_empty_data_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy2_empty_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i8.i18"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_proc_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i1P"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i8.i38"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="empty_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="26" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="1" slack="0"/>
<pin id="221" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln176/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_read_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_ready_V_read/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/10 write_ln64/10 write_ln89/10 write_ln64/10 write_ln80/11 write_ln80/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/12 write_ln70/12 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_write_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/12 write_ln71/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/12 write_ln72/12 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_write_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="24" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="1" slack="0"/>
<pin id="288" dir="0" index="4" bw="24" slack="0"/>
<pin id="289" dir="0" index="5" bw="1" slack="12"/>
<pin id="290" dir="0" index="6" bw="1" slack="12"/>
<pin id="291" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln131/15 "/>
</bind>
</comp>

<comp id="296" class="1004" name="copy2_histogram_V_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="22" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy2_histogram_V_addr/9 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="22" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t_V_4/9 copy2_histogram_V_load/9 store_ln74/9 store_ln43/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="shared_memory_V_addr_3_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shared_memory_V_addr_3/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shared_memory_V_load_1/9 shared_memory_V_load/9 store_ln73/10 store_ln73/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="copy1_histogram_V_addr_1_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="22" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy1_histogram_V_addr_1/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="22" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="copy1_histogram_V_load/9 store_ln74/9 t_V_3/9 store_ln43/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="copy1_histogram_V_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy1_histogram_V_addr/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="shared_memory_V_addr_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shared_memory_V_addr_1/9 "/>
</bind>
</comp>

<comp id="352" class="1004" name="copy2_histogram_V_addr_1_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="22" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy2_histogram_V_addr_1/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="copy1_empty_data_V_addr_1_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="1"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy1_empty_data_V_addr_1/10 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln94/10 copy1_empty_data_V_load/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shared_memory_V_addr_2_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="1"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shared_memory_V_addr_2/10 "/>
</bind>
</comp>

<comp id="383" class="1004" name="copy2_empty_data_V_addr_1_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="1"/>
<pin id="387" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy2_empty_data_V_addr_1/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln94/10 copy2_empty_data_V_load/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="shared_memory_V_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="1"/>
<pin id="401" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shared_memory_V_addr/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="copy2_empty_data_V_addr_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="2"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy2_empty_data_V_addr/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="copy1_empty_data_V_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="2"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy1_empty_data_V_addr/11 "/>
</bind>
</comp>

<comp id="421" class="1005" name="do_init_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="do_init_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="4"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="1" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="4" bw="1" slack="1"/>
<pin id="432" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="6" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/5 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="440" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_V_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="2"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="8" slack="2"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/8 store_ln96/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/8 store_ln96/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_8/9 t_V_7/9 t_V_6/9 t_V_5/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/9 icmp_ln879_3/9 icmp_ln879_2/9 icmp_ln879_1/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_14/9 add_ln700_13/9 add_ln700_12/9 add_ln700_11/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/9 store_ln82/9 store_ln99/9 store_ln82/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/9 store_ln63/9 store_ln88/9 store_ln63/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy2_sum_before_V_load/12 copy2_sum_before_V_load_1/12 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy1_sum_before_V_load_1/12 copy1_sum_before_V_load/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy1_sum_after_V_load_1/12 copy1_sum_after_V_load/13 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy1_values_V_load_1/12 copy1_values_V_load/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy2_sum_after_V_load_1/12 copy2_sum_after_V_load/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy2_values_V_load_1/12 copy2_values_V_load/13 "/>
</bind>
</comp>

<comp id="517" class="1004" name="video_in_data_tmp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="26" slack="0"/>
<pin id="519" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="video_in_data_tmp/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sof_V_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="26" slack="0"/>
<pin id="523" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sof_V/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="eol_V_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="26" slack="0"/>
<pin id="527" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="eol_V/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="B_V_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="24" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="G_V_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="24" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="5" slack="0"/>
<pin id="538" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="G_V/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="R_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="24" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="R_V/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln703_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln703_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln703_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="shl_ln_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="26" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="2"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln703_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="26" slack="0"/>
<pin id="573" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="shl_ln703_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="26" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="2"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln703_1/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln703_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="26" slack="0"/>
<pin id="584" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_7/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="t_V_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln700_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln114_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="t_V_1_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln700_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln116_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="return_ln221_fu_618">
<pin_list>
<pin id="619" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln221/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln703_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="26" slack="0"/>
<pin id="622" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln728_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="27" slack="0"/>
<pin id="625" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln1118_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="27" slack="0"/>
<pin id="628" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="21" slack="0"/>
<pin id="631" dir="0" index="1" bw="27" slack="0"/>
<pin id="632" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="20" slack="0"/>
<pin id="637" dir="0" index="1" bw="27" slack="0"/>
<pin id="638" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="t_V_2_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln700_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln117_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_Val2_4_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="row_counter_V_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_counter_V_load/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="copy_select_V_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="0" index="2" bw="3" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="copy_select_V/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln647_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="icmp_ln879_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="0" index="1" bw="2" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln718_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="27" slack="0"/>
<pin id="688" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="r_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="18" slack="0"/>
<pin id="691" dir="0" index="1" bw="18" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln700_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="27" slack="1"/>
<pin id="697" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sext_ln1118_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="27" slack="1"/>
<pin id="700" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="19" slack="0"/>
<pin id="703" dir="0" index="1" bw="27" slack="0"/>
<pin id="704" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="grp_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="21" slack="0"/>
<pin id="709" dir="0" index="1" bw="27" slack="0"/>
<pin id="710" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="start_V_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="6"/>
<pin id="715" dir="0" index="1" bw="1" slack="1"/>
<pin id="716" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="start_V/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Val2_6_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="27" slack="1"/>
<pin id="720" dir="0" index="2" bw="6" slack="0"/>
<pin id="721" dir="0" index="3" bw="6" slack="0"/>
<pin id="722" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="27" slack="1"/>
<pin id="729" dir="0" index="2" bw="6" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_ln412_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="27" slack="1"/>
<pin id="741" dir="0" index="2" bw="6" slack="0"/>
<pin id="742" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="and_ln415_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln415_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="newY_V_4_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newY_V_4/9 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln544_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="copy1_state_load_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="0"/>
<pin id="768" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy1_state_load/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln544_5_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="store_ln87_store_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln544_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln76_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="0" index="1" bw="2" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="store_ln62_store_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="2" slack="0"/>
<pin id="795" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln544_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="copy2_state_load_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="0"/>
<pin id="805" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy2_state_load/9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln544_3_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="store_ln87_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="2" slack="0"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln544_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="store_ln76_store_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="0"/>
<pin id="825" dir="0" index="1" bw="2" slack="0"/>
<pin id="826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="store_ln62_store_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="2" slack="0"/>
<pin id="832" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln700_6_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="22" slack="0"/>
<pin id="838" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="store_ln97_store_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln209_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="22" slack="0"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln65_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/10 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln700_3_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="22" slack="0"/>
<pin id="862" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="store_ln97_store_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln209_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="22" slack="0"/>
<pin id="874" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="store_ln65_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln700_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="3"/>
<pin id="885" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/12 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln700_8_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/12 "/>
</bind>
</comp>

<comp id="892" class="1004" name="store_ln45_store_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="0"/>
<pin id="895" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/12 "/>
</bind>
</comp>

<comp id="898" class="1004" name="copy2_empty_data_ready_V_load_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy2_empty_data_ready_V_load/12 "/>
</bind>
</comp>

<comp id="902" class="1004" name="newY_V_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="newY_V_2/12 "/>
</bind>
</comp>

<comp id="906" class="1004" name="newY_V_3_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="0" index="2" bw="8" slack="3"/>
<pin id="910" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newY_V_3/12 "/>
</bind>
</comp>

<comp id="913" class="1004" name="store_ln77_store_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="0"/>
<pin id="916" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/12 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln78_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/12 "/>
</bind>
</comp>

<comp id="925" class="1004" name="store_ln79_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln700_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="3"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/12 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln700_5_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/12 "/>
</bind>
</comp>

<comp id="940" class="1004" name="store_ln45_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/12 "/>
</bind>
</comp>

<comp id="946" class="1004" name="copy1_empty_data_ready_V_load_load_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="copy1_empty_data_ready_V_load/12 "/>
</bind>
</comp>

<comp id="950" class="1004" name="newY_V_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="newY_V/12 "/>
</bind>
</comp>

<comp id="954" class="1004" name="newY_V_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="0" index="2" bw="8" slack="3"/>
<pin id="958" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newY_V_1/12 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln77_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/12 "/>
</bind>
</comp>

<comp id="967" class="1004" name="store_ln78_store_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="store_ln79_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="add_ln700_7_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/13 "/>
</bind>
</comp>

<comp id="985" class="1004" name="store_ln44_store_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/13 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln700_3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_3/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln700_10_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="8" slack="0"/>
<pin id="997" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_10/13 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="store_ln52_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/13 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln700_4_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/13 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="store_ln44_store_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="0"/>
<pin id="1014" dir="0" index="1" bw="32" slack="0"/>
<pin id="1015" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/13 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="zext_ln700_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_2/13 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln700_9_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="0" index="1" bw="8" slack="0"/>
<pin id="1024" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/13 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="store_ln52_store_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/13 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="lhs_V_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="46" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="0"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="zext_ln728_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="46" slack="0"/>
<pin id="1043" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/14 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln728_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="46" slack="0"/>
<pin id="1047" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728_1/14 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln1118_3_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="48" slack="1"/>
<pin id="1051" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/14 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln1192_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="48" slack="0"/>
<pin id="1054" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/14 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="ret_V_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="46" slack="0"/>
<pin id="1058" dir="0" index="1" bw="50" slack="0"/>
<pin id="1059" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/14 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="B_fixed_V_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="29" slack="0"/>
<pin id="1064" dir="0" index="1" bw="51" slack="0"/>
<pin id="1065" dir="0" index="2" bw="6" slack="0"/>
<pin id="1066" dir="0" index="3" bw="7" slack="0"/>
<pin id="1067" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_fixed_V/14 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="icmp_ln1494_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="29" slack="0"/>
<pin id="1074" dir="0" index="1" bw="29" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/14 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln1118_2_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="47" slack="1"/>
<pin id="1080" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="zext_ln703_5_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="47" slack="0"/>
<pin id="1083" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/14 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="ret_V_9_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="46" slack="0"/>
<pin id="1087" dir="0" index="1" bw="58" slack="0"/>
<pin id="1088" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/14 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln1118_4_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="46" slack="0"/>
<pin id="1093" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/14 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln1192_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="46" slack="0"/>
<pin id="1097" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192_1/14 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="ret_V_10_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="59" slack="0"/>
<pin id="1101" dir="0" index="1" bw="48" slack="0"/>
<pin id="1102" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/14 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="G_fixed_V_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="29" slack="0"/>
<pin id="1107" dir="0" index="1" bw="59" slack="0"/>
<pin id="1108" dir="0" index="2" bw="6" slack="0"/>
<pin id="1109" dir="0" index="3" bw="7" slack="0"/>
<pin id="1110" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="G_fixed_V/14 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sext_ln1118_5_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="48" slack="0"/>
<pin id="1117" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/14 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="zext_ln1192_2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="48" slack="0"/>
<pin id="1121" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192_2/14 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="ret_V_11_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="46" slack="0"/>
<pin id="1125" dir="0" index="1" bw="50" slack="0"/>
<pin id="1126" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/14 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="R_fixed_V_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="29" slack="0"/>
<pin id="1131" dir="0" index="1" bw="51" slack="0"/>
<pin id="1132" dir="0" index="2" bw="6" slack="0"/>
<pin id="1133" dir="0" index="3" bw="7" slack="0"/>
<pin id="1134" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="R_fixed_V/14 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="B_fixed_V_1_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="0" index="1" bw="29" slack="0"/>
<pin id="1142" dir="0" index="2" bw="29" slack="1"/>
<pin id="1143" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B_fixed_V_1/15 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="trunc_ln200_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="29" slack="0"/>
<pin id="1147" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200/15 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_4_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="29" slack="0"/>
<pin id="1152" dir="0" index="2" bw="6" slack="0"/>
<pin id="1153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="B_fixed_V_3_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="27" slack="0"/>
<pin id="1160" dir="0" index="2" bw="27" slack="0"/>
<pin id="1161" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B_fixed_V_3/15 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="icmp_ln1494_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="29" slack="1"/>
<pin id="1167" dir="0" index="1" bw="29" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/15 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="G_fixed_V_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="29" slack="0"/>
<pin id="1173" dir="0" index="2" bw="29" slack="1"/>
<pin id="1174" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G_fixed_V_1/15 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="trunc_ln203_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="29" slack="0"/>
<pin id="1179" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/15 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_5_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="29" slack="0"/>
<pin id="1184" dir="0" index="2" bw="6" slack="0"/>
<pin id="1185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="G_fixed_V_3_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="27" slack="0"/>
<pin id="1192" dir="0" index="2" bw="27" slack="0"/>
<pin id="1193" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G_fixed_V_3/15 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="icmp_ln1494_2_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="29" slack="1"/>
<pin id="1199" dir="0" index="1" bw="29" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/15 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="R_fixed_V_1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="29" slack="0"/>
<pin id="1205" dir="0" index="2" bw="29" slack="1"/>
<pin id="1206" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R_fixed_V_1/15 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="trunc_ln206_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="29" slack="0"/>
<pin id="1211" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/15 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_6_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="29" slack="0"/>
<pin id="1216" dir="0" index="2" bw="6" slack="0"/>
<pin id="1217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="R_fixed_V_3_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="27" slack="0"/>
<pin id="1224" dir="0" index="2" bw="27" slack="0"/>
<pin id="1225" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R_fixed_V_3/15 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="p_Val2_20_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="0"/>
<pin id="1231" dir="0" index="1" bw="27" slack="0"/>
<pin id="1232" dir="0" index="2" bw="6" slack="0"/>
<pin id="1233" dir="0" index="3" bw="6" slack="0"/>
<pin id="1234" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_20/15 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_7_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="27" slack="0"/>
<pin id="1242" dir="0" index="2" bw="6" slack="0"/>
<pin id="1243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="trunc_ln718_1_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="27" slack="0"/>
<pin id="1249" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/15 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="r_1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="18" slack="0"/>
<pin id="1253" dir="0" index="1" bw="18" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/15 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="or_ln412_1_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/15 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_8_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="27" slack="0"/>
<pin id="1266" dir="0" index="2" bw="6" slack="0"/>
<pin id="1267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="and_ln415_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="1" slack="0"/>
<pin id="1274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_1/15 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="zext_ln415_1_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/15 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="p_Val2_s_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="0" index="1" bw="1" slack="0"/>
<pin id="1284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/15 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="p_Val2_21_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="0"/>
<pin id="1289" dir="0" index="1" bw="27" slack="0"/>
<pin id="1290" dir="0" index="2" bw="6" slack="0"/>
<pin id="1291" dir="0" index="3" bw="6" slack="0"/>
<pin id="1292" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_21/15 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="tmp_9_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="27" slack="0"/>
<pin id="1300" dir="0" index="2" bw="6" slack="0"/>
<pin id="1301" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/15 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="trunc_ln718_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="27" slack="0"/>
<pin id="1307" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/15 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="r_2_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="18" slack="0"/>
<pin id="1311" dir="0" index="1" bw="18" slack="0"/>
<pin id="1312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2/15 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="or_ln412_2_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="0"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_2/15 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_10_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="27" slack="0"/>
<pin id="1324" dir="0" index="2" bw="6" slack="0"/>
<pin id="1325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="and_ln415_2_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_2/15 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="zext_ln415_2_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="0"/>
<pin id="1337" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/15 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="p_Val2_26_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="0"/>
<pin id="1341" dir="0" index="1" bw="1" slack="0"/>
<pin id="1342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_26/15 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="p_Val2_24_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="8" slack="0"/>
<pin id="1347" dir="0" index="1" bw="27" slack="0"/>
<pin id="1348" dir="0" index="2" bw="6" slack="0"/>
<pin id="1349" dir="0" index="3" bw="6" slack="0"/>
<pin id="1350" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_24/15 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="tmp_11_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="0"/>
<pin id="1357" dir="0" index="1" bw="27" slack="0"/>
<pin id="1358" dir="0" index="2" bw="6" slack="0"/>
<pin id="1359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="trunc_ln718_3_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="27" slack="0"/>
<pin id="1365" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_3/15 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="r_3_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="18" slack="0"/>
<pin id="1369" dir="0" index="1" bw="18" slack="0"/>
<pin id="1370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_3/15 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="or_ln412_3_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="0" index="1" bw="1" slack="0"/>
<pin id="1376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_3/15 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="tmp_12_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="0"/>
<pin id="1381" dir="0" index="1" bw="27" slack="0"/>
<pin id="1382" dir="0" index="2" bw="6" slack="0"/>
<pin id="1383" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/15 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="and_ln415_3_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="0"/>
<pin id="1389" dir="0" index="1" bw="1" slack="0"/>
<pin id="1390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415_3/15 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="zext_ln415_3_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="0"/>
<pin id="1395" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/15 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="p_Val2_27_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="8" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/15 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="video_out_data_byte2_V_addr2728_part_set_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="24" slack="0"/>
<pin id="1405" dir="0" index="1" bw="8" slack="0"/>
<pin id="1406" dir="0" index="2" bw="8" slack="0"/>
<pin id="1407" dir="0" index="3" bw="8" slack="0"/>
<pin id="1408" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="video_out_data_byte2_V_addr2728_part_set/15 "/>
</bind>
</comp>

<comp id="1414" class="1007" name="grp_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="26" slack="0"/>
<pin id="1416" dir="0" index="1" bw="8" slack="0"/>
<pin id="1417" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_2/2 "/>
</bind>
</comp>

<comp id="1420" class="1007" name="grp_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="25" slack="0"/>
<pin id="1422" dir="0" index="1" bw="8" slack="0"/>
<pin id="1423" dir="0" index="2" bw="26" slack="0"/>
<pin id="1424" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_3/2 sext_ln703/4 add_ln703_2/4 "/>
</bind>
</comp>

<comp id="1428" class="1007" name="grp_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="26" slack="0"/>
<pin id="1430" dir="0" index="1" bw="8" slack="0"/>
<pin id="1431" dir="0" index="2" bw="26" slack="0"/>
<pin id="1432" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_6/2 sext_ln703_1/4 add_ln703_4/4 "/>
</bind>
</comp>

<comp id="1436" class="1007" name="grp_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="25" slack="0"/>
<pin id="1438" dir="0" index="1" bw="8" slack="1"/>
<pin id="1439" dir="0" index="2" bw="26" slack="0"/>
<pin id="1440" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/3 zext_ln703_1/5 add_ln703/5 "/>
</bind>
</comp>

<comp id="1444" class="1007" name="grp_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="27" slack="0"/>
<pin id="1446" dir="0" index="1" bw="8" slack="0"/>
<pin id="1447" dir="0" index="2" bw="27" slack="0"/>
<pin id="1448" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_4/3 Cr_V/5 "/>
</bind>
</comp>

<comp id="1453" class="1007" name="grp_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="27" slack="0"/>
<pin id="1455" dir="0" index="1" bw="8" slack="0"/>
<pin id="1456" dir="0" index="2" bw="27" slack="0"/>
<pin id="1457" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_5/3 Cb_V/5 "/>
</bind>
</comp>

<comp id="1462" class="1007" name="grp_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="27" slack="0"/>
<pin id="1464" dir="0" index="1" bw="8" slack="1"/>
<pin id="1465" dir="0" index="2" bw="26" slack="0"/>
<pin id="1466" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/4 Y_V/7 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="sof_V_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="3"/>
<pin id="1472" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="sof_V "/>
</bind>
</comp>

<comp id="1476" class="1005" name="eol_V_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="3"/>
<pin id="1478" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="eol_V "/>
</bind>
</comp>

<comp id="1481" class="1005" name="B_V_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="8" slack="2"/>
<pin id="1483" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1486" class="1005" name="G_V_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="8" slack="1"/>
<pin id="1488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G_V "/>
</bind>
</comp>

<comp id="1491" class="1005" name="R_V_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="2"/>
<pin id="1493" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="R_V "/>
</bind>
</comp>

<comp id="1496" class="1005" name="zext_ln703_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="25" slack="1"/>
<pin id="1498" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="zext_ln703_3_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="26" slack="1"/>
<pin id="1504" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_3 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="zext_ln703_2_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="27" slack="1"/>
<pin id="1510" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_2 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="zext_ln703_6_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="27" slack="1"/>
<pin id="1517" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_6 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="zext_ln703_7_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="27" slack="1"/>
<pin id="1522" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_7 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="mul_ln703_2_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="26" slack="1"/>
<pin id="1527" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703_2 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="add_ln703_2_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="27" slack="1"/>
<pin id="1532" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="add_ln703_4_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="27" slack="1"/>
<pin id="1537" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="zext_ln703_4_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="27" slack="1"/>
<pin id="1542" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln703_4 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="Cr_V_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="27" slack="1"/>
<pin id="1547" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="Cr_V "/>
</bind>
</comp>

<comp id="1550" class="1005" name="Cb_V_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="27" slack="1"/>
<pin id="1552" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="Cb_V "/>
</bind>
</comp>

<comp id="1555" class="1005" name="sext_ln728_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="47" slack="1"/>
<pin id="1557" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="sext_ln1118_1_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="48" slack="1"/>
<pin id="1562" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="add_ln700_2_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="1"/>
<pin id="1567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_2 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="p_Val2_4_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="row_counter_V_load_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="1"/>
<pin id="1577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_counter_V_load "/>
</bind>
</comp>

<comp id="1580" class="1005" name="Y_V_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="27" slack="1"/>
<pin id="1582" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="Y_V "/>
</bind>
</comp>

<comp id="1587" class="1005" name="copy_select_V_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="1" slack="1"/>
<pin id="1589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="copy_select_V "/>
</bind>
</comp>

<comp id="1591" class="1005" name="icmp_ln879_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="1"/>
<pin id="1593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="r_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="1"/>
<pin id="1598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1601" class="1005" name="sext_ln700_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="48" slack="1"/>
<pin id="1603" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="sext_ln1118_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="46" slack="1"/>
<pin id="1608" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="start_V_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="1"/>
<pin id="1613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V "/>
</bind>
</comp>

<comp id="1615" class="1005" name="newY_V_4_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="8" slack="3"/>
<pin id="1617" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="newY_V_4 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="write_ready_V_read_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="1" slack="1"/>
<pin id="1625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_ready_V_read "/>
</bind>
</comp>

<comp id="1627" class="1005" name="zext_ln544_1_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="64" slack="2"/>
<pin id="1629" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln544_1 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="copy2_histogram_V_addr_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="8" slack="1"/>
<pin id="1634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="copy2_histogram_V_addr "/>
</bind>
</comp>

<comp id="1637" class="1005" name="copy1_state_load_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="2" slack="1"/>
<pin id="1639" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="copy1_state_load "/>
</bind>
</comp>

<comp id="1641" class="1005" name="zext_ln544_5_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="64" slack="1"/>
<pin id="1643" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_5 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="shared_memory_V_addr_3_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="8" slack="1"/>
<pin id="1648" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shared_memory_V_addr_3 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="icmp_ln879_4_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="1"/>
<pin id="1653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_4 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="zext_ln544_4_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="64" slack="1"/>
<pin id="1657" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="copy1_histogram_V_addr_1_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="8" slack="1"/>
<pin id="1662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="copy1_histogram_V_addr_1 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="icmp_ln879_3_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="1" slack="2"/>
<pin id="1667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="zext_ln544_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="64" slack="2"/>
<pin id="1671" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln544 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="copy1_histogram_V_addr_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="8" slack="1"/>
<pin id="1676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="copy1_histogram_V_addr "/>
</bind>
</comp>

<comp id="1679" class="1005" name="copy2_state_load_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="2" slack="1"/>
<pin id="1681" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="copy2_state_load "/>
</bind>
</comp>

<comp id="1683" class="1005" name="zext_ln544_3_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="64" slack="1"/>
<pin id="1685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_3 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="shared_memory_V_addr_1_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="8" slack="1"/>
<pin id="1690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shared_memory_V_addr_1 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="icmp_ln879_2_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="1" slack="1"/>
<pin id="1695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_2 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="zext_ln544_2_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="64" slack="1"/>
<pin id="1699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_2 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="copy2_histogram_V_addr_1_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="8" slack="1"/>
<pin id="1704" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="copy2_histogram_V_addr_1 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="icmp_ln879_1_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="1" slack="2"/>
<pin id="1709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="copy2_empty_data_V_addr_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="8" slack="1"/>
<pin id="1713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="copy2_empty_data_V_addr "/>
</bind>
</comp>

<comp id="1716" class="1005" name="copy1_empty_data_V_addr_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="8" slack="1"/>
<pin id="1718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="copy1_empty_data_V_addr "/>
</bind>
</comp>

<comp id="1721" class="1005" name="newY_V_3_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="8" slack="1"/>
<pin id="1723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newY_V_3 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="copy1_sum_before_V_load_1_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="32" slack="1"/>
<pin id="1729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy1_sum_before_V_load_1 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="copy1_sum_after_V_load_1_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="32" slack="1"/>
<pin id="1734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy1_sum_after_V_load_1 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="copy1_values_V_load_1_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="1"/>
<pin id="1739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy1_values_V_load_1 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="newY_V_1_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="8" slack="1"/>
<pin id="1744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newY_V_1 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="copy2_sum_before_V_load_1_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="32" slack="1"/>
<pin id="1750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy2_sum_before_V_load_1 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="copy2_sum_after_V_load_1_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="32" slack="1"/>
<pin id="1755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy2_sum_after_V_load_1 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="copy2_values_V_load_1_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="32" slack="1"/>
<pin id="1760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy2_values_V_load_1 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="r_V_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="48" slack="1"/>
<pin id="1765" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1768" class="1005" name="r_V_1_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="47" slack="1"/>
<pin id="1770" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="B_fixed_V_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="29" slack="1"/>
<pin id="1775" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="B_fixed_V "/>
</bind>
</comp>

<comp id="1778" class="1005" name="icmp_ln1494_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="1" slack="1"/>
<pin id="1780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="G_fixed_V_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="29" slack="1"/>
<pin id="1785" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="G_fixed_V "/>
</bind>
</comp>

<comp id="1789" class="1005" name="R_fixed_V_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="29" slack="1"/>
<pin id="1791" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="R_fixed_V "/>
</bind>
</comp>

<comp id="1795" class="1005" name="video_out_data_byte2_V_addr2728_part_set_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="24" slack="1"/>
<pin id="1797" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="video_out_data_byte2_V_addr2728_part_set "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="222"><net_src comp="94" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="154" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="154" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="154" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="160" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="194" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="126" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="124" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="267"><net_src comp="154" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="154" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="154" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="292"><net_src comp="146" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="176" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="176" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="176" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="186" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="176" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="176" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="176" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="360"><net_src comp="186" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="176" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="316" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="176" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="176" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="316" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="176" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="397" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="176" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="405" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="176" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="413" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="424"><net_src comp="124" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="126" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="434"><net_src comp="421" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="421" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="421" pin="1"/><net_sink comp="426" pin=4"/></net>

<net id="437"><net_src comp="426" pin="6"/><net_sink comp="421" pin=0"/></net>

<net id="451"><net_src comp="158" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="50" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="158" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="178" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="180" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="184" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="52" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="500"><net_src comp="48" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="520"><net_src comp="216" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="216" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="216" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="517" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="96" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="517" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="98" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="100" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="549"><net_src comp="96" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="517" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="102" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="104" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="529" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="543" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="120" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="122" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="574"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="120" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="122" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="575" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="30" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="32" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="76" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="32" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="633"><net_src comp="150" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="152" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="623" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="34" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="76" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="645" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="34" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="30" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="666"><net_src comp="32" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="673"><net_src comp="156" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="658" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="658" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="158" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="122" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="705"><net_src comp="162" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="164" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="695" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="723"><net_src comp="166" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="168" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="725"><net_src comp="170" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="731"><net_src comp="172" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="168" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="172" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="174" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="738" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="733" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="717" pin="4"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="769"><net_src comp="36" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="459" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="779"><net_src comp="182" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="36" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="459" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="790"><net_src comp="188" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="36" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="190" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="36" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="755" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="806"><net_src comp="50" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="459" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="816"><net_src comp="182" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="50" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="459" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="827"><net_src comp="188" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="50" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="190" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="50" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="192" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="303" pin="3"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="835" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="846"><net_src comp="124" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="44" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="329" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="857"><net_src comp="126" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="44" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="192" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="329" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="865"><net_src comp="859" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="870"><net_src comp="124" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="54" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="303" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="881"><net_src comp="126" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="54" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="890"><net_src comp="487" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="886" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="56" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="901"><net_src comp="54" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="390" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="898" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="917"><net_src comp="68" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="42" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="68" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="48" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="68" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="40" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="938"><net_src comp="492" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="934" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="42" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="44" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="368" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="946" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="950" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="965"><net_src comp="68" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="56" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="68" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="58" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="68" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="60" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="76" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="512" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="979" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="60" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="998"><net_src comp="507" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="991" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="58" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="76" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="502" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="40" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1025"><net_src comp="497" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1018" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="48" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1038"><net_src comp="196" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="441" pin="4"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="198" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1044"><net_src comp="1033" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="1033" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1045" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1068"><net_src comp="200" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1069"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1070"><net_src comp="168" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1071"><net_src comp="202" pin="0"/><net_sink comp="1062" pin=3"/></net>

<net id="1076"><net_src comp="1062" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="204" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1084"><net_src comp="1078" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1041" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="701" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1085" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1111"><net_src comp="206" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="168" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="202" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1118"><net_src comp="707" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1127"><net_src comp="1045" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1119" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1135"><net_src comp="200" pin="0"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1137"><net_src comp="168" pin="0"/><net_sink comp="1129" pin=2"/></net>

<net id="1138"><net_src comp="202" pin="0"/><net_sink comp="1129" pin=3"/></net>

<net id="1144"><net_src comp="204" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1148"><net_src comp="1139" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1154"><net_src comp="208" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1139" pin="3"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="210" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1162"><net_src comp="1149" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="212" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="1145" pin="1"/><net_sink comp="1157" pin=2"/></net>

<net id="1169"><net_src comp="204" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1165" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="204" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="1170" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="208" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="1170" pin="3"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="210" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1194"><net_src comp="1181" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="212" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="1177" pin="1"/><net_sink comp="1189" pin=2"/></net>

<net id="1201"><net_src comp="204" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1197" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="204" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1202" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1218"><net_src comp="208" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="1202" pin="3"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="210" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1226"><net_src comp="1213" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1227"><net_src comp="212" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1228"><net_src comp="1209" pin="1"/><net_sink comp="1221" pin=2"/></net>

<net id="1235"><net_src comp="166" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="1157" pin="3"/><net_sink comp="1229" pin=1"/></net>

<net id="1237"><net_src comp="168" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1238"><net_src comp="170" pin="0"/><net_sink comp="1229" pin=3"/></net>

<net id="1244"><net_src comp="172" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="1157" pin="3"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="168" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1250"><net_src comp="1157" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1255"><net_src comp="1247" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="122" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="1239" pin="3"/><net_sink comp="1257" pin=1"/></net>

<net id="1268"><net_src comp="172" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1269"><net_src comp="1157" pin="3"/><net_sink comp="1263" pin=1"/></net>

<net id="1270"><net_src comp="174" pin="0"/><net_sink comp="1263" pin=2"/></net>

<net id="1275"><net_src comp="1263" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="1257" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1280"><net_src comp="1271" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="1229" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="1277" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1293"><net_src comp="166" pin="0"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="1189" pin="3"/><net_sink comp="1287" pin=1"/></net>

<net id="1295"><net_src comp="168" pin="0"/><net_sink comp="1287" pin=2"/></net>

<net id="1296"><net_src comp="170" pin="0"/><net_sink comp="1287" pin=3"/></net>

<net id="1302"><net_src comp="172" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="1189" pin="3"/><net_sink comp="1297" pin=1"/></net>

<net id="1304"><net_src comp="168" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1308"><net_src comp="1189" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="1305" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="122" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1319"><net_src comp="1309" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="1297" pin="3"/><net_sink comp="1315" pin=1"/></net>

<net id="1326"><net_src comp="172" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="1189" pin="3"/><net_sink comp="1321" pin=1"/></net>

<net id="1328"><net_src comp="174" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1333"><net_src comp="1321" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="1315" pin="2"/><net_sink comp="1329" pin=1"/></net>

<net id="1338"><net_src comp="1329" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1343"><net_src comp="1287" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="1335" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1351"><net_src comp="166" pin="0"/><net_sink comp="1345" pin=0"/></net>

<net id="1352"><net_src comp="1221" pin="3"/><net_sink comp="1345" pin=1"/></net>

<net id="1353"><net_src comp="168" pin="0"/><net_sink comp="1345" pin=2"/></net>

<net id="1354"><net_src comp="170" pin="0"/><net_sink comp="1345" pin=3"/></net>

<net id="1360"><net_src comp="172" pin="0"/><net_sink comp="1355" pin=0"/></net>

<net id="1361"><net_src comp="1221" pin="3"/><net_sink comp="1355" pin=1"/></net>

<net id="1362"><net_src comp="168" pin="0"/><net_sink comp="1355" pin=2"/></net>

<net id="1366"><net_src comp="1221" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1371"><net_src comp="1363" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="122" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1377"><net_src comp="1367" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="1355" pin="3"/><net_sink comp="1373" pin=1"/></net>

<net id="1384"><net_src comp="172" pin="0"/><net_sink comp="1379" pin=0"/></net>

<net id="1385"><net_src comp="1221" pin="3"/><net_sink comp="1379" pin=1"/></net>

<net id="1386"><net_src comp="174" pin="0"/><net_sink comp="1379" pin=2"/></net>

<net id="1391"><net_src comp="1379" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="1373" pin="2"/><net_sink comp="1387" pin=1"/></net>

<net id="1396"><net_src comp="1387" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1401"><net_src comp="1345" pin="4"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="1393" pin="1"/><net_sink comp="1397" pin=1"/></net>

<net id="1409"><net_src comp="214" pin="0"/><net_sink comp="1403" pin=0"/></net>

<net id="1410"><net_src comp="1397" pin="2"/><net_sink comp="1403" pin=1"/></net>

<net id="1411"><net_src comp="1339" pin="2"/><net_sink comp="1403" pin=2"/></net>

<net id="1412"><net_src comp="1281" pin="2"/><net_sink comp="1403" pin=3"/></net>

<net id="1413"><net_src comp="1403" pin="4"/><net_sink comp="283" pin=4"/></net>

<net id="1418"><net_src comp="106" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1419"><net_src comp="557" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1425"><net_src comp="108" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="553" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1427"><net_src comp="571" pin="1"/><net_sink comp="1420" pin=2"/></net>

<net id="1433"><net_src comp="110" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1434"><net_src comp="557" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1435"><net_src comp="582" pin="1"/><net_sink comp="1428" pin=2"/></net>

<net id="1441"><net_src comp="112" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1442"><net_src comp="1414" pin="2"/><net_sink comp="1436" pin=2"/></net>

<net id="1443"><net_src comp="1436" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="1449"><net_src comp="114" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1450"><net_src comp="561" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1451"><net_src comp="1420" pin="3"/><net_sink comp="1444" pin=2"/></net>

<net id="1452"><net_src comp="1444" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="1458"><net_src comp="116" pin="0"/><net_sink comp="1453" pin=0"/></net>

<net id="1459"><net_src comp="561" pin="1"/><net_sink comp="1453" pin=1"/></net>

<net id="1460"><net_src comp="1428" pin="3"/><net_sink comp="1453" pin=2"/></net>

<net id="1461"><net_src comp="1453" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="1467"><net_src comp="118" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1468"><net_src comp="620" pin="1"/><net_sink comp="1462" pin=2"/></net>

<net id="1469"><net_src comp="1462" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="1473"><net_src comp="521" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="283" pin=5"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1479"><net_src comp="525" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="283" pin=6"/></net>

<net id="1484"><net_src comp="529" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1489"><net_src comp="533" pin="4"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1494"><net_src comp="543" pin="4"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1499"><net_src comp="553" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1505"><net_src comp="557" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1511"><net_src comp="561" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1514"><net_src comp="1508" pin="1"/><net_sink comp="1453" pin=1"/></net>

<net id="1518"><net_src comp="571" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1523"><net_src comp="582" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1528"><net_src comp="1414" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1533"><net_src comp="1420" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1538"><net_src comp="1428" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1453" pin=1"/></net>

<net id="1543"><net_src comp="620" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1548"><net_src comp="1444" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1553"><net_src comp="1453" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1558"><net_src comp="623" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1563"><net_src comp="626" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1568"><net_src comp="645" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1573"><net_src comp="658" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1578"><net_src comp="663" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1583"><net_src comp="1462" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1586"><net_src comp="1580" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1590"><net_src comp="668" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1594"><net_src comp="680" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1599"><net_src comp="689" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1604"><net_src comp="695" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1609"><net_src comp="698" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1614"><net_src comp="713" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1618"><net_src comp="755" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="1621"><net_src comp="1615" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1622"><net_src comp="1615" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="1626"><net_src comp="247" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1630"><net_src comp="761" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1635"><net_src comp="296" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1640"><net_src comp="766" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1644"><net_src comp="770" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1649"><net_src comp="309" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1654"><net_src comp="463" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1658"><net_src comp="781" pin="1"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1663"><net_src comp="322" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1668"><net_src comp="463" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1672"><net_src comp="798" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1677"><net_src comp="336" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1682"><net_src comp="803" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1686"><net_src comp="807" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1691"><net_src comp="344" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1696"><net_src comp="463" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1700"><net_src comp="818" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1705"><net_src comp="352" pin="3"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1710"><net_src comp="463" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1714"><net_src comp="405" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1719"><net_src comp="413" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1724"><net_src comp="906" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1726"><net_src comp="1721" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1730"><net_src comp="492" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1735"><net_src comp="497" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1740"><net_src comp="502" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1745"><net_src comp="954" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1747"><net_src comp="1742" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1751"><net_src comp="487" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1756"><net_src comp="507" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1761"><net_src comp="512" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1766"><net_src comp="629" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1771"><net_src comp="635" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1776"><net_src comp="1062" pin="4"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1139" pin=2"/></net>

<net id="1781"><net_src comp="1072" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1786"><net_src comp="1105" pin="4"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1788"><net_src comp="1783" pin="1"/><net_sink comp="1170" pin=2"/></net>

<net id="1792"><net_src comp="1129" pin="4"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1794"><net_src comp="1789" pin="1"/><net_sink comp="1202" pin=2"/></net>

<net id="1798"><net_src comp="1403" pin="4"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="283" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: video_out_data | {6 }
	Port: video_out_user_V | {6 }
	Port: video_out_last_V | {6 }
	Port: frames_V | {9 }
	Port: rows_V | {9 }
	Port: pixels_V | {9 }
	Port: sum_before_V | {13 }
	Port: sum_after_V | {13 }
	Port: values_V | {13 }
	Port: read_done_V | {11 12 }
	Port: shared_memory_V | {10 }
	Port: frame_counter_V | {5 }
	Port: row_counter_V | {5 }
	Port: pixel_counter_V | {8 }
	Port: copy1_state | {8 9 }
	Port: copy1_histogram_V | {9 10 }
	Port: copy1_values_V | {12 13 }
	Port: copy1_sum_before_V | {12 }
	Port: copy1_empty_data_ready_V | {10 }
	Port: copy1_empty_data_V | {10 }
	Port: copy1_sum_after_V | {12 13 }
	Port: copy2_state | {8 9 }
	Port: address_counter_V | {9 }
	Port: copy2_empty_data_ready_V | {10 }
	Port: copy2_sum_before_V | {12 }
	Port: copy2_sum_after_V | {12 13 }
	Port: copy2_values_V | {12 13 }
	Port: copy2_histogram_V | {9 10 }
	Port: copy2_empty_data_V | {10 }
 - Input state : 
	Port: pixel_proc : video_in_data | {2 }
	Port: pixel_proc : video_in_user_V | {2 }
	Port: pixel_proc : video_in_last_V | {2 }
	Port: pixel_proc : write_ready_V | {8 }
	Port: pixel_proc : shared_memory_V | {9 10 }
	Port: pixel_proc : frame_counter_V | {5 8 }
	Port: pixel_proc : row_counter_V | {5 8 }
	Port: pixel_proc : pixel_counter_V | {8 }
	Port: pixel_proc : copy1_state | {9 }
	Port: pixel_proc : copy1_histogram_V | {9 10 }
	Port: pixel_proc : copy1_values_V | {12 13 }
	Port: pixel_proc : copy1_sum_before_V | {12 }
	Port: pixel_proc : copy1_empty_data_ready_V | {12 }
	Port: pixel_proc : copy1_empty_data_V | {11 12 }
	Port: pixel_proc : copy1_sum_after_V | {12 13 }
	Port: pixel_proc : copy2_state | {9 }
	Port: pixel_proc : address_counter_V | {9 }
	Port: pixel_proc : copy2_empty_data_ready_V | {12 }
	Port: pixel_proc : copy2_sum_before_V | {12 }
	Port: pixel_proc : copy2_sum_after_V | {12 13 }
	Port: pixel_proc : copy2_values_V | {12 13 }
	Port: pixel_proc : copy2_histogram_V | {9 10 }
	Port: pixel_proc : copy2_empty_data_V | {11 12 }
  - Chain level:
	State 1
	State 2
		B_V : 1
		G_V : 1
		R_V : 1
		br_ln113 : 1
		br_ln115 : 1
		zext_ln703 : 2
		zext_ln703_3 : 2
		mul_ln703_2 : 3
		mul_ln703_3 : 3
		mul_ln703_6 : 3
	State 3
		mul_ln703_4 : 1
		mul_ln703_5 : 1
	State 4
		sext_ln703 : 1
		zext_ln703_6 : 1
		add_ln703_2 : 2
		zext_ln703_7 : 1
		sext_ln703_1 : 1
		add_ln703_4 : 2
	State 5
		br_ln0 : 1
		add_ln700 : 1
		store_ln114 : 2
		add_ln700_1 : 1
		store_ln116 : 2
		zext_ln703_1 : 1
		add_ln703 : 2
		Cr_V : 1
		Cb_V : 1
	State 6
	State 7
		zext_ln703_4 : 1
		Y_V : 2
		sext_ln728 : 1
		sext_ln1118_1 : 1
		r_V : 2
		r_V_1 : 2
	State 8
		add_ln700_2 : 1
		store_ln117 : 2
		write_ln120 : 1
		write_ln121 : 2
		write_ln176 : 1
		copy_select_V : 1
		trunc_ln647 : 1
		icmp_ln879 : 2
		trunc_ln718 : 1
		r : 2
		br_ln190 : 2
		r_V_2 : 1
		r_V_3 : 1
	State 9
		or_ln412 : 1
		and_ln415 : 1
		zext_ln415 : 1
		newY_V_4 : 2
		zext_ln544_1 : 3
		copy2_histogram_V_addr : 4
		t_V_4 : 5
		zext_ln544_5 : 1
		shared_memory_V_addr_3 : 2
		shared_memory_V_load_1 : 3
		icmp_ln879_4 : 1
		br_ln95 : 2
		add_ln700_14 : 1
		store_ln99 : 2
		zext_ln544_4 : 1
		copy1_histogram_V_addr_1 : 2
		copy1_histogram_V_load : 3
		store_ln74 : 3
		icmp_ln879_3 : 1
		br_ln75 : 2
		add_ln700_13 : 1
		store_ln82 : 2
		zext_ln544 : 3
		copy1_histogram_V_addr : 4
		t_V_3 : 5
		zext_ln544_3 : 1
		shared_memory_V_addr_1 : 2
		shared_memory_V_load : 3
		icmp_ln879_2 : 1
		br_ln95 : 2
		add_ln700_12 : 1
		store_ln99 : 2
		zext_ln544_2 : 1
		copy2_histogram_V_addr_1 : 2
		copy2_histogram_V_load : 3
		store_ln74 : 3
		icmp_ln879_1 : 1
		br_ln75 : 2
		add_ln700_11 : 1
		store_ln82 : 2
	State 10
		add_ln700_6 : 1
		store_ln43 : 2
		store_ln94 : 1
		zext_ln209_1 : 1
		store_ln73 : 2
		add_ln700_3 : 1
		store_ln43 : 2
		store_ln94 : 1
		zext_ln209 : 1
		store_ln73 : 2
	State 11
		copy2_empty_data_V_load : 1
		copy1_empty_data_V_load : 1
	State 12
		add_ln700_8 : 1
		store_ln45 : 2
		newY_V_2 : 1
		newY_V_3 : 2
		write_ln70 : 1
		write_ln71 : 1
		write_ln72 : 1
		add_ln700_5 : 1
		store_ln45 : 2
		newY_V : 1
		newY_V_1 : 2
		write_ln70 : 1
		write_ln71 : 1
		write_ln72 : 1
	State 13
		add_ln700_7 : 1
		store_ln44 : 2
		add_ln700_10 : 1
		store_ln52 : 2
		add_ln700_4 : 1
		store_ln44 : 2
		add_ln700_9 : 1
		store_ln52 : 2
	State 14
		lhs_V : 1
		zext_ln728 : 2
		zext_ln728_1 : 2
		zext_ln1192 : 1
		ret_V : 3
		B_fixed_V : 4
		icmp_ln1494 : 5
		zext_ln703_5 : 1
		ret_V_9 : 3
		sext_ln1118_4 : 1
		zext_ln1192_1 : 2
		ret_V_10 : 4
		G_fixed_V : 5
		sext_ln1118_5 : 1
		zext_ln1192_2 : 2
		ret_V_11 : 3
		R_fixed_V : 4
	State 15
		trunc_ln200 : 1
		tmp_4 : 1
		B_fixed_V_3 : 2
		G_fixed_V_1 : 1
		trunc_ln203 : 2
		tmp_5 : 2
		G_fixed_V_3 : 3
		R_fixed_V_1 : 1
		trunc_ln206 : 2
		tmp_6 : 2
		R_fixed_V_3 : 3
		p_Val2_20 : 3
		tmp_7 : 3
		trunc_ln718_1 : 3
		r_1 : 4
		or_ln412_1 : 5
		tmp_8 : 3
		and_ln415_1 : 5
		zext_ln415_1 : 5
		p_Val2_s : 6
		p_Val2_21 : 4
		tmp_9 : 4
		trunc_ln718_2 : 4
		r_2 : 5
		or_ln412_2 : 6
		tmp_10 : 4
		and_ln415_2 : 6
		zext_ln415_2 : 6
		p_Val2_26 : 7
		p_Val2_24 : 4
		tmp_11 : 4
		trunc_ln718_3 : 4
		r_3 : 5
		or_ln412_3 : 6
		tmp_12 : 4
		and_ln415_3 : 6
		zext_ln415_3 : 6
		p_Val2_27 : 7
		video_out_data_byte2_V_addr2728_part_set : 8
		write_ln131 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    grp_fu_629                    |    2    |   207   |    19   |
|          |                    grp_fu_635                    |    2    |   207   |    19   |
|    mul   |                    grp_fu_701                    |    2    |   207   |    19   |
|          |                    grp_fu_707                    |    2    |   207   |    19   |
|          |                    grp_fu_1414                   |    1    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    grp_fu_469                    |    0    |    0    |    15   |
|          |                 add_ln700_fu_590                 |    0    |    0    |    39   |
|          |                add_ln700_1_fu_606                |    0    |    0    |    39   |
|          |                add_ln700_2_fu_645                |    0    |    0    |    39   |
|          |                  newY_V_4_fu_755                 |    0    |    0    |    15   |
|          |                add_ln700_6_fu_835                |    0    |    0    |    29   |
|          |                add_ln700_3_fu_859                |    0    |    0    |    29   |
|          |                add_ln700_8_fu_886                |    0    |    0    |    39   |
|          |                add_ln700_5_fu_934                |    0    |    0    |    39   |
|    add   |                add_ln700_7_fu_979                |    0    |    0    |    39   |
|          |                add_ln700_10_fu_994               |    0    |    0    |    39   |
|          |                add_ln700_4_fu_1006               |    0    |    0    |    39   |
|          |                add_ln700_9_fu_1021               |    0    |    0    |    39   |
|          |                   ret_V_fu_1056                  |    0    |    0    |    57   |
|          |                  ret_V_9_fu_1085                 |    0    |    0    |    59   |
|          |                 ret_V_10_fu_1099                 |    0    |    0    |    59   |
|          |                 ret_V_11_fu_1123                 |    0    |    0    |    57   |
|          |                 p_Val2_s_fu_1281                 |    0    |    0    |    15   |
|          |                 p_Val2_26_fu_1339                |    0    |    0    |    15   |
|          |                 p_Val2_27_fu_1397                |    0    |    0    |    15   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                  newY_V_3_fu_906                 |    0    |    0    |    8    |
|          |                  newY_V_1_fu_954                 |    0    |    0    |    8    |
|          |                B_fixed_V_1_fu_1139               |    0    |    0    |    29   |
|  select  |                B_fixed_V_3_fu_1157               |    0    |    0    |    27   |
|          |                G_fixed_V_1_fu_1170               |    0    |    0    |    29   |
|          |                G_fixed_V_3_fu_1189               |    0    |    0    |    27   |
|          |                R_fixed_V_1_fu_1202               |    0    |    0    |    29   |
|          |                R_fixed_V_3_fu_1221               |    0    |    0    |    27   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    grp_fu_463                    |    0    |    0    |    11   |
|          |                 icmp_ln879_fu_680                |    0    |    0    |    8    |
|          |                     r_fu_689                     |    0    |    0    |    18   |
|          |                icmp_ln1494_fu_1072               |    0    |    0    |    18   |
|   icmp   |               icmp_ln1494_1_fu_1165              |    0    |    0    |    18   |
|          |               icmp_ln1494_2_fu_1197              |    0    |    0    |    18   |
|          |                    r_1_fu_1251                   |    0    |    0    |    18   |
|          |                    r_2_fu_1309                   |    0    |    0    |    18   |
|          |                    r_3_fu_1367                   |    0    |    0    |    18   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                  start_V_fu_713                  |    0    |    0    |    2    |
|          |                 and_ln415_fu_745                 |    0    |    0    |    2    |
|    and   |                and_ln415_1_fu_1271               |    0    |    0    |    2    |
|          |                and_ln415_2_fu_1329               |    0    |    0    |    2    |
|          |                and_ln415_3_fu_1387               |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                  or_ln412_fu_733                 |    0    |    0    |    2    |
|    or    |                or_ln412_1_fu_1257                |    0    |    0    |    2    |
|          |                or_ln412_2_fu_1315                |    0    |    0    |    2    |
|          |                or_ln412_3_fu_1373                |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    grp_fu_1420                   |    1    |    0    |    0    |
|          |                    grp_fu_1428                   |    1    |    0    |    0    |
|  muladd  |                    grp_fu_1436                   |    1    |    0    |    0    |
|          |                    grp_fu_1444                   |    1    |    0    |    0    |
|          |                    grp_fu_1453                   |    1    |    0    |    0    |
|          |                    grp_fu_1462                   |    1    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   read   |                 empty_read_fu_216                |    0    |    0    |    0    |
|          |                  grp_read_fu_247                 |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 grp_write_fu_226                 |    0    |    0    |    0    |
|          |                 grp_write_fu_233                 |    0    |    0    |    0    |
|          |                 grp_write_fu_240                 |    0    |    0    |    0    |
|   write  |                 grp_write_fu_253                 |    0    |    0    |    0    |
|          |                 grp_write_fu_262                 |    0    |    0    |    0    |
|          |                 grp_write_fu_269                 |    0    |    0    |    0    |
|          |                 grp_write_fu_276                 |    0    |    0    |    0    |
|          |                 grp_write_fu_283                 |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |             video_in_data_tmp_fu_517             |    0    |    0    |    0    |
|extractvalue|                   sof_V_fu_521                   |    0    |    0    |    0    |
|          |                   eol_V_fu_525                   |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    B_V_fu_529                    |    0    |    0    |    0    |
|          |                trunc_ln647_fu_676                |    0    |    0    |    0    |
|          |                trunc_ln718_fu_686                |    0    |    0    |    0    |
|          |                  newY_V_2_fu_902                 |    0    |    0    |    0    |
|          |                   newY_V_fu_950                  |    0    |    0    |    0    |
|   trunc  |                trunc_ln200_fu_1145               |    0    |    0    |    0    |
|          |                trunc_ln203_fu_1177               |    0    |    0    |    0    |
|          |                trunc_ln206_fu_1209               |    0    |    0    |    0    |
|          |               trunc_ln718_1_fu_1247              |    0    |    0    |    0    |
|          |               trunc_ln718_2_fu_1305              |    0    |    0    |    0    |
|          |               trunc_ln718_3_fu_1363              |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    G_V_fu_533                    |    0    |    0    |    0    |
|          |                    R_V_fu_543                    |    0    |    0    |    0    |
|          |                  p_Val2_6_fu_717                 |    0    |    0    |    0    |
|          |                 B_fixed_V_fu_1062                |    0    |    0    |    0    |
|partselect|                 G_fixed_V_fu_1105                |    0    |    0    |    0    |
|          |                 R_fixed_V_fu_1129                |    0    |    0    |    0    |
|          |                 p_Val2_20_fu_1229                |    0    |    0    |    0    |
|          |                 p_Val2_21_fu_1287                |    0    |    0    |    0    |
|          |                 p_Val2_24_fu_1345                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 zext_ln703_fu_553                |    0    |    0    |    0    |
|          |                zext_ln703_3_fu_557               |    0    |    0    |    0    |
|          |                zext_ln703_2_fu_561               |    0    |    0    |    0    |
|          |                zext_ln703_6_fu_571               |    0    |    0    |    0    |
|          |                zext_ln703_7_fu_582               |    0    |    0    |    0    |
|          |                zext_ln703_4_fu_620               |    0    |    0    |    0    |
|          |                 zext_ln415_fu_751                |    0    |    0    |    0    |
|          |                zext_ln544_1_fu_761               |    0    |    0    |    0    |
|          |                zext_ln544_5_fu_770               |    0    |    0    |    0    |
|          |                zext_ln544_4_fu_781               |    0    |    0    |    0    |
|          |                 zext_ln544_fu_798                |    0    |    0    |    0    |
|          |                zext_ln544_3_fu_807               |    0    |    0    |    0    |
|          |                zext_ln544_2_fu_818               |    0    |    0    |    0    |
|   zext   |                zext_ln209_1_fu_848               |    0    |    0    |    0    |
|          |                 zext_ln209_fu_872                |    0    |    0    |    0    |
|          |                zext_ln700_1_fu_883               |    0    |    0    |    0    |
|          |                 zext_ln700_fu_931                |    0    |    0    |    0    |
|          |                zext_ln700_3_fu_991               |    0    |    0    |    0    |
|          |               zext_ln700_2_fu_1018               |    0    |    0    |    0    |
|          |                zext_ln728_fu_1041                |    0    |    0    |    0    |
|          |               zext_ln728_1_fu_1045               |    0    |    0    |    0    |
|          |                zext_ln1192_fu_1052               |    0    |    0    |    0    |
|          |               zext_ln703_5_fu_1081               |    0    |    0    |    0    |
|          |               zext_ln1192_1_fu_1095              |    0    |    0    |    0    |
|          |               zext_ln1192_2_fu_1119              |    0    |    0    |    0    |
|          |               zext_ln415_1_fu_1277               |    0    |    0    |    0    |
|          |               zext_ln415_2_fu_1335               |    0    |    0    |    0    |
|          |               zext_ln415_3_fu_1393               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                   shl_ln_fu_564                  |    0    |    0    |    0    |
|bitconcatenate|                shl_ln703_1_fu_575                |    0    |    0    |    0    |
|          |                   lhs_V_fu_1033                  |    0    |    0    |    0    |
|          | video_out_data_byte2_V_addr2728_part_set_fu_1403 |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|  return  |                return_ln221_fu_618               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 sext_ln728_fu_623                |    0    |    0    |    0    |
|          |               sext_ln1118_1_fu_626               |    0    |    0    |    0    |
|          |                 sext_ln700_fu_695                |    0    |    0    |    0    |
|   sext   |                sext_ln1118_fu_698                |    0    |    0    |    0    |
|          |               sext_ln1118_3_fu_1049              |    0    |    0    |    0    |
|          |               sext_ln1118_2_fu_1078              |    0    |    0    |    0    |
|          |               sext_ln1118_4_fu_1091              |    0    |    0    |    0    |
|          |               sext_ln1118_5_fu_1115              |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |               copy_select_V_fu_668               |    0    |    0    |    0    |
|          |                   tmp_2_fu_726                   |    0    |    0    |    0    |
|          |                   tmp_3_fu_738                   |    0    |    0    |    0    |
|          |                   tmp_4_fu_1149                  |    0    |    0    |    0    |
|          |                   tmp_5_fu_1181                  |    0    |    0    |    0    |
| bitselect|                   tmp_6_fu_1213                  |    0    |    0    |    0    |
|          |                   tmp_7_fu_1239                  |    0    |    0    |    0    |
|          |                   tmp_8_fu_1263                  |    0    |    0    |    0    |
|          |                   tmp_9_fu_1297                  |    0    |    0    |    0    |
|          |                  tmp_10_fu_1321                  |    0    |    0    |    0    |
|          |                  tmp_11_fu_1355                  |    0    |    0    |    0    |
|          |                  tmp_12_fu_1379                  |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |    15   |   828   |   1139  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|copy1_empty_data_V|    1   |   256  |   336  |    0   |
| copy1_histogram_V|    1   |   256  |   336  |    0   |
|copy2_empty_data_V|    1   |   256  |   336  |    0   |
| copy2_histogram_V|    1   |   256  |   336  |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    4   |  1024  |  1344  |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                   B_V_reg_1481                  |    8   |
|                B_fixed_V_reg_1773               |   29   |
|                  Cb_V_reg_1550                  |   27   |
|                  Cr_V_reg_1545                  |   27   |
|                   G_V_reg_1486                  |    8   |
|                G_fixed_V_reg_1783               |   29   |
|                   R_V_reg_1491                  |    8   |
|                R_fixed_V_reg_1789               |   29   |
|                   Y_V_reg_1580                  |   27   |
|               add_ln700_2_reg_1565              |   32   |
|               add_ln703_2_reg_1530              |   27   |
|               add_ln703_4_reg_1535              |   27   |
|         copy1_empty_data_V_addr_reg_1716        |    8   |
|        copy1_histogram_V_addr_1_reg_1660        |    8   |
|         copy1_histogram_V_addr_reg_1674         |    8   |
|            copy1_state_load_reg_1637            |    2   |
|        copy1_sum_after_V_load_1_reg_1732        |   32   |
|        copy1_sum_before_V_load_1_reg_1727       |   32   |
|          copy1_values_V_load_1_reg_1737         |   32   |
|         copy2_empty_data_V_addr_reg_1711        |    8   |
|        copy2_histogram_V_addr_1_reg_1702        |    8   |
|         copy2_histogram_V_addr_reg_1632         |    8   |
|            copy2_state_load_reg_1679            |    2   |
|        copy2_sum_after_V_load_1_reg_1753        |   32   |
|        copy2_sum_before_V_load_1_reg_1748       |   32   |
|          copy2_values_V_load_1_reg_1758         |   32   |
|              copy_select_V_reg_1587             |    1   |
|                 do_init_reg_421                 |    1   |
|                  eol_V_reg_1476                 |    1   |
|               icmp_ln1494_reg_1778              |    1   |
|              icmp_ln879_1_reg_1707              |    1   |
|              icmp_ln879_2_reg_1693              |    1   |
|              icmp_ln879_3_reg_1665              |    1   |
|              icmp_ln879_4_reg_1651              |    1   |
|               icmp_ln879_reg_1591               |    1   |
|               mul_ln703_2_reg_1525              |   26   |
|                newY_V_1_reg_1742                |    8   |
|                newY_V_3_reg_1721                |    8   |
|                newY_V_4_reg_1615                |    8   |
|                p_Val2_4_reg_1570                |   32   |
|                  r_V_1_reg_1768                 |   47   |
|                   r_V_reg_1763                  |   48   |
|                    r_reg_1596                   |    1   |
|           row_counter_V_load_reg_1575           |   32   |
|              sext_ln1118_1_reg_1560             |   48   |
|               sext_ln1118_reg_1606              |   46   |
|               sext_ln700_reg_1601               |   48   |
|               sext_ln728_reg_1555               |   47   |
|         shared_memory_V_addr_1_reg_1688         |    8   |
|         shared_memory_V_addr_3_reg_1646         |    8   |
|                  sof_V_reg_1470                 |    1   |
|                 start_V_reg_1611                |    1   |
|                  tmp_V_reg_438                  |    8   |
|video_out_data_byte2_V_addr2728_part_set_reg_1795|   24   |
|           write_ready_V_read_reg_1623           |    1   |
|              zext_ln544_1_reg_1627              |   64   |
|              zext_ln544_2_reg_1697              |   64   |
|              zext_ln544_3_reg_1683              |   64   |
|              zext_ln544_4_reg_1655              |   64   |
|              zext_ln544_5_reg_1641              |   64   |
|               zext_ln544_reg_1669               |   64   |
|              zext_ln703_2_reg_1508              |   27   |
|              zext_ln703_3_reg_1502              |   26   |
|              zext_ln703_4_reg_1540              |   27   |
|              zext_ln703_6_reg_1515              |   27   |
|              zext_ln703_7_reg_1520              |   27   |
|               zext_ln703_reg_1496               |   25   |
+-------------------------------------------------+--------+
|                      Total                      |  1524  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_226 |  p2  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_233 |  p2  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_240 |  p2  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_253 |  p2  |   2  |   1  |    2   |
|  grp_write_fu_262 |  p2  |   4  |  32  |   128  ||    21   |
|  grp_write_fu_269 |  p2  |   4  |  32  |   128  ||    21   |
|  grp_write_fu_276 |  p2  |   4  |  32  |   128  ||    21   |
|  grp_write_fu_283 |  p4  |   2  |  24  |   48   ||    9    |
| grp_access_fu_303 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_303 |  p1  |   2  |  22  |   44   ||    9    |
| grp_access_fu_316 |  p0  |   6  |   8  |   48   ||    33   |
| grp_access_fu_316 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_329 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_329 |  p1  |   2  |  22  |   44   ||    9    |
| grp_access_fu_368 |  p0  |   3  |   8  |   24   ||    15   |
| grp_access_fu_390 |  p0  |   3  |   8  |   24   ||    15   |
|  do_init_reg_421  |  p0  |   3  |   1  |    3   ||    9    |
|     grp_fu_629    |  p1  |   2  |  27  |   54   ||    9    |
|     grp_fu_635    |  p1  |   2  |  27  |   54   ||    9    |
|     grp_fu_701    |  p1  |   2  |  27  |   54   ||    9    |
|     grp_fu_707    |  p1  |   2  |  27  |   54   ||    9    |
|    grp_fu_1414    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1420    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1420    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1428    |  p1  |   3  |   8  |   24   ||    15   |
|    grp_fu_1436    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1444    |  p1  |   3  |   8  |   24   ||    15   |
|    grp_fu_1453    |  p1  |   3  |   8  |   24   ||    15   |
|    grp_fu_1462    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1377  ||  52.216 ||   366   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    -   |   828  |  1139  |    -   |
|   Memory  |    4   |    -   |    -   |  1024  |  1344  |    0   |
|Multiplexer|    -   |    -   |   52   |    -   |   366  |    -   |
|  Register |    -   |    -   |    -   |  1524  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   15   |   52   |  3376  |  2849  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
