
keypad_lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071b0  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000708  08007460  08007460  00008460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007b68  08007b68  00008b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007b70  08007b70  00008b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007b74  08007b74  00008b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  08007b78  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000674  2400007c  08007bf4  0000907c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240006f0  08007bf4  000096f0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014c7c  00000000  00000000  000090aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002ba6  00000000  00000000  0001dd26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f38  00000000  00000000  000208d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bb6  00000000  00000000  00021808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00030c8e  00000000  00000000  000223be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016cc1  00000000  00000000  0005304c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013653e  00000000  00000000  00069d0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a024b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000043c0  00000000  00000000  001a0290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000009d  00000000  00000000  001a4650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	2400007c 	.word	0x2400007c
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08007448 	.word	0x08007448

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000080 	.word	0x24000080
 80002ec:	08007448 	.word	0x08007448

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b96a 	b.w	800068c <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	460c      	mov	r4, r1
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d14e      	bne.n	800047a <__udivmoddi4+0xaa>
 80003dc:	4694      	mov	ip, r2
 80003de:	458c      	cmp	ip, r1
 80003e0:	4686      	mov	lr, r0
 80003e2:	fab2 f282 	clz	r2, r2
 80003e6:	d962      	bls.n	80004ae <__udivmoddi4+0xde>
 80003e8:	b14a      	cbz	r2, 80003fe <__udivmoddi4+0x2e>
 80003ea:	f1c2 0320 	rsb	r3, r2, #32
 80003ee:	4091      	lsls	r1, r2
 80003f0:	fa20 f303 	lsr.w	r3, r0, r3
 80003f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003f8:	4319      	orrs	r1, r3
 80003fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80003fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000402:	fa1f f68c 	uxth.w	r6, ip
 8000406:	fbb1 f4f7 	udiv	r4, r1, r7
 800040a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040e:	fb07 1114 	mls	r1, r7, r4, r1
 8000412:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000416:	fb04 f106 	mul.w	r1, r4, r6
 800041a:	4299      	cmp	r1, r3
 800041c:	d90a      	bls.n	8000434 <__udivmoddi4+0x64>
 800041e:	eb1c 0303 	adds.w	r3, ip, r3
 8000422:	f104 30ff 	add.w	r0, r4, #4294967295
 8000426:	f080 8112 	bcs.w	800064e <__udivmoddi4+0x27e>
 800042a:	4299      	cmp	r1, r3
 800042c:	f240 810f 	bls.w	800064e <__udivmoddi4+0x27e>
 8000430:	3c02      	subs	r4, #2
 8000432:	4463      	add	r3, ip
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	fa1f f38e 	uxth.w	r3, lr
 800043a:	fbb1 f0f7 	udiv	r0, r1, r7
 800043e:	fb07 1110 	mls	r1, r7, r0, r1
 8000442:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000446:	fb00 f606 	mul.w	r6, r0, r6
 800044a:	429e      	cmp	r6, r3
 800044c:	d90a      	bls.n	8000464 <__udivmoddi4+0x94>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 31ff 	add.w	r1, r0, #4294967295
 8000456:	f080 80fc 	bcs.w	8000652 <__udivmoddi4+0x282>
 800045a:	429e      	cmp	r6, r3
 800045c:	f240 80f9 	bls.w	8000652 <__udivmoddi4+0x282>
 8000460:	4463      	add	r3, ip
 8000462:	3802      	subs	r0, #2
 8000464:	1b9b      	subs	r3, r3, r6
 8000466:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800046a:	2100      	movs	r1, #0
 800046c:	b11d      	cbz	r5, 8000476 <__udivmoddi4+0xa6>
 800046e:	40d3      	lsrs	r3, r2
 8000470:	2200      	movs	r2, #0
 8000472:	e9c5 3200 	strd	r3, r2, [r5]
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	428b      	cmp	r3, r1
 800047c:	d905      	bls.n	800048a <__udivmoddi4+0xba>
 800047e:	b10d      	cbz	r5, 8000484 <__udivmoddi4+0xb4>
 8000480:	e9c5 0100 	strd	r0, r1, [r5]
 8000484:	2100      	movs	r1, #0
 8000486:	4608      	mov	r0, r1
 8000488:	e7f5      	b.n	8000476 <__udivmoddi4+0xa6>
 800048a:	fab3 f183 	clz	r1, r3
 800048e:	2900      	cmp	r1, #0
 8000490:	d146      	bne.n	8000520 <__udivmoddi4+0x150>
 8000492:	42a3      	cmp	r3, r4
 8000494:	d302      	bcc.n	800049c <__udivmoddi4+0xcc>
 8000496:	4290      	cmp	r0, r2
 8000498:	f0c0 80f0 	bcc.w	800067c <__udivmoddi4+0x2ac>
 800049c:	1a86      	subs	r6, r0, r2
 800049e:	eb64 0303 	sbc.w	r3, r4, r3
 80004a2:	2001      	movs	r0, #1
 80004a4:	2d00      	cmp	r5, #0
 80004a6:	d0e6      	beq.n	8000476 <__udivmoddi4+0xa6>
 80004a8:	e9c5 6300 	strd	r6, r3, [r5]
 80004ac:	e7e3      	b.n	8000476 <__udivmoddi4+0xa6>
 80004ae:	2a00      	cmp	r2, #0
 80004b0:	f040 8090 	bne.w	80005d4 <__udivmoddi4+0x204>
 80004b4:	eba1 040c 	sub.w	r4, r1, ip
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa1f f78c 	uxth.w	r7, ip
 80004c0:	2101      	movs	r1, #1
 80004c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ca:	fb08 4416 	mls	r4, r8, r6, r4
 80004ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004d2:	fb07 f006 	mul.w	r0, r7, r6
 80004d6:	4298      	cmp	r0, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x11c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f106 34ff 	add.w	r4, r6, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x11a>
 80004e4:	4298      	cmp	r0, r3
 80004e6:	f200 80cd 	bhi.w	8000684 <__udivmoddi4+0x2b4>
 80004ea:	4626      	mov	r6, r4
 80004ec:	1a1c      	subs	r4, r3, r0
 80004ee:	fa1f f38e 	uxth.w	r3, lr
 80004f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004f6:	fb08 4410 	mls	r4, r8, r0, r4
 80004fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004fe:	fb00 f707 	mul.w	r7, r0, r7
 8000502:	429f      	cmp	r7, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x148>
 8000506:	eb1c 0303 	adds.w	r3, ip, r3
 800050a:	f100 34ff 	add.w	r4, r0, #4294967295
 800050e:	d202      	bcs.n	8000516 <__udivmoddi4+0x146>
 8000510:	429f      	cmp	r7, r3
 8000512:	f200 80b0 	bhi.w	8000676 <__udivmoddi4+0x2a6>
 8000516:	4620      	mov	r0, r4
 8000518:	1bdb      	subs	r3, r3, r7
 800051a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800051e:	e7a5      	b.n	800046c <__udivmoddi4+0x9c>
 8000520:	f1c1 0620 	rsb	r6, r1, #32
 8000524:	408b      	lsls	r3, r1
 8000526:	fa22 f706 	lsr.w	r7, r2, r6
 800052a:	431f      	orrs	r7, r3
 800052c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000530:	fa04 f301 	lsl.w	r3, r4, r1
 8000534:	ea43 030c 	orr.w	r3, r3, ip
 8000538:	40f4      	lsrs	r4, r6
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	0c38      	lsrs	r0, r7, #16
 8000540:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000544:	fbb4 fef0 	udiv	lr, r4, r0
 8000548:	fa1f fc87 	uxth.w	ip, r7
 800054c:	fb00 441e 	mls	r4, r0, lr, r4
 8000550:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000554:	fb0e f90c 	mul.w	r9, lr, ip
 8000558:	45a1      	cmp	r9, r4
 800055a:	fa02 f201 	lsl.w	r2, r2, r1
 800055e:	d90a      	bls.n	8000576 <__udivmoddi4+0x1a6>
 8000560:	193c      	adds	r4, r7, r4
 8000562:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000566:	f080 8084 	bcs.w	8000672 <__udivmoddi4+0x2a2>
 800056a:	45a1      	cmp	r9, r4
 800056c:	f240 8081 	bls.w	8000672 <__udivmoddi4+0x2a2>
 8000570:	f1ae 0e02 	sub.w	lr, lr, #2
 8000574:	443c      	add	r4, r7
 8000576:	eba4 0409 	sub.w	r4, r4, r9
 800057a:	fa1f f983 	uxth.w	r9, r3
 800057e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000582:	fb00 4413 	mls	r4, r0, r3, r4
 8000586:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800058a:	fb03 fc0c 	mul.w	ip, r3, ip
 800058e:	45a4      	cmp	ip, r4
 8000590:	d907      	bls.n	80005a2 <__udivmoddi4+0x1d2>
 8000592:	193c      	adds	r4, r7, r4
 8000594:	f103 30ff 	add.w	r0, r3, #4294967295
 8000598:	d267      	bcs.n	800066a <__udivmoddi4+0x29a>
 800059a:	45a4      	cmp	ip, r4
 800059c:	d965      	bls.n	800066a <__udivmoddi4+0x29a>
 800059e:	3b02      	subs	r3, #2
 80005a0:	443c      	add	r4, r7
 80005a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005a6:	fba0 9302 	umull	r9, r3, r0, r2
 80005aa:	eba4 040c 	sub.w	r4, r4, ip
 80005ae:	429c      	cmp	r4, r3
 80005b0:	46ce      	mov	lr, r9
 80005b2:	469c      	mov	ip, r3
 80005b4:	d351      	bcc.n	800065a <__udivmoddi4+0x28a>
 80005b6:	d04e      	beq.n	8000656 <__udivmoddi4+0x286>
 80005b8:	b155      	cbz	r5, 80005d0 <__udivmoddi4+0x200>
 80005ba:	ebb8 030e 	subs.w	r3, r8, lr
 80005be:	eb64 040c 	sbc.w	r4, r4, ip
 80005c2:	fa04 f606 	lsl.w	r6, r4, r6
 80005c6:	40cb      	lsrs	r3, r1
 80005c8:	431e      	orrs	r6, r3
 80005ca:	40cc      	lsrs	r4, r1
 80005cc:	e9c5 6400 	strd	r6, r4, [r5]
 80005d0:	2100      	movs	r1, #0
 80005d2:	e750      	b.n	8000476 <__udivmoddi4+0xa6>
 80005d4:	f1c2 0320 	rsb	r3, r2, #32
 80005d8:	fa20 f103 	lsr.w	r1, r0, r3
 80005dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e0:	fa24 f303 	lsr.w	r3, r4, r3
 80005e4:	4094      	lsls	r4, r2
 80005e6:	430c      	orrs	r4, r1
 80005e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80005f0:	fa1f f78c 	uxth.w	r7, ip
 80005f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005f8:	fb08 3110 	mls	r1, r8, r0, r3
 80005fc:	0c23      	lsrs	r3, r4, #16
 80005fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000602:	fb00 f107 	mul.w	r1, r0, r7
 8000606:	4299      	cmp	r1, r3
 8000608:	d908      	bls.n	800061c <__udivmoddi4+0x24c>
 800060a:	eb1c 0303 	adds.w	r3, ip, r3
 800060e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000612:	d22c      	bcs.n	800066e <__udivmoddi4+0x29e>
 8000614:	4299      	cmp	r1, r3
 8000616:	d92a      	bls.n	800066e <__udivmoddi4+0x29e>
 8000618:	3802      	subs	r0, #2
 800061a:	4463      	add	r3, ip
 800061c:	1a5b      	subs	r3, r3, r1
 800061e:	b2a4      	uxth	r4, r4
 8000620:	fbb3 f1f8 	udiv	r1, r3, r8
 8000624:	fb08 3311 	mls	r3, r8, r1, r3
 8000628:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800062c:	fb01 f307 	mul.w	r3, r1, r7
 8000630:	42a3      	cmp	r3, r4
 8000632:	d908      	bls.n	8000646 <__udivmoddi4+0x276>
 8000634:	eb1c 0404 	adds.w	r4, ip, r4
 8000638:	f101 36ff 	add.w	r6, r1, #4294967295
 800063c:	d213      	bcs.n	8000666 <__udivmoddi4+0x296>
 800063e:	42a3      	cmp	r3, r4
 8000640:	d911      	bls.n	8000666 <__udivmoddi4+0x296>
 8000642:	3902      	subs	r1, #2
 8000644:	4464      	add	r4, ip
 8000646:	1ae4      	subs	r4, r4, r3
 8000648:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800064c:	e739      	b.n	80004c2 <__udivmoddi4+0xf2>
 800064e:	4604      	mov	r4, r0
 8000650:	e6f0      	b.n	8000434 <__udivmoddi4+0x64>
 8000652:	4608      	mov	r0, r1
 8000654:	e706      	b.n	8000464 <__udivmoddi4+0x94>
 8000656:	45c8      	cmp	r8, r9
 8000658:	d2ae      	bcs.n	80005b8 <__udivmoddi4+0x1e8>
 800065a:	ebb9 0e02 	subs.w	lr, r9, r2
 800065e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000662:	3801      	subs	r0, #1
 8000664:	e7a8      	b.n	80005b8 <__udivmoddi4+0x1e8>
 8000666:	4631      	mov	r1, r6
 8000668:	e7ed      	b.n	8000646 <__udivmoddi4+0x276>
 800066a:	4603      	mov	r3, r0
 800066c:	e799      	b.n	80005a2 <__udivmoddi4+0x1d2>
 800066e:	4630      	mov	r0, r6
 8000670:	e7d4      	b.n	800061c <__udivmoddi4+0x24c>
 8000672:	46d6      	mov	lr, sl
 8000674:	e77f      	b.n	8000576 <__udivmoddi4+0x1a6>
 8000676:	4463      	add	r3, ip
 8000678:	3802      	subs	r0, #2
 800067a:	e74d      	b.n	8000518 <__udivmoddi4+0x148>
 800067c:	4606      	mov	r6, r0
 800067e:	4623      	mov	r3, r4
 8000680:	4608      	mov	r0, r1
 8000682:	e70f      	b.n	80004a4 <__udivmoddi4+0xd4>
 8000684:	3e02      	subs	r6, #2
 8000686:	4463      	add	r3, ip
 8000688:	e730      	b.n	80004ec <__udivmoddi4+0x11c>
 800068a:	bf00      	nop

0800068c <__aeabi_idiv0>:
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <GetKey>:
 * behavior.
 * Note also that this function currently leaves row pins as it was using them when it
 * returns control. A desirable change might be to have it re-drive them LO so that the
 * press detection algorithm does not have to handle it.
 */
int GetKey() {
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
	uint16_t ColNum, RowNum, RowFudge;
	//Note that we expect row pins already LO when this function is passed into.
	for (ColNum = 0; ColNum < 5; ColNum++) {
 8000696:	2300      	movs	r3, #0
 8000698:	80fb      	strh	r3, [r7, #6]
 800069a:	e009      	b.n	80006b0 <GetKey+0x20>
		if (!ReadOneColPin(ColNum)) break;
 800069c:	88fb      	ldrh	r3, [r7, #6]
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f842 	bl	8000728 <ReadOneColPin>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d006      	beq.n	80006b8 <GetKey+0x28>
	for (ColNum = 0; ColNum < 5; ColNum++) {
 80006aa:	88fb      	ldrh	r3, [r7, #6]
 80006ac:	3301      	adds	r3, #1
 80006ae:	80fb      	strh	r3, [r7, #6]
 80006b0:	88fb      	ldrh	r3, [r7, #6]
 80006b2:	2b04      	cmp	r3, #4
 80006b4:	d9f2      	bls.n	800069c <GetKey+0xc>
 80006b6:	e000      	b.n	80006ba <GetKey+0x2a>
		if (!ReadOneColPin(ColNum)) break;
 80006b8:	bf00      	nop
	} //Find the column that's currently LO and stop
	if (ColNum > 4) return -1; //If the col finding loop doesn't break out there was a problem
 80006ba:	88fb      	ldrh	r3, [r7, #6]
 80006bc:	2b04      	cmp	r3, #4
 80006be:	d902      	bls.n	80006c6 <GetKey+0x36>
 80006c0:	f04f 33ff 	mov.w	r3, #4294967295
 80006c4:	e02b      	b.n	800071e <GetKey+0x8e>
	for (RowNum = 0; RowNum < 4; RowNum++) {
 80006c6:	2300      	movs	r3, #0
 80006c8:	80bb      	strh	r3, [r7, #4]
 80006ca:	e014      	b.n	80006f6 <GetKey+0x66>
		DriveAllRowPins(1);
 80006cc:	2001      	movs	r0, #1
 80006ce:	f000 f8cd 	bl	800086c <DriveAllRowPins>
		DriveOneRowPin(RowNum, 0);
 80006d2:	88bb      	ldrh	r3, [r7, #4]
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 f866 	bl	80007a8 <DriveOneRowPin>
		//Get the rows HI then go through driving LO to see which one hits.
		HAL_Delay(3);
 80006dc:	2003      	movs	r0, #3
 80006de:	f001 fa7d 	bl	8001bdc <HAL_Delay>
		//Our STM32H7 is running at 280 MHz. 3 ms delay seems to be adequate.
		//This should be adjusted up if performance isn't satisfactory, though
		if (!ReadOneColPin(ColNum)) break;
 80006e2:	88fb      	ldrh	r3, [r7, #6]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 f81f 	bl	8000728 <ReadOneColPin>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d006      	beq.n	80006fe <GetKey+0x6e>
	for (RowNum = 0; RowNum < 4; RowNum++) {
 80006f0:	88bb      	ldrh	r3, [r7, #4]
 80006f2:	3301      	adds	r3, #1
 80006f4:	80bb      	strh	r3, [r7, #4]
 80006f6:	88bb      	ldrh	r3, [r7, #4]
 80006f8:	2b03      	cmp	r3, #3
 80006fa:	d9e7      	bls.n	80006cc <GetKey+0x3c>
 80006fc:	e000      	b.n	8000700 <GetKey+0x70>
		if (!ReadOneColPin(ColNum)) break;
 80006fe:	bf00      	nop
		//Find the row that gets the identified column LO when driven and stop
	}
	if (RowNum > 3) return -1; //Row finding loop didn't find anything
 8000700:	88bb      	ldrh	r3, [r7, #4]
 8000702:	2b03      	cmp	r3, #3
 8000704:	d902      	bls.n	800070c <GetKey+0x7c>
 8000706:	f04f 33ff 	mov.w	r3, #4294967295
 800070a:	e008      	b.n	800071e <GetKey+0x8e>
	RowFudge = RowNum * 5;
 800070c:	88bb      	ldrh	r3, [r7, #4]
 800070e:	461a      	mov	r2, r3
 8000710:	0092      	lsls	r2, r2, #2
 8000712:	4413      	add	r3, r2
 8000714:	807b      	strh	r3, [r7, #2]
	return ColNum + 1 + RowFudge;
 8000716:	88fb      	ldrh	r3, [r7, #6]
 8000718:	1c5a      	adds	r2, r3, #1
 800071a:	887b      	ldrh	r3, [r7, #2]
 800071c:	4413      	add	r3, r2
	//How this logic works:
	//ColNum = 0, RowNum = 1 is key#6. 0 + 1 + (1 * 5) = 6
	//ColNum = 3, RowNum = 2 is key#14. 3 + 1 + (2 * 5) = 14
}
 800071e:	4618      	mov	r0, r3
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
	...

08000728 <ReadOneColPin>:

int ReadOneColPin(int col) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	//Mind that the col variable is zero-indexed
	//GPIOBANK and GPIOPIN constants are one-indexed
	switch (col) {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2b04      	cmp	r3, #4
 8000734:	d82b      	bhi.n	800078e <ReadOneColPin+0x66>
 8000736:	a201      	add	r2, pc, #4	@ (adr r2, 800073c <ReadOneColPin+0x14>)
 8000738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800073c:	08000751 	.word	0x08000751
 8000740:	0800075d 	.word	0x0800075d
 8000744:	08000769 	.word	0x08000769
 8000748:	08000775 	.word	0x08000775
 800074c:	08000781 	.word	0x08000781
		case 0:
			return(HAL_GPIO_ReadPin(C1GPIOBANK, C1GPIOPIN));
 8000750:	2101      	movs	r1, #1
 8000752:	4812      	ldr	r0, [pc, #72]	@ (800079c <ReadOneColPin+0x74>)
 8000754:	f001 fe02 	bl	800235c <HAL_GPIO_ReadPin>
 8000758:	4603      	mov	r3, r0
 800075a:	e01b      	b.n	8000794 <ReadOneColPin+0x6c>
			break;
		case 1:
			return(HAL_GPIO_ReadPin(C2GPIOBANK, C2GPIOPIN));
 800075c:	2108      	movs	r1, #8
 800075e:	480f      	ldr	r0, [pc, #60]	@ (800079c <ReadOneColPin+0x74>)
 8000760:	f001 fdfc 	bl	800235c <HAL_GPIO_ReadPin>
 8000764:	4603      	mov	r3, r0
 8000766:	e015      	b.n	8000794 <ReadOneColPin+0x6c>
			break;
		case 2:
			return(HAL_GPIO_ReadPin(C3GPIOBANK, C3GPIOPIN));
 8000768:	2102      	movs	r1, #2
 800076a:	480d      	ldr	r0, [pc, #52]	@ (80007a0 <ReadOneColPin+0x78>)
 800076c:	f001 fdf6 	bl	800235c <HAL_GPIO_ReadPin>
 8000770:	4603      	mov	r3, r0
 8000772:	e00f      	b.n	8000794 <ReadOneColPin+0x6c>
			break;
		case 3:
			return(HAL_GPIO_ReadPin(C4GPIOBANK, C4GPIOPIN));
 8000774:	2104      	movs	r1, #4
 8000776:	4809      	ldr	r0, [pc, #36]	@ (800079c <ReadOneColPin+0x74>)
 8000778:	f001 fdf0 	bl	800235c <HAL_GPIO_ReadPin>
 800077c:	4603      	mov	r3, r0
 800077e:	e009      	b.n	8000794 <ReadOneColPin+0x6c>
			break;
		case 4:
			return(HAL_GPIO_ReadPin(C5GPIOBANK, C5GPIOPIN));
 8000780:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000784:	4807      	ldr	r0, [pc, #28]	@ (80007a4 <ReadOneColPin+0x7c>)
 8000786:	f001 fde9 	bl	800235c <HAL_GPIO_ReadPin>
 800078a:	4603      	mov	r3, r0
 800078c:	e002      	b.n	8000794 <ReadOneColPin+0x6c>
			break;
		default:
			break;
 800078e:	bf00      	nop
	}
	return -1; //This will only happen if the passed col was out of bounds
 8000790:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000794:	4618      	mov	r0, r3
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	58020800 	.word	0x58020800
 80007a0:	58020400 	.word	0x58020400
 80007a4:	58021400 	.word	0x58021400

080007a8 <DriveOneRowPin>:

void DriveOneRowPin(int row, int state) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]
	//Be aware that "row" as passed is zero-indexed
	//GPIOBANK and GPIOPIN constants are one-indexed
	switch (row) {
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	2b03      	cmp	r3, #3
 80007b6:	d84d      	bhi.n	8000854 <DriveOneRowPin+0xac>
 80007b8:	a201      	add	r2, pc, #4	@ (adr r2, 80007c0 <DriveOneRowPin+0x18>)
 80007ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007be:	bf00      	nop
 80007c0:	080007d1 	.word	0x080007d1
 80007c4:	080007ef 	.word	0x080007ef
 80007c8:	08000811 	.word	0x08000811
 80007cc:	08000833 	.word	0x08000833
		case 0:
			if (state) {
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <DriveOneRowPin+0x3a>
				HAL_GPIO_WritePin(R1GPIOBANK, R1GPIOPIN, GPIO_PIN_SET);
 80007d6:	2201      	movs	r2, #1
 80007d8:	2140      	movs	r1, #64	@ 0x40
 80007da:	4821      	ldr	r0, [pc, #132]	@ (8000860 <DriveOneRowPin+0xb8>)
 80007dc:	f001 fdd6 	bl	800238c <HAL_GPIO_WritePin>
			}
			else {
				HAL_GPIO_WritePin(R1GPIOBANK, R1GPIOPIN, GPIO_PIN_RESET);
			}
			break;
 80007e0:	e039      	b.n	8000856 <DriveOneRowPin+0xae>
				HAL_GPIO_WritePin(R1GPIOBANK, R1GPIOPIN, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2140      	movs	r1, #64	@ 0x40
 80007e6:	481e      	ldr	r0, [pc, #120]	@ (8000860 <DriveOneRowPin+0xb8>)
 80007e8:	f001 fdd0 	bl	800238c <HAL_GPIO_WritePin>
			break;
 80007ec:	e033      	b.n	8000856 <DriveOneRowPin+0xae>
		case 1:
			if (state) {
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d006      	beq.n	8000802 <DriveOneRowPin+0x5a>
				HAL_GPIO_WritePin(R2GPIOBANK, R2GPIOPIN, GPIO_PIN_SET);
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007fa:	481a      	ldr	r0, [pc, #104]	@ (8000864 <DriveOneRowPin+0xbc>)
 80007fc:	f001 fdc6 	bl	800238c <HAL_GPIO_WritePin>
			}
			else {
				HAL_GPIO_WritePin(R2GPIOBANK, R2GPIOPIN, GPIO_PIN_RESET);
			}
			break;
 8000800:	e029      	b.n	8000856 <DriveOneRowPin+0xae>
				HAL_GPIO_WritePin(R2GPIOBANK, R2GPIOPIN, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000808:	4816      	ldr	r0, [pc, #88]	@ (8000864 <DriveOneRowPin+0xbc>)
 800080a:	f001 fdbf 	bl	800238c <HAL_GPIO_WritePin>
			break;
 800080e:	e022      	b.n	8000856 <DriveOneRowPin+0xae>
		case 2:
			if (state) {
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d006      	beq.n	8000824 <DriveOneRowPin+0x7c>
				HAL_GPIO_WritePin(R3GPIOBANK, R3GPIOPIN, GPIO_PIN_SET);
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800081c:	4812      	ldr	r0, [pc, #72]	@ (8000868 <DriveOneRowPin+0xc0>)
 800081e:	f001 fdb5 	bl	800238c <HAL_GPIO_WritePin>
			}
			else {
				HAL_GPIO_WritePin(R3GPIOBANK, R3GPIOPIN, GPIO_PIN_RESET);
			}
			break;
 8000822:	e018      	b.n	8000856 <DriveOneRowPin+0xae>
				HAL_GPIO_WritePin(R3GPIOBANK, R3GPIOPIN, GPIO_PIN_RESET);
 8000824:	2200      	movs	r2, #0
 8000826:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800082a:	480f      	ldr	r0, [pc, #60]	@ (8000868 <DriveOneRowPin+0xc0>)
 800082c:	f001 fdae 	bl	800238c <HAL_GPIO_WritePin>
			break;
 8000830:	e011      	b.n	8000856 <DriveOneRowPin+0xae>
		case 3:
			if (state) {
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d006      	beq.n	8000846 <DriveOneRowPin+0x9e>
				HAL_GPIO_WritePin(R4GPIOBANK, R4GPIOPIN, GPIO_PIN_SET);
 8000838:	2201      	movs	r2, #1
 800083a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800083e:	480a      	ldr	r0, [pc, #40]	@ (8000868 <DriveOneRowPin+0xc0>)
 8000840:	f001 fda4 	bl	800238c <HAL_GPIO_WritePin>
			}
			else {
				HAL_GPIO_WritePin(R4GPIOBANK, R4GPIOPIN, GPIO_PIN_RESET);
			}
			break;
 8000844:	e007      	b.n	8000856 <DriveOneRowPin+0xae>
				HAL_GPIO_WritePin(R4GPIOBANK, R4GPIOPIN, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800084c:	4806      	ldr	r0, [pc, #24]	@ (8000868 <DriveOneRowPin+0xc0>)
 800084e:	f001 fd9d 	bl	800238c <HAL_GPIO_WritePin>
			break;
 8000852:	e000      	b.n	8000856 <DriveOneRowPin+0xae>
		default:
			break; //Row out of bounds -> function returns without doing anything
 8000854:	bf00      	nop
	}
	return;
 8000856:	bf00      	nop
}
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	58020400 	.word	0x58020400
 8000864:	58021800 	.word	0x58021800
 8000868:	58021000 	.word	0x58021000

0800086c <DriveAllRowPins>:

void DriveAllRowPins(int state) {
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	if (state) {
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d017      	beq.n	80008aa <DriveAllRowPins+0x3e>
		HAL_GPIO_WritePin(R1GPIOBANK, R1GPIOPIN, GPIO_PIN_SET);
 800087a:	2201      	movs	r2, #1
 800087c:	2140      	movs	r1, #64	@ 0x40
 800087e:	4818      	ldr	r0, [pc, #96]	@ (80008e0 <DriveAllRowPins+0x74>)
 8000880:	f001 fd84 	bl	800238c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R2GPIOBANK, R2GPIOPIN, GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800088a:	4816      	ldr	r0, [pc, #88]	@ (80008e4 <DriveAllRowPins+0x78>)
 800088c:	f001 fd7e 	bl	800238c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R3GPIOBANK, R3GPIOPIN, GPIO_PIN_SET);
 8000890:	2201      	movs	r2, #1
 8000892:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000896:	4814      	ldr	r0, [pc, #80]	@ (80008e8 <DriveAllRowPins+0x7c>)
 8000898:	f001 fd78 	bl	800238c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R4GPIOBANK, R4GPIOPIN, GPIO_PIN_SET);
 800089c:	2201      	movs	r2, #1
 800089e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008a2:	4811      	ldr	r0, [pc, #68]	@ (80008e8 <DriveAllRowPins+0x7c>)
 80008a4:	f001 fd72 	bl	800238c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R1GPIOBANK, R1GPIOPIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(R2GPIOBANK, R2GPIOPIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(R3GPIOBANK, R3GPIOPIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(R4GPIOBANK, R4GPIOPIN, GPIO_PIN_RESET);
	}
	return;
 80008a8:	e017      	b.n	80008da <DriveAllRowPins+0x6e>
		HAL_GPIO_WritePin(R1GPIOBANK, R1GPIOPIN, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2140      	movs	r1, #64	@ 0x40
 80008ae:	480c      	ldr	r0, [pc, #48]	@ (80008e0 <DriveAllRowPins+0x74>)
 80008b0:	f001 fd6c 	bl	800238c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R2GPIOBANK, R2GPIOPIN, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008ba:	480a      	ldr	r0, [pc, #40]	@ (80008e4 <DriveAllRowPins+0x78>)
 80008bc:	f001 fd66 	bl	800238c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R3GPIOBANK, R3GPIOPIN, GPIO_PIN_RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008c6:	4808      	ldr	r0, [pc, #32]	@ (80008e8 <DriveAllRowPins+0x7c>)
 80008c8:	f001 fd60 	bl	800238c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(R4GPIOBANK, R4GPIOPIN, GPIO_PIN_RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <DriveAllRowPins+0x7c>)
 80008d4:	f001 fd5a 	bl	800238c <HAL_GPIO_WritePin>
	return;
 80008d8:	bf00      	nop
}
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	58020400 	.word	0x58020400
 80008e4:	58021800 	.word	0x58021800
 80008e8:	58021000 	.word	0x58021000

080008ec <LCD_Init>:
#include <string.h> //sprintf, strcat
#include <stdlib.h> //abs

#include "main.h"

void LCD_Init() {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af02      	add	r7, sp, #8
	ssd1306_Init();
 80008f2:	f000 fb6f 	bl	8000fd4 <ssd1306_Init>
	ssd1306_Fill(White);
 80008f6:	2001      	movs	r0, #1
 80008f8:	f000 fbd6 	bl	80010a8 <ssd1306_Fill>
	ssd1306_SetCursor(2, 2);
 80008fc:	2102      	movs	r1, #2
 80008fe:	2002      	movs	r0, #2
 8000900:	f000 fd1c 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("Clip", Font_6x8, Black);
 8000904:	4b31      	ldr	r3, [pc, #196]	@ (80009cc <LCD_Init+0xe0>)
 8000906:	2200      	movs	r2, #0
 8000908:	9200      	str	r2, [sp, #0]
 800090a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800090c:	4830      	ldr	r0, [pc, #192]	@ (80009d0 <LCD_Init+0xe4>)
 800090e:	f000 fcef 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(52, 2);
 8000912:	2102      	movs	r1, #2
 8000914:	2034      	movs	r0, #52	@ 0x34
 8000916:	f000 fd11 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("||||||||||||", Font_6x8, Black);
 800091a:	4b2c      	ldr	r3, [pc, #176]	@ (80009cc <LCD_Init+0xe0>)
 800091c:	2200      	movs	r2, #0
 800091e:	9200      	str	r2, [sp, #0]
 8000920:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000922:	482c      	ldr	r0, [pc, #176]	@ (80009d4 <LCD_Init+0xe8>)
 8000924:	f000 fce4 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 12);
 8000928:	210c      	movs	r1, #12
 800092a:	2002      	movs	r0, #2
 800092c:	f000 fd06 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("Stored", Font_6x8, Black);
 8000930:	4b26      	ldr	r3, [pc, #152]	@ (80009cc <LCD_Init+0xe0>)
 8000932:	2200      	movs	r2, #0
 8000934:	9200      	str	r2, [sp, #0]
 8000936:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000938:	4827      	ldr	r0, [pc, #156]	@ (80009d8 <LCD_Init+0xec>)
 800093a:	f000 fcd9 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 22);
 800093e:	2116      	movs	r1, #22
 8000940:	2002      	movs	r0, #2
 8000942:	f000 fcfb 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("Active", Font_6x8, Black);
 8000946:	4b21      	ldr	r3, [pc, #132]	@ (80009cc <LCD_Init+0xe0>)
 8000948:	2200      	movs	r2, #0
 800094a:	9200      	str	r2, [sp, #0]
 800094c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800094e:	4823      	ldr	r0, [pc, #140]	@ (80009dc <LCD_Init+0xf0>)
 8000950:	f000 fcce 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 32);
 8000954:	2120      	movs	r1, #32
 8000956:	2002      	movs	r0, #2
 8000958:	f000 fcf0 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("Pitch 0%", Font_6x8, Black);
 800095c:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <LCD_Init+0xe0>)
 800095e:	2200      	movs	r2, #0
 8000960:	9200      	str	r2, [sp, #0]
 8000962:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000964:	481e      	ldr	r0, [pc, #120]	@ (80009e0 <LCD_Init+0xf4>)
 8000966:	f000 fcc3 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 42);
 800096a:	212a      	movs	r1, #42	@ 0x2a
 800096c:	2002      	movs	r0, #2
 800096e:	f000 fce5 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("Mode--------", Font_6x8, Black);
 8000972:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <LCD_Init+0xe0>)
 8000974:	2200      	movs	r2, #0
 8000976:	9200      	str	r2, [sp, #0]
 8000978:	cb0e      	ldmia	r3, {r1, r2, r3}
 800097a:	481a      	ldr	r0, [pc, #104]	@ (80009e4 <LCD_Init+0xf8>)
 800097c:	f000 fcb8 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(82, 42);
 8000980:	212a      	movs	r1, #42	@ 0x2a
 8000982:	2052      	movs	r0, #82	@ 0x52
 8000984:	f000 fcda 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("REC", Font_6x8, Black);
 8000988:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <LCD_Init+0xe0>)
 800098a:	2200      	movs	r2, #0
 800098c:	9200      	str	r2, [sp, #0]
 800098e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000990:	4815      	ldr	r0, [pc, #84]	@ (80009e8 <LCD_Init+0xfc>)
 8000992:	f000 fcad 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 52);
 8000996:	2134      	movs	r1, #52	@ 0x34
 8000998:	2002      	movs	r0, #2
 800099a:	f000 fccf 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("Source------", Font_6x8, Black);
 800099e:	4b0b      	ldr	r3, [pc, #44]	@ (80009cc <LCD_Init+0xe0>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	9200      	str	r2, [sp, #0]
 80009a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80009a6:	4811      	ldr	r0, [pc, #68]	@ (80009ec <LCD_Init+0x100>)
 80009a8:	f000 fca2 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_SetCursor(82, 52);
 80009ac:	2134      	movs	r1, #52	@ 0x34
 80009ae:	2052      	movs	r0, #82	@ 0x52
 80009b0:	f000 fcc4 	bl	800133c <ssd1306_SetCursor>
	ssd1306_WriteString("DIGITAL", Font_6x8, Black);
 80009b4:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <LCD_Init+0xe0>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	9200      	str	r2, [sp, #0]
 80009ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80009bc:	480c      	ldr	r0, [pc, #48]	@ (80009f0 <LCD_Init+0x104>)
 80009be:	f000 fc97 	bl	80012f0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80009c2:	f000 fb89 	bl	80010d8 <ssd1306_UpdateScreen>
	return;
 80009c6:	bf00      	nop
}
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	08007af4 	.word	0x08007af4
 80009d0:	08007460 	.word	0x08007460
 80009d4:	08007468 	.word	0x08007468
 80009d8:	08007478 	.word	0x08007478
 80009dc:	08007480 	.word	0x08007480
 80009e0:	08007488 	.word	0x08007488
 80009e4:	08007494 	.word	0x08007494
 80009e8:	080074a4 	.word	0x080074a4
 80009ec:	080074a8 	.word	0x080074a8
 80009f0:	080074b8 	.word	0x080074b8

080009f4 <DisplayPitchUpd>:
/*
 * This function is not hardened against bad input. Pitch should be an
 * int in the range -15 to 15 inclusive, as per the specification.
 * If a pitch 4 digits or larger is passed this function may seg fault!!
 */
void DisplayPitchUpd(int pitch) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b0b6      	sub	sp, #216	@ 0xd8
 80009f8:	af02      	add	r7, sp, #8
 80009fa:	6078      	str	r0, [r7, #4]
	char FinalOutput[99] = "";
 80009fc:	2300      	movs	r3, #0
 80009fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000a00:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000a04:	225f      	movs	r2, #95	@ 0x5f
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f006 f8a7 	bl	8006b5c <memset>
	char FormattedNum[99] = "";
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	f107 030c 	add.w	r3, r7, #12
 8000a16:	225f      	movs	r2, #95	@ 0x5f
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f006 f89e 	bl	8006b5c <memset>
	//FormattedNum is two digit characters (plus margin of error)
	//FinalOutput is that plus sign and percent characters
	if (pitch > 0) strcat(FinalOutput, "+");
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	dd0e      	ble.n	8000a44 <DisplayPitchUpd+0x50>
 8000a26:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff fc60 	bl	80002f0 <strlen>
 8000a30:	4603      	mov	r3, r0
 8000a32:	461a      	mov	r2, r3
 8000a34:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a38:	4413      	add	r3, r2
 8000a3a:	492a      	ldr	r1, [pc, #168]	@ (8000ae4 <DisplayPitchUpd+0xf0>)
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	460b      	mov	r3, r1
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	8013      	strh	r3, [r2, #0]
	//sprintf will display the negative sign on a negative pitch for us.
	//For a positive pitch we have to add the appropriate sign ourselves
	sprintf(FormattedNum, "%d", pitch);
 8000a44:	f107 0308 	add.w	r3, r7, #8
 8000a48:	687a      	ldr	r2, [r7, #4]
 8000a4a:	4927      	ldr	r1, [pc, #156]	@ (8000ae8 <DisplayPitchUpd+0xf4>)
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f006 f84b 	bl	8006ae8 <siprintf>
	strcat(FinalOutput, FormattedNum);
 8000a52:	f107 0208 	add.w	r2, r7, #8
 8000a56:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f006 f885 	bl	8006b6c <strcat>
	//This step doesn't do anything if pitch >= 0. The conditional was
	//in the FinalOutput initialization
	strcat(FinalOutput, "%");
 8000a62:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff fc42 	bl	80002f0 <strlen>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	461a      	mov	r2, r3
 8000a70:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a74:	4413      	add	r3, r2
 8000a76:	491d      	ldr	r1, [pc, #116]	@ (8000aec <DisplayPitchUpd+0xf8>)
 8000a78:	461a      	mov	r2, r3
 8000a7a:	460b      	mov	r3, r1
 8000a7c:	881b      	ldrh	r3, [r3, #0]
 8000a7e:	8013      	strh	r3, [r2, #0]
	ssd1306_SetCursor(38, 32);
 8000a80:	2120      	movs	r1, #32
 8000a82:	2026      	movs	r0, #38	@ 0x26
 8000a84:	f000 fc5a 	bl	800133c <ssd1306_SetCursor>
	//Location where the pitch variable starts (text left of here not variable)
	ssd1306_WriteString(FinalOutput, Font_6x8, Black);
 8000a88:	4b19      	ldr	r3, [pc, #100]	@ (8000af0 <DisplayPitchUpd+0xfc>)
 8000a8a:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8000a8e:	2200      	movs	r2, #0
 8000a90:	9200      	str	r2, [sp, #0]
 8000a92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a94:	f000 fc2c 	bl	80012f0 <ssd1306_WriteString>
	if (abs(pitch) < 10) {
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	f113 0f09 	cmn.w	r3, #9
 8000a9e:	db0d      	blt.n	8000abc <DisplayPitchUpd+0xc8>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b09      	cmp	r3, #9
 8000aa4:	dc0a      	bgt.n	8000abc <DisplayPitchUpd+0xc8>
		ssd1306_SetCursor(56, 32);
 8000aa6:	2120      	movs	r1, #32
 8000aa8:	2038      	movs	r0, #56	@ 0x38
 8000aaa:	f000 fc47 	bl	800133c <ssd1306_SetCursor>
		//Location of the percent sign if pitch two digits
		ssd1306_WriteString(" ", Font_6x8, Black);
 8000aae:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <DisplayPitchUpd+0xfc>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	9200      	str	r2, [sp, #0]
 8000ab4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ab6:	480f      	ldr	r0, [pc, #60]	@ (8000af4 <DisplayPitchUpd+0x100>)
 8000ab8:	f000 fc1a 	bl	80012f0 <ssd1306_WriteString>
	} //This handles a case in which a % character would be
	  //dangling after going from a two-digit pitch to a
	  //one-digit one
	if (!pitch) {
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d10a      	bne.n	8000ad8 <DisplayPitchUpd+0xe4>
		ssd1306_SetCursor(50, 32);
 8000ac2:	2120      	movs	r1, #32
 8000ac4:	2032      	movs	r0, #50	@ 0x32
 8000ac6:	f000 fc39 	bl	800133c <ssd1306_SetCursor>
		ssd1306_WriteString(" ", Font_6x8, Black);
 8000aca:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <DisplayPitchUpd+0xfc>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	9200      	str	r2, [sp, #0]
 8000ad0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ad2:	4808      	ldr	r0, [pc, #32]	@ (8000af4 <DisplayPitchUpd+0x100>)
 8000ad4:	f000 fc0c 	bl	80012f0 <ssd1306_WriteString>
	} //Same problem with the special case of pitch=0 which displays no sign.
	ssd1306_UpdateScreen();
 8000ad8:	f000 fafe 	bl	80010d8 <ssd1306_UpdateScreen>
	return;
 8000adc:	bf00      	nop
}
 8000ade:	37d0      	adds	r7, #208	@ 0xd0
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	080074f8 	.word	0x080074f8
 8000ae8:	080074fc 	.word	0x080074fc
 8000aec:	08007500 	.word	0x08007500
 8000af0:	08007af4 	.word	0x08007af4
 8000af4:	080074c4 	.word	0x080074c4

08000af8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000afe:	f000 f9fd 	bl	8000efc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b02:	f000 ffd9 	bl	8001ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b06:	f000 f86d 	bl	8000be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b0a:	f000 f91f 	bl	8000d4c <MX_GPIO_Init>
  MX_I2C4_Init();
 8000b0e:	f000 f8dd 	bl	8000ccc <MX_I2C4_Init>
  ssd1306_Init();
 8000b12:	f000 fa5f 	bl	8000fd4 <ssd1306_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000b16:	2000      	movs	r0, #0
 8000b18:	f000 fe06 	bl	8001728 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	f000 fe03 	bl	8001728 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000b22:	2002      	movs	r0, #2
 8000b24:	f000 fe00 	bl	8001728 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000b28:	2101      	movs	r1, #1
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f000 fe72 	bl	8001814 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000b30:	4b2b      	ldr	r3, [pc, #172]	@ (8000be0 <main+0xe8>)
 8000b32:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b36:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000b38:	4b29      	ldr	r3, [pc, #164]	@ (8000be0 <main+0xe8>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000b3e:	4b28      	ldr	r3, [pc, #160]	@ (8000be0 <main+0xe8>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000b44:	4b26      	ldr	r3, [pc, #152]	@ (8000be0 <main+0xe8>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000b4a:	4b25      	ldr	r3, [pc, #148]	@ (8000be0 <main+0xe8>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000b50:	4923      	ldr	r1, [pc, #140]	@ (8000be0 <main+0xe8>)
 8000b52:	2000      	movs	r0, #0
 8000b54:	f000 feee 	bl	8001934 <BSP_COM_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <main+0x6a>
  {
    Error_Handler();
 8000b5e:	f000 f9f9 	bl	8000f54 <Error_Handler>
  }
  LCD_Init();
 8000b62:	f7ff fec3 	bl	80008ec <LCD_Init>
  uint16_t ColNum, TheFlag;
  int16_t keynum, LastGoodKeynum;
  uint16_t cols[5];
  while (1)
  {
	  DriveAllRowPins(0);
 8000b66:	2000      	movs	r0, #0
 8000b68:	f7ff fe80 	bl	800086c <DriveAllRowPins>
	  HAL_Delay(3);
 8000b6c:	2003      	movs	r0, #3
 8000b6e:	f001 f835 	bl	8001bdc <HAL_Delay>
	  for (ColNum = 0; ColNum < 5; ColNum++) {
 8000b72:	2300      	movs	r3, #0
 8000b74:	82fb      	strh	r3, [r7, #22]
 8000b76:	e018      	b.n	8000baa <main+0xb2>
		  cols[ColNum] = ReadOneColPin(ColNum);
 8000b78:	8afb      	ldrh	r3, [r7, #22]
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff fdd4 	bl	8000728 <ReadOneColPin>
 8000b80:	4602      	mov	r2, r0
 8000b82:	8afb      	ldrh	r3, [r7, #22]
 8000b84:	b292      	uxth	r2, r2
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	3318      	adds	r3, #24
 8000b8a:	443b      	add	r3, r7
 8000b8c:	f823 2c14 	strh.w	r2, [r3, #-20]
		  if (!cols[ColNum]) TheFlag = 1;
 8000b90:	8afb      	ldrh	r3, [r7, #22]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	3318      	adds	r3, #24
 8000b96:	443b      	add	r3, r7
 8000b98:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d101      	bne.n	8000ba4 <main+0xac>
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	82bb      	strh	r3, [r7, #20]
	  for (ColNum = 0; ColNum < 5; ColNum++) {
 8000ba4:	8afb      	ldrh	r3, [r7, #22]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	82fb      	strh	r3, [r7, #22]
 8000baa:	8afb      	ldrh	r3, [r7, #22]
 8000bac:	2b04      	cmp	r3, #4
 8000bae:	d9e3      	bls.n	8000b78 <main+0x80>
	  }
	  if (TheFlag) {
 8000bb0:	8abb      	ldrh	r3, [r7, #20]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d0d7      	beq.n	8000b66 <main+0x6e>
		  LastGoodKeynum = keynum;
 8000bb6:	8a7b      	ldrh	r3, [r7, #18]
 8000bb8:	823b      	strh	r3, [r7, #16]
		  keynum = GetKey();
 8000bba:	f7ff fd69 	bl	8000690 <GetKey>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	827b      	strh	r3, [r7, #18]
		   * We can obviate the effect of this by having the row and col check loops
		   * throw a special value if they run all the way thru without hitting
		   * (see keypad.c code) and then throw out the press if the return is
		   * that value.
		   */
		  if (keynum < 1) keynum = LastGoodKeynum;
 8000bc2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	dc01      	bgt.n	8000bce <main+0xd6>
 8000bca:	8a3b      	ldrh	r3, [r7, #16]
 8000bcc:	827b      	strh	r3, [r7, #18]
		  DisplayPitchUpd(keynum);
 8000bce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f7ff ff0e 	bl	80009f4 <DisplayPitchUpd>
		  TheFlag = 0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	82bb      	strh	r3, [r7, #20]
	  DriveAllRowPins(0);
 8000bdc:	e7c3      	b.n	8000b66 <main+0x6e>
 8000bde:	bf00      	nop
 8000be0:	24000098 	.word	0x24000098

08000be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b09c      	sub	sp, #112	@ 0x70
 8000be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bee:	224c      	movs	r2, #76	@ 0x4c
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f005 ffb2 	bl	8006b5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf8:	1d3b      	adds	r3, r7, #4
 8000bfa:	2220      	movs	r2, #32
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f005 ffac 	bl	8006b5c <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000c04:	4b2f      	ldr	r3, [pc, #188]	@ (8000cc4 <SystemClock_Config+0xe0>)
 8000c06:	f04f 32ff 	mov.w	r2, #4294967295
 8000c0a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c0e:	2004      	movs	r0, #4
 8000c10:	f002 f88c 	bl	8002d2c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c14:	2300      	movs	r3, #0
 8000c16:	603b      	str	r3, [r7, #0]
 8000c18:	4b2b      	ldr	r3, [pc, #172]	@ (8000cc8 <SystemClock_Config+0xe4>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	4a2a      	ldr	r2, [pc, #168]	@ (8000cc8 <SystemClock_Config+0xe4>)
 8000c1e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c22:	6193      	str	r3, [r2, #24]
 8000c24:	4b28      	ldr	r3, [pc, #160]	@ (8000cc8 <SystemClock_Config+0xe4>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c2c:	603b      	str	r3, [r7, #0]
 8000c2e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c30:	bf00      	nop
 8000c32:	4b25      	ldr	r3, [pc, #148]	@ (8000cc8 <SystemClock_Config+0xe4>)
 8000c34:	699b      	ldr	r3, [r3, #24]
 8000c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c3e:	d1f8      	bne.n	8000c32 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c40:	2302      	movs	r3, #2
 8000c42:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000c44:	2301      	movs	r3, #1
 8000c46:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000c48:	2340      	movs	r3, #64	@ 0x40
 8000c4a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c50:	2300      	movs	r3, #0
 8000c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c54:	2304      	movs	r3, #4
 8000c56:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000c58:	2308      	movs	r3, #8
 8000c5a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c60:	2304      	movs	r3, #4
 8000c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c64:	2302      	movs	r3, #2
 8000c66:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000c68:	230c      	movs	r3, #12
 8000c6a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f002 f8b1 	bl	8002de0 <HAL_RCC_OscConfig>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000c84:	f000 f966 	bl	8000f54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c88:	233f      	movs	r3, #63	@ 0x3f
 8000c8a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c90:	2300      	movs	r3, #0
 8000c92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000c94:	2300      	movs	r3, #0
 8000c96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2101      	movs	r1, #1
 8000cac:	4618      	mov	r0, r3
 8000cae:	f002 fcc9 	bl	8003644 <HAL_RCC_ClockConfig>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000cb8:	f000 f94c 	bl	8000f54 <Error_Handler>
  }
}
 8000cbc:	bf00      	nop
 8000cbe:	3770      	adds	r7, #112	@ 0x70
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	58024400 	.word	0x58024400
 8000cc8:	58024800 	.word	0x58024800

08000ccc <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d44 <MX_I2C4_Init+0x78>)
 8000cd4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10707DBC;
 8000cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8000d48 <MX_I2C4_Init+0x7c>)
 8000cda:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000cdc:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ce2:	4b17      	ldr	r3, [pc, #92]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ce8:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000cee:	4b14      	ldr	r3, [pc, #80]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cf4:	4b12      	ldr	r3, [pc, #72]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cfa:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000d06:	480e      	ldr	r0, [pc, #56]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000d08:	f001 fb5a 	bl	80023c0 <HAL_I2C_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000d12:	f000 f91f 	bl	8000f54 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d16:	2100      	movs	r1, #0
 8000d18:	4809      	ldr	r0, [pc, #36]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000d1a:	f001 ff6f 	bl	8002bfc <HAL_I2CEx_ConfigAnalogFilter>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000d24:	f000 f916 	bl	8000f54 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <MX_I2C4_Init+0x74>)
 8000d2c:	f001 ffb1 	bl	8002c92 <HAL_I2CEx_ConfigDigitalFilter>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000d36:	f000 f90d 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	240000a8 	.word	0x240000a8
 8000d44:	58001c00 	.word	0x58001c00
 8000d48:	10707dbc 	.word	0x10707dbc

08000d4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08c      	sub	sp, #48	@ 0x30
 8000d50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d52:	f107 031c 	add.w	r3, r7, #28
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]
 8000d60:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d62:	4b60      	ldr	r3, [pc, #384]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000d64:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d68:	4a5e      	ldr	r2, [pc, #376]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000d6a:	f043 0304 	orr.w	r3, r3, #4
 8000d6e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000d72:	4b5c      	ldr	r3, [pc, #368]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000d74:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d78:	f003 0304 	and.w	r3, r3, #4
 8000d7c:	61bb      	str	r3, [r7, #24]
 8000d7e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d80:	4b58      	ldr	r3, [pc, #352]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000d82:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d86:	4a57      	ldr	r2, [pc, #348]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d8c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000d90:	4b54      	ldr	r3, [pc, #336]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000d92:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9e:	4b51      	ldr	r3, [pc, #324]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000da0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000da4:	4a4f      	ldr	r2, [pc, #316]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000da6:	f043 0302 	orr.w	r3, r3, #2
 8000daa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000dae:	4b4d      	ldr	r3, [pc, #308]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000db0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000db4:	f003 0302 	and.w	r3, r3, #2
 8000db8:	613b      	str	r3, [r7, #16]
 8000dba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dbc:	4b49      	ldr	r3, [pc, #292]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000dbe:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000dc2:	4a48      	ldr	r2, [pc, #288]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000dc4:	f043 0320 	orr.w	r3, r3, #32
 8000dc8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000dcc:	4b45      	ldr	r3, [pc, #276]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000dce:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000dd2:	f003 0320 	and.w	r3, r3, #32
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dda:	4b42      	ldr	r3, [pc, #264]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000ddc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000de0:	4a40      	ldr	r2, [pc, #256]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000de2:	f043 0310 	orr.w	r3, r3, #16
 8000de6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000dea:	4b3e      	ldr	r3, [pc, #248]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000dec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000df0:	f003 0310 	and.w	r3, r3, #16
 8000df4:	60bb      	str	r3, [r7, #8]
 8000df6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000df8:	4b3a      	ldr	r3, [pc, #232]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000dfa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000dfe:	4a39      	ldr	r2, [pc, #228]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000e00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e04:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000e08:	4b36      	ldr	r3, [pc, #216]	@ (8000ee4 <MX_GPIO_Init+0x198>)
 8000e0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000e1c:	4832      	ldr	r0, [pc, #200]	@ (8000ee8 <MX_GPIO_Init+0x19c>)
 8000e1e:	f001 fab5 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e28:	4830      	ldr	r0, [pc, #192]	@ (8000eec <MX_GPIO_Init+0x1a0>)
 8000e2a:	f001 faaf 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2140      	movs	r1, #64	@ 0x40
 8000e32:	482f      	ldr	r0, [pc, #188]	@ (8000ef0 <MX_GPIO_Init+0x1a4>)
 8000e34:	f001 faaa 	bl	800238c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8000e38:	230d      	movs	r3, #13
 8000e3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e44:	f107 031c 	add.w	r3, r7, #28
 8000e48:	4619      	mov	r1, r3
 8000e4a:	482a      	ldr	r0, [pc, #168]	@ (8000ef4 <MX_GPIO_Init+0x1a8>)
 8000e4c:	f001 f8d6 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e50:	2302      	movs	r3, #2
 8000e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5c:	f107 031c 	add.w	r3, r7, #28
 8000e60:	4619      	mov	r1, r3
 8000e62:	4823      	ldr	r0, [pc, #140]	@ (8000ef0 <MX_GPIO_Init+0x1a4>)
 8000e64:	f001 f8ca 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e72:	2301      	movs	r3, #1
 8000e74:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e76:	f107 031c 	add.w	r3, r7, #28
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	481e      	ldr	r0, [pc, #120]	@ (8000ef8 <MX_GPIO_Init+0x1ac>)
 8000e7e:	f001 f8bd 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE13 PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000e82:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000e86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e90:	2300      	movs	r3, #0
 8000e92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4813      	ldr	r0, [pc, #76]	@ (8000ee8 <MX_GPIO_Init+0x19c>)
 8000e9c:	f001 f8ae 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ea0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ea4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eb2:	f107 031c 	add.w	r3, r7, #28
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	480c      	ldr	r0, [pc, #48]	@ (8000eec <MX_GPIO_Init+0x1a0>)
 8000eba:	f001 f89f 	bl	8001ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ebe:	2340      	movs	r3, #64	@ 0x40
 8000ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ece:	f107 031c 	add.w	r3, r7, #28
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4806      	ldr	r0, [pc, #24]	@ (8000ef0 <MX_GPIO_Init+0x1a4>)
 8000ed6:	f001 f891 	bl	8001ffc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eda:	bf00      	nop
 8000edc:	3730      	adds	r7, #48	@ 0x30
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	58024400 	.word	0x58024400
 8000ee8:	58021000 	.word	0x58021000
 8000eec:	58021800 	.word	0x58021800
 8000ef0:	58020400 	.word	0x58020400
 8000ef4:	58020800 	.word	0x58020800
 8000ef8:	58021400 	.word	0x58021400

08000efc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f02:	463b      	mov	r3, r7
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f0e:	f000 ff99 	bl	8001e44 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f12:	2301      	movs	r3, #1
 8000f14:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f1e:	231f      	movs	r3, #31
 8000f20:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f22:	2387      	movs	r3, #135	@ 0x87
 8000f24:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f32:	2301      	movs	r3, #1
 8000f34:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f36:	2300      	movs	r3, #0
 8000f38:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f3e:	463b      	mov	r3, r7
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 ffb7 	bl	8001eb4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f46:	2004      	movs	r0, #4
 8000f48:	f000 ff94 	bl	8001e74 <HAL_MPU_Enable>

}
 8000f4c:	bf00      	nop
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f58:	b672      	cpsid	i
}
 8000f5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <Error_Handler+0x8>

08000f60 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
	...

08000f70 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af04      	add	r7, sp, #16
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	2301      	movs	r3, #1
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	1dfb      	adds	r3, r7, #7
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2178      	movs	r1, #120	@ 0x78
 8000f8e:	4803      	ldr	r0, [pc, #12]	@ (8000f9c <ssd1306_WriteCommand+0x2c>)
 8000f90:	f001 fab2 	bl	80024f8 <HAL_I2C_Mem_Write>
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	240000a8 	.word	0x240000a8

08000fa0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af04      	add	r7, sp, #16
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb2:	9202      	str	r2, [sp, #8]
 8000fb4:	9301      	str	r3, [sp, #4]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	2301      	movs	r3, #1
 8000fbc:	2240      	movs	r2, #64	@ 0x40
 8000fbe:	2178      	movs	r1, #120	@ 0x78
 8000fc0:	4803      	ldr	r0, [pc, #12]	@ (8000fd0 <ssd1306_WriteData+0x30>)
 8000fc2:	f001 fa99 	bl	80024f8 <HAL_I2C_Mem_Write>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	240000a8 	.word	0x240000a8

08000fd4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000fd8:	f7ff ffc2 	bl	8000f60 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000fdc:	2064      	movs	r0, #100	@ 0x64
 8000fde:	f000 fdfd 	bl	8001bdc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 f9d6 	bl	8001394 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000fe8:	2020      	movs	r0, #32
 8000fea:	f7ff ffc1 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000fee:	2000      	movs	r0, #0
 8000ff0:	f7ff ffbe 	bl	8000f70 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000ff4:	20b0      	movs	r0, #176	@ 0xb0
 8000ff6:	f7ff ffbb 	bl	8000f70 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000ffa:	20c8      	movs	r0, #200	@ 0xc8
 8000ffc:	f7ff ffb8 	bl	8000f70 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001000:	2000      	movs	r0, #0
 8001002:	f7ff ffb5 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001006:	2010      	movs	r0, #16
 8001008:	f7ff ffb2 	bl	8000f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800100c:	2040      	movs	r0, #64	@ 0x40
 800100e:	f7ff ffaf 	bl	8000f70 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001012:	20ff      	movs	r0, #255	@ 0xff
 8001014:	f000 f9aa 	bl	800136c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001018:	20a1      	movs	r0, #161	@ 0xa1
 800101a:	f7ff ffa9 	bl	8000f70 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800101e:	20a6      	movs	r0, #166	@ 0xa6
 8001020:	f7ff ffa6 	bl	8000f70 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001024:	20a8      	movs	r0, #168	@ 0xa8
 8001026:	f7ff ffa3 	bl	8000f70 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800102a:	203f      	movs	r0, #63	@ 0x3f
 800102c:	f7ff ffa0 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001030:	20a4      	movs	r0, #164	@ 0xa4
 8001032:	f7ff ff9d 	bl	8000f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001036:	20d3      	movs	r0, #211	@ 0xd3
 8001038:	f7ff ff9a 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800103c:	2000      	movs	r0, #0
 800103e:	f7ff ff97 	bl	8000f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001042:	20d5      	movs	r0, #213	@ 0xd5
 8001044:	f7ff ff94 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001048:	20f0      	movs	r0, #240	@ 0xf0
 800104a:	f7ff ff91 	bl	8000f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800104e:	20d9      	movs	r0, #217	@ 0xd9
 8001050:	f7ff ff8e 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001054:	2022      	movs	r0, #34	@ 0x22
 8001056:	f7ff ff8b 	bl	8000f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800105a:	20da      	movs	r0, #218	@ 0xda
 800105c:	f7ff ff88 	bl	8000f70 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001060:	2012      	movs	r0, #18
 8001062:	f7ff ff85 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001066:	20db      	movs	r0, #219	@ 0xdb
 8001068:	f7ff ff82 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800106c:	2020      	movs	r0, #32
 800106e:	f7ff ff7f 	bl	8000f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001072:	208d      	movs	r0, #141	@ 0x8d
 8001074:	f7ff ff7c 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001078:	2014      	movs	r0, #20
 800107a:	f7ff ff79 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800107e:	2001      	movs	r0, #1
 8001080:	f000 f988 	bl	8001394 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001084:	2000      	movs	r0, #0
 8001086:	f000 f80f 	bl	80010a8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800108a:	f000 f825 	bl	80010d8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800108e:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <ssd1306_Init+0xd0>)
 8001090:	2200      	movs	r2, #0
 8001092:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001094:	4b03      	ldr	r3, [pc, #12]	@ (80010a4 <ssd1306_Init+0xd0>)
 8001096:	2200      	movs	r2, #0
 8001098:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800109a:	4b02      	ldr	r3, [pc, #8]	@ (80010a4 <ssd1306_Init+0xd0>)
 800109c:	2201      	movs	r2, #1
 800109e:	711a      	strb	r2, [r3, #4]
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	240004fc 	.word	0x240004fc

080010a8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d101      	bne.n	80010bc <ssd1306_Fill+0x14>
 80010b8:	2300      	movs	r3, #0
 80010ba:	e000      	b.n	80010be <ssd1306_Fill+0x16>
 80010bc:	23ff      	movs	r3, #255	@ 0xff
 80010be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010c2:	4619      	mov	r1, r3
 80010c4:	4803      	ldr	r0, [pc, #12]	@ (80010d4 <ssd1306_Fill+0x2c>)
 80010c6:	f005 fd49 	bl	8006b5c <memset>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	240000fc 	.word	0x240000fc

080010d8 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80010de:	2300      	movs	r3, #0
 80010e0:	71fb      	strb	r3, [r7, #7]
 80010e2:	e016      	b.n	8001112 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	3b50      	subs	r3, #80	@ 0x50
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff ff40 	bl	8000f70 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff ff3d 	bl	8000f70 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80010f6:	2010      	movs	r0, #16
 80010f8:	f7ff ff3a 	bl	8000f70 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	01db      	lsls	r3, r3, #7
 8001100:	4a08      	ldr	r2, [pc, #32]	@ (8001124 <ssd1306_UpdateScreen+0x4c>)
 8001102:	4413      	add	r3, r2
 8001104:	2180      	movs	r1, #128	@ 0x80
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff ff4a 	bl	8000fa0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	3301      	adds	r3, #1
 8001110:	71fb      	strb	r3, [r7, #7]
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	2b07      	cmp	r3, #7
 8001116:	d9e5      	bls.n	80010e4 <ssd1306_UpdateScreen+0xc>
    }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	240000fc 	.word	0x240000fc

08001128 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
 8001132:	460b      	mov	r3, r1
 8001134:	71bb      	strb	r3, [r7, #6]
 8001136:	4613      	mov	r3, r2
 8001138:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800113a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113e:	2b00      	cmp	r3, #0
 8001140:	db3d      	blt.n	80011be <ssd1306_DrawPixel+0x96>
 8001142:	79bb      	ldrb	r3, [r7, #6]
 8001144:	2b3f      	cmp	r3, #63	@ 0x3f
 8001146:	d83a      	bhi.n	80011be <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001148:	797b      	ldrb	r3, [r7, #5]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d11a      	bne.n	8001184 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800114e:	79fa      	ldrb	r2, [r7, #7]
 8001150:	79bb      	ldrb	r3, [r7, #6]
 8001152:	08db      	lsrs	r3, r3, #3
 8001154:	b2d8      	uxtb	r0, r3
 8001156:	4603      	mov	r3, r0
 8001158:	01db      	lsls	r3, r3, #7
 800115a:	4413      	add	r3, r2
 800115c:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <ssd1306_DrawPixel+0xa4>)
 800115e:	5cd3      	ldrb	r3, [r2, r3]
 8001160:	b25a      	sxtb	r2, r3
 8001162:	79bb      	ldrb	r3, [r7, #6]
 8001164:	f003 0307 	and.w	r3, r3, #7
 8001168:	2101      	movs	r1, #1
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	b25b      	sxtb	r3, r3
 8001170:	4313      	orrs	r3, r2
 8001172:	b259      	sxtb	r1, r3
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	4603      	mov	r3, r0
 8001178:	01db      	lsls	r3, r3, #7
 800117a:	4413      	add	r3, r2
 800117c:	b2c9      	uxtb	r1, r1
 800117e:	4a13      	ldr	r2, [pc, #76]	@ (80011cc <ssd1306_DrawPixel+0xa4>)
 8001180:	54d1      	strb	r1, [r2, r3]
 8001182:	e01d      	b.n	80011c0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001184:	79fa      	ldrb	r2, [r7, #7]
 8001186:	79bb      	ldrb	r3, [r7, #6]
 8001188:	08db      	lsrs	r3, r3, #3
 800118a:	b2d8      	uxtb	r0, r3
 800118c:	4603      	mov	r3, r0
 800118e:	01db      	lsls	r3, r3, #7
 8001190:	4413      	add	r3, r2
 8001192:	4a0e      	ldr	r2, [pc, #56]	@ (80011cc <ssd1306_DrawPixel+0xa4>)
 8001194:	5cd3      	ldrb	r3, [r2, r3]
 8001196:	b25a      	sxtb	r2, r3
 8001198:	79bb      	ldrb	r3, [r7, #6]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	2101      	movs	r1, #1
 80011a0:	fa01 f303 	lsl.w	r3, r1, r3
 80011a4:	b25b      	sxtb	r3, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	4013      	ands	r3, r2
 80011ac:	b259      	sxtb	r1, r3
 80011ae:	79fa      	ldrb	r2, [r7, #7]
 80011b0:	4603      	mov	r3, r0
 80011b2:	01db      	lsls	r3, r3, #7
 80011b4:	4413      	add	r3, r2
 80011b6:	b2c9      	uxtb	r1, r1
 80011b8:	4a04      	ldr	r2, [pc, #16]	@ (80011cc <ssd1306_DrawPixel+0xa4>)
 80011ba:	54d1      	strb	r1, [r2, r3]
 80011bc:	e000      	b.n	80011c0 <ssd1306_DrawPixel+0x98>
        return;
 80011be:	bf00      	nop
    }
}
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	240000fc 	.word	0x240000fc

080011d0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b089      	sub	sp, #36	@ 0x24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4604      	mov	r4, r0
 80011d8:	4638      	mov	r0, r7
 80011da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80011de:	4623      	mov	r3, r4
 80011e0:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	2b1f      	cmp	r3, #31
 80011e6:	d902      	bls.n	80011ee <ssd1306_WriteChar+0x1e>
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	2b7e      	cmp	r3, #126	@ 0x7e
 80011ec:	d901      	bls.n	80011f2 <ssd1306_WriteChar+0x22>
        return 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	e077      	b.n	80012e2 <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80011f2:	4b3e      	ldr	r3, [pc, #248]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	461a      	mov	r2, r3
 80011f8:	783b      	ldrb	r3, [r7, #0]
 80011fa:	4413      	add	r3, r2
 80011fc:	2b80      	cmp	r3, #128	@ 0x80
 80011fe:	dc06      	bgt.n	800120e <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001200:	4b3a      	ldr	r3, [pc, #232]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 8001202:	885b      	ldrh	r3, [r3, #2]
 8001204:	461a      	mov	r2, r3
 8001206:	787b      	ldrb	r3, [r7, #1]
 8001208:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800120a:	2b40      	cmp	r3, #64	@ 0x40
 800120c:	dd01      	ble.n	8001212 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 800120e:	2300      	movs	r3, #0
 8001210:	e067      	b.n	80012e2 <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
 8001216:	e04e      	b.n	80012b6 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	3b20      	subs	r3, #32
 800121e:	7879      	ldrb	r1, [r7, #1]
 8001220:	fb01 f303 	mul.w	r3, r1, r3
 8001224:	4619      	mov	r1, r3
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	440b      	add	r3, r1
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	4413      	add	r3, r2
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
 8001236:	e036      	b.n	80012a6 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001238:	697a      	ldr	r2, [r7, #20]
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d013      	beq.n	8001270 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001248:	4b28      	ldr	r3, [pc, #160]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	b2db      	uxtb	r3, r3
 8001252:	4413      	add	r3, r2
 8001254:	b2d8      	uxtb	r0, r3
 8001256:	4b25      	ldr	r3, [pc, #148]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 8001258:	885b      	ldrh	r3, [r3, #2]
 800125a:	b2da      	uxtb	r2, r3
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	b2db      	uxtb	r3, r3
 8001260:	4413      	add	r3, r2
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001268:	4619      	mov	r1, r3
 800126a:	f7ff ff5d 	bl	8001128 <ssd1306_DrawPixel>
 800126e:	e017      	b.n	80012a0 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001270:	4b1e      	ldr	r3, [pc, #120]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	b2da      	uxtb	r2, r3
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4413      	add	r3, r2
 800127c:	b2d8      	uxtb	r0, r3
 800127e:	4b1b      	ldr	r3, [pc, #108]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 8001280:	885b      	ldrh	r3, [r3, #2]
 8001282:	b2da      	uxtb	r2, r3
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4413      	add	r3, r2
 800128a:	b2d9      	uxtb	r1, r3
 800128c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001290:	2b00      	cmp	r3, #0
 8001292:	bf0c      	ite	eq
 8001294:	2301      	moveq	r3, #1
 8001296:	2300      	movne	r3, #0
 8001298:	b2db      	uxtb	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	f7ff ff44 	bl	8001128 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	3301      	adds	r3, #1
 80012a4:	61bb      	str	r3, [r7, #24]
 80012a6:	783b      	ldrb	r3, [r7, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d3c3      	bcc.n	8001238 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	3301      	adds	r3, #1
 80012b4:	61fb      	str	r3, [r7, #28]
 80012b6:	787b      	ldrb	r3, [r7, #1]
 80012b8:	461a      	mov	r2, r3
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	4293      	cmp	r3, r2
 80012be:	d3ab      	bcc.n	8001218 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 80012c0:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	68ba      	ldr	r2, [r7, #8]
 80012c6:	2a00      	cmp	r2, #0
 80012c8:	d005      	beq.n	80012d6 <ssd1306_WriteChar+0x106>
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	7bfa      	ldrb	r2, [r7, #15]
 80012ce:	3a20      	subs	r2, #32
 80012d0:	440a      	add	r2, r1
 80012d2:	7812      	ldrb	r2, [r2, #0]
 80012d4:	e000      	b.n	80012d8 <ssd1306_WriteChar+0x108>
 80012d6:	783a      	ldrb	r2, [r7, #0]
 80012d8:	4413      	add	r3, r2
 80012da:	b29a      	uxth	r2, r3
 80012dc:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <ssd1306_WriteChar+0x11c>)
 80012de:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3724      	adds	r7, #36	@ 0x24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd90      	pop	{r4, r7, pc}
 80012ea:	bf00      	nop
 80012ec:	240004fc 	.word	0x240004fc

080012f0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af02      	add	r7, sp, #8
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	4638      	mov	r0, r7
 80012fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80012fe:	e013      	b.n	8001328 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	7818      	ldrb	r0, [r3, #0]
 8001304:	7e3b      	ldrb	r3, [r7, #24]
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	463b      	mov	r3, r7
 800130a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800130c:	f7ff ff60 	bl	80011d0 <ssd1306_WriteChar>
 8001310:	4603      	mov	r3, r0
 8001312:	461a      	mov	r2, r3
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	d002      	beq.n	8001322 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	e008      	b.n	8001334 <ssd1306_WriteString+0x44>
        }
        str++;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	3301      	adds	r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d1e7      	bne.n	8001300 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	781b      	ldrb	r3, [r3, #0]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	460a      	mov	r2, r1
 8001346:	71fb      	strb	r3, [r7, #7]
 8001348:	4613      	mov	r3, r2
 800134a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	b29a      	uxth	r2, r3
 8001350:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <ssd1306_SetCursor+0x2c>)
 8001352:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001354:	79bb      	ldrb	r3, [r7, #6]
 8001356:	b29a      	uxth	r2, r3
 8001358:	4b03      	ldr	r3, [pc, #12]	@ (8001368 <ssd1306_SetCursor+0x2c>)
 800135a:	805a      	strh	r2, [r3, #2]
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr
 8001368:	240004fc 	.word	0x240004fc

0800136c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001376:	2381      	movs	r3, #129	@ 0x81
 8001378:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fdf7 	bl	8000f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fdf3 	bl	8000f70 <ssd1306_WriteCommand>
}
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d005      	beq.n	80013b0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80013a4:	23af      	movs	r3, #175	@ 0xaf
 80013a6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80013a8:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <ssd1306_SetDisplayOn+0x38>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	715a      	strb	r2, [r3, #5]
 80013ae:	e004      	b.n	80013ba <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80013b0:	23ae      	movs	r3, #174	@ 0xae
 80013b2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80013b4:	4b05      	ldr	r3, [pc, #20]	@ (80013cc <ssd1306_SetDisplayOn+0x38>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff fdd7 	bl	8000f70 <ssd1306_WriteCommand>
}
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	240004fc 	.word	0x240004fc

080013d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001400 <HAL_MspInit+0x30>)
 80013d8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80013dc:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_MspInit+0x30>)
 80013de:	f043 0302 	orr.w	r3, r3, #2
 80013e2:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_MspInit+0x30>)
 80013e8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	607b      	str	r3, [r7, #4]
 80013f2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	58024400 	.word	0x58024400

08001404 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b0ba      	sub	sp, #232	@ 0xe8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	22c0      	movs	r2, #192	@ 0xc0
 8001422:	2100      	movs	r1, #0
 8001424:	4618      	mov	r0, r3
 8001426:	f005 fb99 	bl	8006b5c <memset>
  if(hi2c->Instance==I2C4)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a27      	ldr	r2, [pc, #156]	@ (80014cc <HAL_I2C_MspInit+0xc8>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d146      	bne.n	80014c2 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001434:	f04f 0210 	mov.w	r2, #16
 8001438:	f04f 0300 	mov.w	r3, #0
 800143c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001446:	f107 0310 	add.w	r3, r7, #16
 800144a:	4618      	mov	r0, r3
 800144c:	f002 fc86 	bl	8003d5c <HAL_RCCEx_PeriphCLKConfig>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001456:	f7ff fd7d 	bl	8000f54 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800145a:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <HAL_I2C_MspInit+0xcc>)
 800145c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001460:	4a1b      	ldr	r2, [pc, #108]	@ (80014d0 <HAL_I2C_MspInit+0xcc>)
 8001462:	f043 0320 	orr.w	r3, r3, #32
 8001466:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800146a:	4b19      	ldr	r3, [pc, #100]	@ (80014d0 <HAL_I2C_MspInit+0xcc>)
 800146c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001470:	f003 0320 	and.w	r3, r3, #32
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PF14     ------> I2C4_SCL
    PF15     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001478:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800147c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001480:	2312      	movs	r3, #18
 8001482:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148c:	2300      	movs	r3, #0
 800148e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001492:	2304      	movs	r3, #4
 8001494:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001498:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800149c:	4619      	mov	r1, r3
 800149e:	480d      	ldr	r0, [pc, #52]	@ (80014d4 <HAL_I2C_MspInit+0xd0>)
 80014a0:	f000 fdac 	bl	8001ffc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 80014a4:	4b0a      	ldr	r3, [pc, #40]	@ (80014d0 <HAL_I2C_MspInit+0xcc>)
 80014a6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80014aa:	4a09      	ldr	r2, [pc, #36]	@ (80014d0 <HAL_I2C_MspInit+0xcc>)
 80014ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014b0:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80014b4:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <HAL_I2C_MspInit+0xcc>)
 80014b6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80014ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C4_MspInit 1 */

  }

}
 80014c2:	bf00      	nop
 80014c4:	37e8      	adds	r7, #232	@ 0xe8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	58001c00 	.word	0x58001c00
 80014d0:	58024400 	.word	0x58024400
 80014d4:	58021400 	.word	0x58021400

080014d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <NMI_Handler+0x4>

080014e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <HardFault_Handler+0x4>

080014e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <MemManage_Handler+0x4>

080014f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <BusFault_Handler+0x4>

080014f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <UsageFault_Handler+0x4>

08001500 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800152e:	f000 fb35 	bl	8001b9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}

08001536 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800153a:	2000      	movs	r0, #0
 800153c:	f000 f9dc 	bl	80018f8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}

08001544 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800154c:	4a14      	ldr	r2, [pc, #80]	@ (80015a0 <_sbrk+0x5c>)
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <_sbrk+0x60>)
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d102      	bne.n	8001566 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001560:	4b11      	ldr	r3, [pc, #68]	@ (80015a8 <_sbrk+0x64>)
 8001562:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <_sbrk+0x68>)
 8001564:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001566:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <_sbrk+0x64>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4413      	add	r3, r2
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	429a      	cmp	r2, r3
 8001572:	d207      	bcs.n	8001584 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001574:	f005 fb0a 	bl	8006b8c <__errno>
 8001578:	4603      	mov	r3, r0
 800157a:	220c      	movs	r2, #12
 800157c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
 8001582:	e009      	b.n	8001598 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001584:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <_sbrk+0x64>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158a:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <_sbrk+0x64>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4413      	add	r3, r2
 8001592:	4a05      	ldr	r2, [pc, #20]	@ (80015a8 <_sbrk+0x64>)
 8001594:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001596:	68fb      	ldr	r3, [r7, #12]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	24100000 	.word	0x24100000
 80015a4:	00000400 	.word	0x00000400
 80015a8:	24000504 	.word	0x24000504
 80015ac:	240006f0 	.word	0x240006f0

080015b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015b4:	4b32      	ldr	r3, [pc, #200]	@ (8001680 <SystemInit+0xd0>)
 80015b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015ba:	4a31      	ldr	r2, [pc, #196]	@ (8001680 <SystemInit+0xd0>)
 80015bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80015c4:	4b2f      	ldr	r3, [pc, #188]	@ (8001684 <SystemInit+0xd4>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 030f 	and.w	r3, r3, #15
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d807      	bhi.n	80015e0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80015d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001684 <SystemInit+0xd4>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f023 030f 	bic.w	r3, r3, #15
 80015d8:	4a2a      	ldr	r2, [pc, #168]	@ (8001684 <SystemInit+0xd4>)
 80015da:	f043 0303 	orr.w	r3, r3, #3
 80015de:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80015e0:	4b29      	ldr	r3, [pc, #164]	@ (8001688 <SystemInit+0xd8>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a28      	ldr	r2, [pc, #160]	@ (8001688 <SystemInit+0xd8>)
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80015ec:	4b26      	ldr	r3, [pc, #152]	@ (8001688 <SystemInit+0xd8>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80015f2:	4b25      	ldr	r3, [pc, #148]	@ (8001688 <SystemInit+0xd8>)
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	4924      	ldr	r1, [pc, #144]	@ (8001688 <SystemInit+0xd8>)
 80015f8:	4b24      	ldr	r3, [pc, #144]	@ (800168c <SystemInit+0xdc>)
 80015fa:	4013      	ands	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80015fe:	4b21      	ldr	r3, [pc, #132]	@ (8001684 <SystemInit+0xd4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 030c 	and.w	r3, r3, #12
 8001606:	2b00      	cmp	r3, #0
 8001608:	d007      	beq.n	800161a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800160a:	4b1e      	ldr	r3, [pc, #120]	@ (8001684 <SystemInit+0xd4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f023 030f 	bic.w	r3, r3, #15
 8001612:	4a1c      	ldr	r2, [pc, #112]	@ (8001684 <SystemInit+0xd4>)
 8001614:	f043 0303 	orr.w	r3, r3, #3
 8001618:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800161a:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <SystemInit+0xd8>)
 800161c:	2200      	movs	r2, #0
 800161e:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001620:	4b19      	ldr	r3, [pc, #100]	@ (8001688 <SystemInit+0xd8>)
 8001622:	2200      	movs	r2, #0
 8001624:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001626:	4b18      	ldr	r3, [pc, #96]	@ (8001688 <SystemInit+0xd8>)
 8001628:	2200      	movs	r2, #0
 800162a:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800162c:	4b16      	ldr	r3, [pc, #88]	@ (8001688 <SystemInit+0xd8>)
 800162e:	4a18      	ldr	r2, [pc, #96]	@ (8001690 <SystemInit+0xe0>)
 8001630:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001632:	4b15      	ldr	r3, [pc, #84]	@ (8001688 <SystemInit+0xd8>)
 8001634:	4a17      	ldr	r2, [pc, #92]	@ (8001694 <SystemInit+0xe4>)
 8001636:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001638:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <SystemInit+0xd8>)
 800163a:	4a17      	ldr	r2, [pc, #92]	@ (8001698 <SystemInit+0xe8>)
 800163c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800163e:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <SystemInit+0xd8>)
 8001640:	2200      	movs	r2, #0
 8001642:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001644:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <SystemInit+0xd8>)
 8001646:	4a14      	ldr	r2, [pc, #80]	@ (8001698 <SystemInit+0xe8>)
 8001648:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <SystemInit+0xd8>)
 800164c:	2200      	movs	r2, #0
 800164e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001650:	4b0d      	ldr	r3, [pc, #52]	@ (8001688 <SystemInit+0xd8>)
 8001652:	4a11      	ldr	r2, [pc, #68]	@ (8001698 <SystemInit+0xe8>)
 8001654:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <SystemInit+0xd8>)
 8001658:	2200      	movs	r2, #0
 800165a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800165c:	4b0a      	ldr	r3, [pc, #40]	@ (8001688 <SystemInit+0xd8>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a09      	ldr	r2, [pc, #36]	@ (8001688 <SystemInit+0xd8>)
 8001662:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001666:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001668:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <SystemInit+0xd8>)
 800166a:	2200      	movs	r2, #0
 800166c:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800166e:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <SystemInit+0xec>)
 8001670:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001674:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00
 8001684:	52002000 	.word	0x52002000
 8001688:	58024400 	.word	0x58024400
 800168c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001690:	02020200 	.word	0x02020200
 8001694:	01ff0000 	.word	0x01ff0000
 8001698:	01010280 	.word	0x01010280
 800169c:	52004000 	.word	0x52004000

080016a0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80016a4:	4b09      	ldr	r3, [pc, #36]	@ (80016cc <ExitRun0Mode+0x2c>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	4a08      	ldr	r2, [pc, #32]	@ (80016cc <ExitRun0Mode+0x2c>)
 80016aa:	f023 0302 	bic.w	r3, r3, #2
 80016ae:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80016b0:	bf00      	nop
 80016b2:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <ExitRun0Mode+0x2c>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f9      	beq.n	80016b2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80016be:	bf00      	nop
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	58024800 	.word	0x58024800

080016d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016d0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800170c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80016d4:	f7ff ffe4 	bl	80016a0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016d8:	f7ff ff6a 	bl	80015b0 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016dc:	480c      	ldr	r0, [pc, #48]	@ (8001710 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016de:	490d      	ldr	r1, [pc, #52]	@ (8001714 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001718 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e4:	e002      	b.n	80016ec <LoopCopyDataInit>

080016e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ea:	3304      	adds	r3, #4

080016ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80016ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f0:	d3f9      	bcc.n	80016e6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016f2:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001720 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f8:	e001      	b.n	80016fe <LoopFillZerobss>

080016fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016fc:	3204      	adds	r2, #4

080016fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001700:	d3fb      	bcc.n	80016fa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001702:	f005 fa49 	bl	8006b98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001706:	f7ff f9f7 	bl	8000af8 <main>
  bx  lr
 800170a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800170c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001710:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001714:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8001718:	08007b78 	.word	0x08007b78
  ldr r2, =_sbss
 800171c:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8001720:	240006f0 	.word	0x240006f0

08001724 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001724:	e7fe      	b.n	8001724 <ADC_IRQHandler>
	...

08001728 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08c      	sub	sp, #48	@ 0x30
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001732:	2300      	movs	r3, #0
 8001734:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d009      	beq.n	8001750 <BSP_LED_Init+0x28>
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	2b01      	cmp	r3, #1
 8001740:	d006      	beq.n	8001750 <BSP_LED_Init+0x28>
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d003      	beq.n	8001750 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001748:	f06f 0301 	mvn.w	r3, #1
 800174c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800174e:	e055      	b.n	80017fc <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10f      	bne.n	8001776 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8001756:	4b2c      	ldr	r3, [pc, #176]	@ (8001808 <BSP_LED_Init+0xe0>)
 8001758:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800175c:	4a2a      	ldr	r2, [pc, #168]	@ (8001808 <BSP_LED_Init+0xe0>)
 800175e:	f043 0302 	orr.w	r3, r3, #2
 8001762:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001766:	4b28      	ldr	r3, [pc, #160]	@ (8001808 <BSP_LED_Init+0xe0>)
 8001768:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	e021      	b.n	80017ba <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d10f      	bne.n	800179c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 800177c:	4b22      	ldr	r3, [pc, #136]	@ (8001808 <BSP_LED_Init+0xe0>)
 800177e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001782:	4a21      	ldr	r2, [pc, #132]	@ (8001808 <BSP_LED_Init+0xe0>)
 8001784:	f043 0310 	orr.w	r3, r3, #16
 8001788:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800178c:	4b1e      	ldr	r3, [pc, #120]	@ (8001808 <BSP_LED_Init+0xe0>)
 800178e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001792:	f003 0310 	and.w	r3, r3, #16
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	e00e      	b.n	80017ba <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 800179c:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <BSP_LED_Init+0xe0>)
 800179e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80017a2:	4a19      	ldr	r2, [pc, #100]	@ (8001808 <BSP_LED_Init+0xe0>)
 80017a4:	f043 0302 	orr.w	r3, r3, #2
 80017a8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80017ac:	4b16      	ldr	r3, [pc, #88]	@ (8001808 <BSP_LED_Init+0xe0>)
 80017ae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	4a13      	ldr	r2, [pc, #76]	@ (800180c <BSP_LED_Init+0xe4>)
 80017be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017c2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80017c4:	2301      	movs	r3, #1
 80017c6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017cc:	2303      	movs	r3, #3
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001810 <BSP_LED_Init+0xe8>)
 80017d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d8:	f107 0218 	add.w	r2, r7, #24
 80017dc:	4611      	mov	r1, r2
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 fc0c 	bl	8001ffc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <BSP_LED_Init+0xe8>)
 80017e8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	4a07      	ldr	r2, [pc, #28]	@ (800180c <BSP_LED_Init+0xe4>)
 80017f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017f4:	2200      	movs	r2, #0
 80017f6:	4619      	mov	r1, r3
 80017f8:	f000 fdc8 	bl	800238c <HAL_GPIO_WritePin>
  }

  return ret;
 80017fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3730      	adds	r7, #48	@ 0x30
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	58024400 	.word	0x58024400
 800180c:	08007b10 	.word	0x08007b10
 8001810:	2400000c 	.word	0x2400000c

08001814 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	460a      	mov	r2, r1
 800181e:	71fb      	strb	r3, [r7, #7]
 8001820:	4613      	mov	r3, r2
 8001822:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001824:	4b2e      	ldr	r3, [pc, #184]	@ (80018e0 <BSP_PB_Init+0xcc>)
 8001826:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800182a:	4a2d      	ldr	r2, [pc, #180]	@ (80018e0 <BSP_PB_Init+0xcc>)
 800182c:	f043 0304 	orr.w	r3, r3, #4
 8001830:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001834:	4b2a      	ldr	r3, [pc, #168]	@ (80018e0 <BSP_PB_Init+0xcc>)
 8001836:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001842:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001846:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001848:	2302      	movs	r3, #2
 800184a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800184c:	2302      	movs	r3, #2
 800184e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001850:	79bb      	ldrb	r3, [r7, #6]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d10c      	bne.n	8001870 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <BSP_PB_Init+0xd0>)
 800185e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001862:	f107 020c 	add.w	r2, r7, #12
 8001866:	4611      	mov	r1, r2
 8001868:	4618      	mov	r0, r3
 800186a:	f000 fbc7 	bl	8001ffc <HAL_GPIO_Init>
 800186e:	e031      	b.n	80018d4 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001870:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001874:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	4a1a      	ldr	r2, [pc, #104]	@ (80018e4 <BSP_PB_Init+0xd0>)
 800187a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187e:	f107 020c 	add.w	r2, r7, #12
 8001882:	4611      	mov	r1, r2
 8001884:	4618      	mov	r0, r3
 8001886:	f000 fbb9 	bl	8001ffc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	4a16      	ldr	r2, [pc, #88]	@ (80018e8 <BSP_PB_Init+0xd4>)
 8001890:	441a      	add	r2, r3
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	4915      	ldr	r1, [pc, #84]	@ (80018ec <BSP_PB_Init+0xd8>)
 8001896:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800189a:	4619      	mov	r1, r3
 800189c:	4610      	mov	r0, r2
 800189e:	f000 fb68 	bl	8001f72 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4a10      	ldr	r2, [pc, #64]	@ (80018e8 <BSP_PB_Init+0xd4>)
 80018a8:	1898      	adds	r0, r3, r2
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	4a10      	ldr	r2, [pc, #64]	@ (80018f0 <BSP_PB_Init+0xdc>)
 80018ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b2:	461a      	mov	r2, r3
 80018b4:	2100      	movs	r1, #0
 80018b6:	f000 fb3d 	bl	8001f34 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80018ba:	2028      	movs	r0, #40	@ 0x28
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	4a0d      	ldr	r2, [pc, #52]	@ (80018f4 <BSP_PB_Init+0xe0>)
 80018c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018c4:	2200      	movs	r2, #0
 80018c6:	4619      	mov	r1, r3
 80018c8:	f000 fa87 	bl	8001dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80018cc:	2328      	movs	r3, #40	@ 0x28
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 fa9d 	bl	8001e0e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3720      	adds	r7, #32
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	58024400 	.word	0x58024400
 80018e4:	24000018 	.word	0x24000018
 80018e8:	24000508 	.word	0x24000508
 80018ec:	08007b18 	.word	0x08007b18
 80018f0:	2400001c 	.word	0x2400001c
 80018f4:	24000020 	.word	0x24000020

080018f8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001902:	79fb      	ldrb	r3, [r7, #7]
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <BSP_PB_IRQHandler+0x20>)
 8001908:	4413      	add	r3, r2
 800190a:	4618      	mov	r0, r3
 800190c:	f000 fb46 	bl	8001f9c <HAL_EXTI_IRQHandler>
}
 8001910:	bf00      	nop
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	24000508 	.word	0x24000508

0800191c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
	...

08001934 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	6039      	str	r1, [r7, #0]
 800193e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800194a:	f06f 0301 	mvn.w	r3, #1
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	e018      	b.n	8001984 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	2294      	movs	r2, #148	@ 0x94
 8001956:	fb02 f303 	mul.w	r3, r2, r3
 800195a:	4a0d      	ldr	r2, [pc, #52]	@ (8001990 <BSP_COM_Init+0x5c>)
 800195c:	4413      	add	r3, r2
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f852 	bl	8001a08 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	2294      	movs	r2, #148	@ 0x94
 8001968:	fb02 f303 	mul.w	r3, r2, r3
 800196c:	4a08      	ldr	r2, [pc, #32]	@ (8001990 <BSP_COM_Init+0x5c>)
 800196e:	4413      	add	r3, r2
 8001970:	6839      	ldr	r1, [r7, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f000 f80e 	bl	8001994 <MX_USART3_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d002      	beq.n	8001984 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800197e:	f06f 0303 	mvn.w	r3, #3
 8001982:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001984:	68fb      	ldr	r3, [r7, #12]
}
 8001986:	4618      	mov	r0, r3
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	24000510 	.word	0x24000510

08001994 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800199e:	4b15      	ldr	r3, [pc, #84]	@ (80019f4 <MX_USART3_Init+0x60>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	220c      	movs	r2, #12
 80019b2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	895b      	ldrh	r3, [r3, #10]
 80019b8:	461a      	mov	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	891b      	ldrh	r3, [r3, #8]
 80019ca:	461a      	mov	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	899b      	ldrh	r3, [r3, #12]
 80019d4:	461a      	mov	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80019e0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f003 ff9a 	bl	800591c <HAL_UART_Init>
 80019e8:	4603      	mov	r3, r0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	24000008 	.word	0x24000008

080019f8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80019fc:	2000      	movs	r0, #0
 80019fe:	f7ff ff8d 	bl	800191c <BSP_PB_Callback>
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
	...

08001a08 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	@ 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001a10:	4b27      	ldr	r3, [pc, #156]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a12:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001a16:	4a26      	ldr	r2, [pc, #152]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a18:	f043 0308 	orr.w	r3, r3, #8
 8001a1c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001a20:	4b23      	ldr	r3, [pc, #140]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a22:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001a26:	f003 0308 	and.w	r3, r3, #8
 8001a2a:	613b      	str	r3, [r7, #16]
 8001a2c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001a2e:	4b20      	ldr	r3, [pc, #128]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a30:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001a34:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a36:	f043 0308 	orr.w	r3, r3, #8
 8001a3a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a40:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001a44:	f003 0308 	and.w	r3, r3, #8
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001a4c:	4b18      	ldr	r3, [pc, #96]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a4e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001a52:	4a17      	ldr	r2, [pc, #92]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a58:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001a5c:	4b14      	ldr	r3, [pc, #80]	@ (8001ab0 <COM1_MspInit+0xa8>)
 8001a5e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001a62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001a6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a6e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a74:	2302      	movs	r3, #2
 8001a76:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001a7c:	2307      	movs	r3, #7
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4619      	mov	r1, r3
 8001a86:	480b      	ldr	r0, [pc, #44]	@ (8001ab4 <COM1_MspInit+0xac>)
 8001a88:	f000 fab8 	bl	8001ffc <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001a8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a90:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001a96:	2307      	movs	r3, #7
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <COM1_MspInit+0xac>)
 8001aa2:	f000 faab 	bl	8001ffc <HAL_GPIO_Init>
}
 8001aa6:	bf00      	nop
 8001aa8:	3728      	adds	r7, #40	@ 0x28
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	58024400 	.word	0x58024400
 8001ab4:	58020c00 	.word	0x58020c00

08001ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001abe:	2003      	movs	r0, #3
 8001ac0:	f000 f980 	bl	8001dc4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001ac4:	f001 ff74 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <HAL_Init+0x68>)
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	0a1b      	lsrs	r3, r3, #8
 8001ad0:	f003 030f 	and.w	r3, r3, #15
 8001ad4:	4913      	ldr	r1, [pc, #76]	@ (8001b24 <HAL_Init+0x6c>)
 8001ad6:	5ccb      	ldrb	r3, [r1, r3]
 8001ad8:	f003 031f 	and.w	r3, r3, #31
 8001adc:	fa22 f303 	lsr.w	r3, r2, r3
 8001ae0:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <HAL_Init+0x68>)
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	4a0e      	ldr	r2, [pc, #56]	@ (8001b24 <HAL_Init+0x6c>)
 8001aec:	5cd3      	ldrb	r3, [r2, r3]
 8001aee:	f003 031f 	and.w	r3, r3, #31
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	fa22 f303 	lsr.w	r3, r2, r3
 8001af8:	4a0b      	ldr	r2, [pc, #44]	@ (8001b28 <HAL_Init+0x70>)
 8001afa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001afc:	4a0b      	ldr	r2, [pc, #44]	@ (8001b2c <HAL_Init+0x74>)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b02:	2000      	movs	r0, #0
 8001b04:	f000 f814 	bl	8001b30 <HAL_InitTick>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e002      	b.n	8001b18 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001b12:	f7ff fc5d 	bl	80013d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	58024400 	.word	0x58024400
 8001b24:	08007b00 	.word	0x08007b00
 8001b28:	24000004 	.word	0x24000004
 8001b2c:	24000000 	.word	0x24000000

08001b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001b38:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <HAL_InitTick+0x60>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e021      	b.n	8001b88 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001b44:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <HAL_InitTick+0x64>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4b11      	ldr	r3, [pc, #68]	@ (8001b90 <HAL_InitTick+0x60>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 f965 	bl	8001e2a <HAL_SYSTICK_Config>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e00e      	b.n	8001b88 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b0f      	cmp	r3, #15
 8001b6e:	d80a      	bhi.n	8001b86 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b70:	2200      	movs	r2, #0
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	f04f 30ff 	mov.w	r0, #4294967295
 8001b78:	f000 f92f 	bl	8001dda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b7c:	4a06      	ldr	r2, [pc, #24]	@ (8001b98 <HAL_InitTick+0x68>)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b82:	2300      	movs	r3, #0
 8001b84:	e000      	b.n	8001b88 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	24000028 	.word	0x24000028
 8001b94:	24000000 	.word	0x24000000
 8001b98:	24000024 	.word	0x24000024

08001b9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ba0:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <HAL_IncTick+0x20>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_IncTick+0x24>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4413      	add	r3, r2
 8001bac:	4a04      	ldr	r2, [pc, #16]	@ (8001bc0 <HAL_IncTick+0x24>)
 8001bae:	6013      	str	r3, [r2, #0]
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	24000028 	.word	0x24000028
 8001bc0:	240005a4 	.word	0x240005a4

08001bc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc8:	4b03      	ldr	r3, [pc, #12]	@ (8001bd8 <HAL_GetTick+0x14>)
 8001bca:	681b      	ldr	r3, [r3, #0]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	240005a4 	.word	0x240005a4

08001bdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be4:	f7ff ffee 	bl	8001bc4 <HAL_GetTick>
 8001be8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf4:	d005      	beq.n	8001c02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <HAL_Delay+0x44>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4413      	add	r3, r2
 8001c00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c02:	bf00      	nop
 8001c04:	f7ff ffde 	bl	8001bc4 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d8f7      	bhi.n	8001c04 <HAL_Delay+0x28>
  {
  }
}
 8001c14:	bf00      	nop
 8001c16:	bf00      	nop
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	24000028 	.word	0x24000028

08001c24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c34:	4b0b      	ldr	r3, [pc, #44]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x40>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c40:	4013      	ands	r3, r2
 8001c42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c4c:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <__NVIC_SetPriorityGrouping+0x44>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c52:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x40>)
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	60d3      	str	r3, [r2, #12]
}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	e000ed00 	.word	0xe000ed00
 8001c68:	05fa0000 	.word	0x05fa0000

08001c6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c70:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <__NVIC_GetPriorityGrouping+0x18>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	0a1b      	lsrs	r3, r3, #8
 8001c76:	f003 0307 	and.w	r3, r3, #7
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001c92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	db0b      	blt.n	8001cb2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	f003 021f 	and.w	r2, r3, #31
 8001ca0:	4907      	ldr	r1, [pc, #28]	@ (8001cc0 <__NVIC_EnableIRQ+0x38>)
 8001ca2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ca6:	095b      	lsrs	r3, r3, #5
 8001ca8:	2001      	movs	r0, #1
 8001caa:	fa00 f202 	lsl.w	r2, r0, r2
 8001cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000e100 	.word	0xe000e100

08001cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	6039      	str	r1, [r7, #0]
 8001cce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001cd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	db0a      	blt.n	8001cee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	490c      	ldr	r1, [pc, #48]	@ (8001d10 <__NVIC_SetPriority+0x4c>)
 8001cde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ce2:	0112      	lsls	r2, r2, #4
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	440b      	add	r3, r1
 8001ce8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cec:	e00a      	b.n	8001d04 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	4908      	ldr	r1, [pc, #32]	@ (8001d14 <__NVIC_SetPriority+0x50>)
 8001cf4:	88fb      	ldrh	r3, [r7, #6]
 8001cf6:	f003 030f 	and.w	r3, r3, #15
 8001cfa:	3b04      	subs	r3, #4
 8001cfc:	0112      	lsls	r2, r2, #4
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	440b      	add	r3, r1
 8001d02:	761a      	strb	r2, [r3, #24]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	e000e100 	.word	0xe000e100
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b089      	sub	sp, #36	@ 0x24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	f1c3 0307 	rsb	r3, r3, #7
 8001d32:	2b04      	cmp	r3, #4
 8001d34:	bf28      	it	cs
 8001d36:	2304      	movcs	r3, #4
 8001d38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	2b06      	cmp	r3, #6
 8001d40:	d902      	bls.n	8001d48 <NVIC_EncodePriority+0x30>
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	3b03      	subs	r3, #3
 8001d46:	e000      	b.n	8001d4a <NVIC_EncodePriority+0x32>
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43da      	mvns	r2, r3
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	401a      	ands	r2, r3
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d60:	f04f 31ff 	mov.w	r1, #4294967295
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6a:	43d9      	mvns	r1, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	4313      	orrs	r3, r2
         );
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3724      	adds	r7, #36	@ 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
	...

08001d80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d90:	d301      	bcc.n	8001d96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d92:	2301      	movs	r3, #1
 8001d94:	e00f      	b.n	8001db6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d96:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <SysTick_Config+0x40>)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d9e:	210f      	movs	r1, #15
 8001da0:	f04f 30ff 	mov.w	r0, #4294967295
 8001da4:	f7ff ff8e 	bl	8001cc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001da8:	4b05      	ldr	r3, [pc, #20]	@ (8001dc0 <SysTick_Config+0x40>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dae:	4b04      	ldr	r3, [pc, #16]	@ (8001dc0 <SysTick_Config+0x40>)
 8001db0:	2207      	movs	r2, #7
 8001db2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	e000e010 	.word	0xe000e010

08001dc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f7ff ff29 	bl	8001c24 <__NVIC_SetPriorityGrouping>
}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b086      	sub	sp, #24
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	4603      	mov	r3, r0
 8001de2:	60b9      	str	r1, [r7, #8]
 8001de4:	607a      	str	r2, [r7, #4]
 8001de6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001de8:	f7ff ff40 	bl	8001c6c <__NVIC_GetPriorityGrouping>
 8001dec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	6978      	ldr	r0, [r7, #20]
 8001df4:	f7ff ff90 	bl	8001d18 <NVIC_EncodePriority>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dfe:	4611      	mov	r1, r2
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff5f 	bl	8001cc4 <__NVIC_SetPriority>
}
 8001e06:	bf00      	nop
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff33 	bl	8001c88 <__NVIC_EnableIRQ>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ffa4 	bl	8001d80 <SysTick_Config>
 8001e38:	4603      	mov	r3, r0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001e48:	f3bf 8f5f 	dmb	sy
}
 8001e4c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001e4e:	4b07      	ldr	r3, [pc, #28]	@ (8001e6c <HAL_MPU_Disable+0x28>)
 8001e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e52:	4a06      	ldr	r2, [pc, #24]	@ (8001e6c <HAL_MPU_Disable+0x28>)
 8001e54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e58:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001e5a:	4b05      	ldr	r3, [pc, #20]	@ (8001e70 <HAL_MPU_Disable+0x2c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	605a      	str	r2, [r3, #4]
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000ed00 	.word	0xe000ed00
 8001e70:	e000ed90 	.word	0xe000ed90

08001e74 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001e7c:	4a0b      	ldr	r2, [pc, #44]	@ (8001eac <HAL_MPU_Enable+0x38>)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001e86:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb0 <HAL_MPU_Enable+0x3c>)
 8001e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8a:	4a09      	ldr	r2, [pc, #36]	@ (8001eb0 <HAL_MPU_Enable+0x3c>)
 8001e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e90:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001e92:	f3bf 8f4f 	dsb	sy
}
 8001e96:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e98:	f3bf 8f6f 	isb	sy
}
 8001e9c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	e000ed90 	.word	0xe000ed90
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	785a      	ldrb	r2, [r3, #1]
 8001ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f30 <HAL_MPU_ConfigRegion+0x7c>)
 8001ec2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f30 <HAL_MPU_ConfigRegion+0x7c>)
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	4a19      	ldr	r2, [pc, #100]	@ (8001f30 <HAL_MPU_ConfigRegion+0x7c>)
 8001eca:	f023 0301 	bic.w	r3, r3, #1
 8001ece:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001ed0:	4a17      	ldr	r2, [pc, #92]	@ (8001f30 <HAL_MPU_ConfigRegion+0x7c>)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	7b1b      	ldrb	r3, [r3, #12]
 8001edc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	7adb      	ldrb	r3, [r3, #11]
 8001ee2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ee4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	7a9b      	ldrb	r3, [r3, #10]
 8001eea:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001eec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7b5b      	ldrb	r3, [r3, #13]
 8001ef2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ef4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	7b9b      	ldrb	r3, [r3, #14]
 8001efa:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001efc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	7bdb      	ldrb	r3, [r3, #15]
 8001f02:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001f04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	7a5b      	ldrb	r3, [r3, #9]
 8001f0a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001f0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	7a1b      	ldrb	r3, [r3, #8]
 8001f12:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001f14:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	7812      	ldrb	r2, [r2, #0]
 8001f1a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f1c:	4a04      	ldr	r2, [pc, #16]	@ (8001f30 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f1e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f20:	6113      	str	r3, [r2, #16]
}
 8001f22:	bf00      	nop
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	e000ed90 	.word	0xe000ed90

08001f34 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001f34:	b480      	push	{r7}
 8001f36:	b087      	sub	sp, #28
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001f42:	2300      	movs	r3, #0
 8001f44:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e00a      	b.n	8001f66 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001f50:	7afb      	ldrb	r3, [r7, #11]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d103      	bne.n	8001f5e <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	605a      	str	r2, [r3, #4]
      break;
 8001f5c:	e002      	b.n	8001f64 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	75fb      	strb	r3, [r7, #23]
      break;
 8001f62:	bf00      	nop
  }

  return status;
 8001f64:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	371c      	adds	r7, #28
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e003      	b.n	8001f8e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
  }
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
	...

08001f9c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	0c1b      	lsrs	r3, r3, #16
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 031f 	and.w	r3, r3, #31
 8001fb8:	2201      	movs	r2, #1
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	011a      	lsls	r2, r3, #4
 8001fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff8 <HAL_EXTI_IRQHandler+0x5c>)
 8001fc6:	4413      	add	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d009      	beq.n	8001fee <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d002      	beq.n	8001fee <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	4798      	blx	r3
    }
  }
}
 8001fee:	bf00      	nop
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	58000088 	.word	0x58000088

08001ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b089      	sub	sp, #36	@ 0x24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002006:	2300      	movs	r3, #0
 8002008:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800200a:	4b89      	ldr	r3, [pc, #548]	@ (8002230 <HAL_GPIO_Init+0x234>)
 800200c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800200e:	e194      	b.n	800233a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	2101      	movs	r1, #1
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	fa01 f303 	lsl.w	r3, r1, r3
 800201c:	4013      	ands	r3, r2
 800201e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	2b00      	cmp	r3, #0
 8002024:	f000 8186 	beq.w	8002334 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 0303 	and.w	r3, r3, #3
 8002030:	2b01      	cmp	r3, #1
 8002032:	d005      	beq.n	8002040 <HAL_GPIO_Init+0x44>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f003 0303 	and.w	r3, r3, #3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d130      	bne.n	80020a2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	2203      	movs	r2, #3
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4013      	ands	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	4313      	orrs	r3, r2
 8002068:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002076:	2201      	movs	r2, #1
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43db      	mvns	r3, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4013      	ands	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	091b      	lsrs	r3, r3, #4
 800208c:	f003 0201 	and.w	r2, r3, #1
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d017      	beq.n	80020de <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	2203      	movs	r2, #3
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43db      	mvns	r3, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4013      	ands	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d123      	bne.n	8002132 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	08da      	lsrs	r2, r3, #3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3208      	adds	r2, #8
 80020f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	220f      	movs	r2, #15
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43db      	mvns	r3, r3
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	4013      	ands	r3, r2
 800210c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	08da      	lsrs	r2, r3, #3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3208      	adds	r2, #8
 800212c:	69b9      	ldr	r1, [r7, #24]
 800212e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	2203      	movs	r2, #3
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4013      	ands	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 0203 	and.w	r2, r3, #3
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4313      	orrs	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 80e0 	beq.w	8002334 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002174:	4b2f      	ldr	r3, [pc, #188]	@ (8002234 <HAL_GPIO_Init+0x238>)
 8002176:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800217a:	4a2e      	ldr	r2, [pc, #184]	@ (8002234 <HAL_GPIO_Init+0x238>)
 800217c:	f043 0302 	orr.w	r3, r3, #2
 8002180:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8002184:	4b2b      	ldr	r3, [pc, #172]	@ (8002234 <HAL_GPIO_Init+0x238>)
 8002186:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002192:	4a29      	ldr	r2, [pc, #164]	@ (8002238 <HAL_GPIO_Init+0x23c>)
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	089b      	lsrs	r3, r3, #2
 8002198:	3302      	adds	r3, #2
 800219a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f003 0303 	and.w	r3, r3, #3
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	220f      	movs	r2, #15
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43db      	mvns	r3, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4013      	ands	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a20      	ldr	r2, [pc, #128]	@ (800223c <HAL_GPIO_Init+0x240>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d052      	beq.n	8002264 <HAL_GPIO_Init+0x268>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002240 <HAL_GPIO_Init+0x244>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d031      	beq.n	800222a <HAL_GPIO_Init+0x22e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002244 <HAL_GPIO_Init+0x248>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d02b      	beq.n	8002226 <HAL_GPIO_Init+0x22a>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002248 <HAL_GPIO_Init+0x24c>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d025      	beq.n	8002222 <HAL_GPIO_Init+0x226>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a1c      	ldr	r2, [pc, #112]	@ (800224c <HAL_GPIO_Init+0x250>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d01f      	beq.n	800221e <HAL_GPIO_Init+0x222>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002250 <HAL_GPIO_Init+0x254>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d019      	beq.n	800221a <HAL_GPIO_Init+0x21e>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002254 <HAL_GPIO_Init+0x258>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d013      	beq.n	8002216 <HAL_GPIO_Init+0x21a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a19      	ldr	r2, [pc, #100]	@ (8002258 <HAL_GPIO_Init+0x25c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d00d      	beq.n	8002212 <HAL_GPIO_Init+0x216>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a18      	ldr	r2, [pc, #96]	@ (800225c <HAL_GPIO_Init+0x260>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d007      	beq.n	800220e <HAL_GPIO_Init+0x212>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a17      	ldr	r2, [pc, #92]	@ (8002260 <HAL_GPIO_Init+0x264>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d101      	bne.n	800220a <HAL_GPIO_Init+0x20e>
 8002206:	2309      	movs	r3, #9
 8002208:	e02d      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 800220a:	230a      	movs	r3, #10
 800220c:	e02b      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 800220e:	2308      	movs	r3, #8
 8002210:	e029      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 8002212:	2307      	movs	r3, #7
 8002214:	e027      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 8002216:	2306      	movs	r3, #6
 8002218:	e025      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 800221a:	2305      	movs	r3, #5
 800221c:	e023      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 800221e:	2304      	movs	r3, #4
 8002220:	e021      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 8002222:	2303      	movs	r3, #3
 8002224:	e01f      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 8002226:	2302      	movs	r3, #2
 8002228:	e01d      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 800222a:	2301      	movs	r3, #1
 800222c:	e01b      	b.n	8002266 <HAL_GPIO_Init+0x26a>
 800222e:	bf00      	nop
 8002230:	58000080 	.word	0x58000080
 8002234:	58024400 	.word	0x58024400
 8002238:	58000400 	.word	0x58000400
 800223c:	58020000 	.word	0x58020000
 8002240:	58020400 	.word	0x58020400
 8002244:	58020800 	.word	0x58020800
 8002248:	58020c00 	.word	0x58020c00
 800224c:	58021000 	.word	0x58021000
 8002250:	58021400 	.word	0x58021400
 8002254:	58021800 	.word	0x58021800
 8002258:	58021c00 	.word	0x58021c00
 800225c:	58022000 	.word	0x58022000
 8002260:	58022400 	.word	0x58022400
 8002264:	2300      	movs	r3, #0
 8002266:	69fa      	ldr	r2, [r7, #28]
 8002268:	f002 0203 	and.w	r2, r2, #3
 800226c:	0092      	lsls	r2, r2, #2
 800226e:	4093      	lsls	r3, r2
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002276:	4938      	ldr	r1, [pc, #224]	@ (8002358 <HAL_GPIO_Init+0x35c>)
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	089b      	lsrs	r3, r3, #2
 800227c:	3302      	adds	r3, #2
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	43db      	mvns	r3, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4013      	ands	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80022aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80022b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	43db      	mvns	r3, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4013      	ands	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80022d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	43db      	mvns	r3, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4013      	ands	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d003      	beq.n	8002304 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	4313      	orrs	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	43db      	mvns	r3, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4013      	ands	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	4313      	orrs	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	3301      	adds	r3, #1
 8002338:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa22 f303 	lsr.w	r3, r2, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	f47f ae63 	bne.w	8002010 <HAL_GPIO_Init+0x14>
  }
}
 800234a:	bf00      	nop
 800234c:	bf00      	nop
 800234e:	3724      	adds	r7, #36	@ 0x24
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	58000400 	.word	0x58000400

0800235c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	887b      	ldrh	r3, [r7, #2]
 800236e:	4013      	ands	r3, r2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d002      	beq.n	800237a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002374:	2301      	movs	r3, #1
 8002376:	73fb      	strb	r3, [r7, #15]
 8002378:	e001      	b.n	800237e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800237a:	2300      	movs	r3, #0
 800237c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800237e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	807b      	strh	r3, [r7, #2]
 8002398:	4613      	mov	r3, r2
 800239a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800239c:	787b      	ldrb	r3, [r7, #1]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023a2:	887a      	ldrh	r2, [r7, #2]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80023a8:	e003      	b.n	80023b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80023aa:	887b      	ldrh	r3, [r7, #2]
 80023ac:	041a      	lsls	r2, r3, #16
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	619a      	str	r2, [r3, #24]
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e08b      	b.n	80024ea <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff f80c 	bl	8001404 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2224      	movs	r2, #36	@ 0x24
 80023f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0201 	bic.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002410:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002420:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d107      	bne.n	800243a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	e006      	b.n	8002448 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002446:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b02      	cmp	r3, #2
 800244e:	d108      	bne.n	8002462 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800245e:	605a      	str	r2, [r3, #4]
 8002460:	e007      	b.n	8002472 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002470:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	6859      	ldr	r1, [r3, #4]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4b1d      	ldr	r3, [pc, #116]	@ (80024f4 <HAL_I2C_Init+0x134>)
 800247e:	430b      	orrs	r3, r1
 8002480:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68da      	ldr	r2, [r3, #12]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002490:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691a      	ldr	r2, [r3, #16]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	430a      	orrs	r2, r1
 80024aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69d9      	ldr	r1, [r3, #28]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1a      	ldr	r2, [r3, #32]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0201 	orr.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2220      	movs	r2, #32
 80024d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	02008000 	.word	0x02008000

080024f8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af02      	add	r7, sp, #8
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	4608      	mov	r0, r1
 8002502:	4611      	mov	r1, r2
 8002504:	461a      	mov	r2, r3
 8002506:	4603      	mov	r3, r0
 8002508:	817b      	strh	r3, [r7, #10]
 800250a:	460b      	mov	r3, r1
 800250c:	813b      	strh	r3, [r7, #8]
 800250e:	4613      	mov	r3, r2
 8002510:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b20      	cmp	r3, #32
 800251c:	f040 80f9 	bne.w	8002712 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <HAL_I2C_Mem_Write+0x34>
 8002526:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002528:	2b00      	cmp	r3, #0
 800252a:	d105      	bne.n	8002538 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002532:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e0ed      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800253e:	2b01      	cmp	r3, #1
 8002540:	d101      	bne.n	8002546 <HAL_I2C_Mem_Write+0x4e>
 8002542:	2302      	movs	r3, #2
 8002544:	e0e6      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800254e:	f7ff fb39 	bl	8001bc4 <HAL_GetTick>
 8002552:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	2319      	movs	r3, #25
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f000 f955 	bl	8002810 <I2C_WaitOnFlagUntilTimeout>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e0d1      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2221      	movs	r2, #33	@ 0x21
 8002574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2240      	movs	r2, #64	@ 0x40
 800257c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6a3a      	ldr	r2, [r7, #32]
 800258a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002590:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002598:	88f8      	ldrh	r0, [r7, #6]
 800259a:	893a      	ldrh	r2, [r7, #8]
 800259c:	8979      	ldrh	r1, [r7, #10]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	9301      	str	r3, [sp, #4]
 80025a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	4603      	mov	r3, r0
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f000 f8b9 	bl	8002720 <I2C_RequestMemoryWrite>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0a9      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2bff      	cmp	r3, #255	@ 0xff
 80025c8:	d90e      	bls.n	80025e8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	22ff      	movs	r2, #255	@ 0xff
 80025ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	8979      	ldrh	r1, [r7, #10]
 80025d8:	2300      	movs	r3, #0
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f000 fad9 	bl	8002b98 <I2C_TransferConfig>
 80025e6:	e00f      	b.n	8002608 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	8979      	ldrh	r1, [r7, #10]
 80025fa:	2300      	movs	r3, #0
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 fac8 	bl	8002b98 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f000 f958 	bl	80028c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e07b      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	781a      	ldrb	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002636:	b29b      	uxth	r3, r3
 8002638:	3b01      	subs	r3, #1
 800263a:	b29a      	uxth	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002644:	3b01      	subs	r3, #1
 8002646:	b29a      	uxth	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002650:	b29b      	uxth	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d034      	beq.n	80026c0 <HAL_I2C_Mem_Write+0x1c8>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265a:	2b00      	cmp	r3, #0
 800265c:	d130      	bne.n	80026c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002664:	2200      	movs	r2, #0
 8002666:	2180      	movs	r1, #128	@ 0x80
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 f8d1 	bl	8002810 <I2C_WaitOnFlagUntilTimeout>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e04d      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800267c:	b29b      	uxth	r3, r3
 800267e:	2bff      	cmp	r3, #255	@ 0xff
 8002680:	d90e      	bls.n	80026a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	22ff      	movs	r2, #255	@ 0xff
 8002686:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268c:	b2da      	uxtb	r2, r3
 800268e:	8979      	ldrh	r1, [r7, #10]
 8002690:	2300      	movs	r3, #0
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f000 fa7d 	bl	8002b98 <I2C_TransferConfig>
 800269e:	e00f      	b.n	80026c0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	8979      	ldrh	r1, [r7, #10]
 80026b2:	2300      	movs	r3, #0
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 fa6c 	bl	8002b98 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d19e      	bne.n	8002608 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f000 f93e 	bl	8002950 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e01a      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2220      	movs	r2, #32
 80026e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6859      	ldr	r1, [r3, #4]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b0a      	ldr	r3, [pc, #40]	@ (800271c <HAL_I2C_Mem_Write+0x224>)
 80026f2:	400b      	ands	r3, r1
 80026f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2220      	movs	r2, #32
 80026fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	e000      	b.n	8002714 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002712:	2302      	movs	r3, #2
  }
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	fe00e800 	.word	0xfe00e800

08002720 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af02      	add	r7, sp, #8
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	4608      	mov	r0, r1
 800272a:	4611      	mov	r1, r2
 800272c:	461a      	mov	r2, r3
 800272e:	4603      	mov	r3, r0
 8002730:	817b      	strh	r3, [r7, #10]
 8002732:	460b      	mov	r3, r1
 8002734:	813b      	strh	r3, [r7, #8]
 8002736:	4613      	mov	r3, r2
 8002738:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800273a:	88fb      	ldrh	r3, [r7, #6]
 800273c:	b2da      	uxtb	r2, r3
 800273e:	8979      	ldrh	r1, [r7, #10]
 8002740:	4b20      	ldr	r3, [pc, #128]	@ (80027c4 <I2C_RequestMemoryWrite+0xa4>)
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f000 fa25 	bl	8002b98 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	69b9      	ldr	r1, [r7, #24]
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f8b5 	bl	80028c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e02c      	b.n	80027bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d105      	bne.n	8002774 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002768:	893b      	ldrh	r3, [r7, #8]
 800276a:	b2da      	uxtb	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	629a      	str	r2, [r3, #40]	@ 0x28
 8002772:	e015      	b.n	80027a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002774:	893b      	ldrh	r3, [r7, #8]
 8002776:	0a1b      	lsrs	r3, r3, #8
 8002778:	b29b      	uxth	r3, r3
 800277a:	b2da      	uxtb	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002782:	69fa      	ldr	r2, [r7, #28]
 8002784:	69b9      	ldr	r1, [r7, #24]
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f000 f89b 	bl	80028c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e012      	b.n	80027bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002796:	893b      	ldrh	r3, [r7, #8]
 8002798:	b2da      	uxtb	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	2200      	movs	r2, #0
 80027a8:	2180      	movs	r1, #128	@ 0x80
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 f830 	bl	8002810 <I2C_WaitOnFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e000      	b.n	80027bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	80002000 	.word	0x80002000

080027c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d103      	bne.n	80027e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2200      	movs	r2, #0
 80027e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d007      	beq.n	8002804 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	699a      	ldr	r2, [r3, #24]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	619a      	str	r2, [r3, #24]
  }
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	603b      	str	r3, [r7, #0]
 800281c:	4613      	mov	r3, r2
 800281e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002820:	e03b      	b.n	800289a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	6839      	ldr	r1, [r7, #0]
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 f8d6 	bl	80029d8 <I2C_IsErrorOccurred>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e041      	b.n	80028ba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283c:	d02d      	beq.n	800289a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283e:	f7ff f9c1 	bl	8001bc4 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	429a      	cmp	r2, r3
 800284c:	d302      	bcc.n	8002854 <I2C_WaitOnFlagUntilTimeout+0x44>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d122      	bne.n	800289a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	699a      	ldr	r2, [r3, #24]
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	4013      	ands	r3, r2
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	429a      	cmp	r2, r3
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	461a      	mov	r2, r3
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	429a      	cmp	r2, r3
 8002870:	d113      	bne.n	800289a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002876:	f043 0220 	orr.w	r2, r3, #32
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2220      	movs	r2, #32
 8002882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e00f      	b.n	80028ba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	699a      	ldr	r2, [r3, #24]
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	4013      	ands	r3, r2
 80028a4:	68ba      	ldr	r2, [r7, #8]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	bf0c      	ite	eq
 80028aa:	2301      	moveq	r3, #1
 80028ac:	2300      	movne	r3, #0
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	461a      	mov	r2, r3
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d0b4      	beq.n	8002822 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b084      	sub	sp, #16
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	60f8      	str	r0, [r7, #12]
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028ce:	e033      	b.n	8002938 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	68b9      	ldr	r1, [r7, #8]
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 f87f 	bl	80029d8 <I2C_IsErrorOccurred>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e031      	b.n	8002948 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ea:	d025      	beq.n	8002938 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ec:	f7ff f96a 	bl	8001bc4 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d302      	bcc.n	8002902 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d11a      	bne.n	8002938 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b02      	cmp	r3, #2
 800290e:	d013      	beq.n	8002938 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002914:	f043 0220 	orr.w	r2, r3, #32
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2220      	movs	r2, #32
 8002920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e007      	b.n	8002948 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b02      	cmp	r3, #2
 8002944:	d1c4      	bne.n	80028d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800295c:	e02f      	b.n	80029be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	68b9      	ldr	r1, [r7, #8]
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f000 f838 	bl	80029d8 <I2C_IsErrorOccurred>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e02d      	b.n	80029ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002972:	f7ff f927 	bl	8001bc4 <HAL_GetTick>
 8002976:	4602      	mov	r2, r0
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	429a      	cmp	r2, r3
 8002980:	d302      	bcc.n	8002988 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d11a      	bne.n	80029be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	2b20      	cmp	r3, #32
 8002994:	d013      	beq.n	80029be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299a:	f043 0220 	orr.w	r2, r3, #32
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2220      	movs	r2, #32
 80029a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e007      	b.n	80029ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	699b      	ldr	r3, [r3, #24]
 80029c4:	f003 0320 	and.w	r3, r3, #32
 80029c8:	2b20      	cmp	r3, #32
 80029ca:	d1c8      	bne.n	800295e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
	...

080029d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b08a      	sub	sp, #40	@ 0x28
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029f2:	2300      	movs	r3, #0
 80029f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	f003 0310 	and.w	r3, r3, #16
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d068      	beq.n	8002ad6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2210      	movs	r2, #16
 8002a0a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a0c:	e049      	b.n	8002aa2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a14:	d045      	beq.n	8002aa2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a16:	f7ff f8d5 	bl	8001bc4 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	68ba      	ldr	r2, [r7, #8]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d302      	bcc.n	8002a2c <I2C_IsErrorOccurred+0x54>
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d13a      	bne.n	8002aa2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a36:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a3e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a4e:	d121      	bne.n	8002a94 <I2C_IsErrorOccurred+0xbc>
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a56:	d01d      	beq.n	8002a94 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002a58:	7cfb      	ldrb	r3, [r7, #19]
 8002a5a:	2b20      	cmp	r3, #32
 8002a5c:	d01a      	beq.n	8002a94 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a6c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a6e:	f7ff f8a9 	bl	8001bc4 <HAL_GetTick>
 8002a72:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a74:	e00e      	b.n	8002a94 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a76:	f7ff f8a5 	bl	8001bc4 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b19      	cmp	r3, #25
 8002a82:	d907      	bls.n	8002a94 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a84:	6a3b      	ldr	r3, [r7, #32]
 8002a86:	f043 0320 	orr.w	r3, r3, #32
 8002a8a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002a92:	e006      	b.n	8002aa2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	f003 0320 	and.w	r3, r3, #32
 8002a9e:	2b20      	cmp	r3, #32
 8002aa0:	d1e9      	bne.n	8002a76 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	f003 0320 	and.w	r3, r3, #32
 8002aac:	2b20      	cmp	r3, #32
 8002aae:	d003      	beq.n	8002ab8 <I2C_IsErrorOccurred+0xe0>
 8002ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0aa      	beq.n	8002a0e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ab8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d103      	bne.n	8002ac8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ac8:	6a3b      	ldr	r3, [r7, #32]
 8002aca:	f043 0304 	orr.w	r3, r3, #4
 8002ace:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00b      	beq.n	8002b00 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002af8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00b      	beq.n	8002b22 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b0a:	6a3b      	ldr	r3, [r7, #32]
 8002b0c:	f043 0308 	orr.w	r3, r3, #8
 8002b10:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b1a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00b      	beq.n	8002b44 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b2c:	6a3b      	ldr	r3, [r7, #32]
 8002b2e:	f043 0302 	orr.w	r3, r3, #2
 8002b32:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002b44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d01c      	beq.n	8002b86 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f7ff fe3b 	bl	80027c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6859      	ldr	r1, [r3, #4]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002b94 <I2C_IsErrorOccurred+0x1bc>)
 8002b5e:	400b      	ands	r3, r1
 8002b60:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002b86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3728      	adds	r7, #40	@ 0x28
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	fe00e800 	.word	0xfe00e800

08002b98 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	607b      	str	r3, [r7, #4]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	817b      	strh	r3, [r7, #10]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002baa:	897b      	ldrh	r3, [r7, #10]
 8002bac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bb0:	7a7b      	ldrb	r3, [r7, #9]
 8002bb2:	041b      	lsls	r3, r3, #16
 8002bb4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bb8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bbe:	6a3b      	ldr	r3, [r7, #32]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bc6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	0d5b      	lsrs	r3, r3, #21
 8002bd2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002bd6:	4b08      	ldr	r3, [pc, #32]	@ (8002bf8 <I2C_TransferConfig+0x60>)
 8002bd8:	430b      	orrs	r3, r1
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	ea02 0103 	and.w	r1, r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	430a      	orrs	r2, r1
 8002be8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bea:	bf00      	nop
 8002bec:	371c      	adds	r7, #28
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	03ff63ff 	.word	0x03ff63ff

08002bfc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b20      	cmp	r3, #32
 8002c10:	d138      	bne.n	8002c84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d101      	bne.n	8002c20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	e032      	b.n	8002c86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2224      	movs	r2, #36	@ 0x24
 8002c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6819      	ldr	r1, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0201 	orr.w	r2, r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c80:	2300      	movs	r3, #0
 8002c82:	e000      	b.n	8002c86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c84:	2302      	movs	r3, #2
  }
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr

08002c92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b085      	sub	sp, #20
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
 8002c9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	d139      	bne.n	8002d1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e033      	b.n	8002d1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2224      	movs	r2, #36	@ 0x24
 8002cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0201 	bic.w	r2, r2, #1
 8002cd4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002ce4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	021b      	lsls	r3, r3, #8
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0201 	orr.w	r2, r2, #1
 8002d06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	e000      	b.n	8002d1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d1c:	2302      	movs	r3, #2
  }
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002d34:	4b29      	ldr	r3, [pc, #164]	@ (8002ddc <HAL_PWREx_ConfigSupply+0xb0>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	2b06      	cmp	r3, #6
 8002d3e:	d00a      	beq.n	8002d56 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002d40:	4b26      	ldr	r3, [pc, #152]	@ (8002ddc <HAL_PWREx_ConfigSupply+0xb0>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d001      	beq.n	8002d52 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e040      	b.n	8002dd4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	e03e      	b.n	8002dd4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002d56:	4b21      	ldr	r3, [pc, #132]	@ (8002ddc <HAL_PWREx_ConfigSupply+0xb0>)
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002d5e:	491f      	ldr	r1, [pc, #124]	@ (8002ddc <HAL_PWREx_ConfigSupply+0xb0>)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002d66:	f7fe ff2d 	bl	8001bc4 <HAL_GetTick>
 8002d6a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d6c:	e009      	b.n	8002d82 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002d6e:	f7fe ff29 	bl	8001bc4 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d7c:	d901      	bls.n	8002d82 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e028      	b.n	8002dd4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d82:	4b16      	ldr	r3, [pc, #88]	@ (8002ddc <HAL_PWREx_ConfigSupply+0xb0>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d8e:	d1ee      	bne.n	8002d6e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b1e      	cmp	r3, #30
 8002d94:	d008      	beq.n	8002da8 <HAL_PWREx_ConfigSupply+0x7c>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d9a:	d005      	beq.n	8002da8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b1d      	cmp	r3, #29
 8002da0:	d002      	beq.n	8002da8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b2d      	cmp	r3, #45	@ 0x2d
 8002da6:	d114      	bne.n	8002dd2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002da8:	f7fe ff0c 	bl	8001bc4 <HAL_GetTick>
 8002dac:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002dae:	e009      	b.n	8002dc4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002db0:	f7fe ff08 	bl	8001bc4 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002dbe:	d901      	bls.n	8002dc4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e007      	b.n	8002dd4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002dc4:	4b05      	ldr	r3, [pc, #20]	@ (8002ddc <HAL_PWREx_ConfigSupply+0xb0>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dd0:	d1ee      	bne.n	8002db0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	58024800 	.word	0x58024800

08002de0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08c      	sub	sp, #48	@ 0x30
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d102      	bne.n	8002df4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	f000 bc1f 	b.w	8003632 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 80b3 	beq.w	8002f68 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e02:	4b95      	ldr	r3, [pc, #596]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e0c:	4b92      	ldr	r3, [pc, #584]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e14:	2b10      	cmp	r3, #16
 8002e16:	d007      	beq.n	8002e28 <HAL_RCC_OscConfig+0x48>
 8002e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e1a:	2b18      	cmp	r3, #24
 8002e1c:	d112      	bne.n	8002e44 <HAL_RCC_OscConfig+0x64>
 8002e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e20:	f003 0303 	and.w	r3, r3, #3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d10d      	bne.n	8002e44 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e28:	4b8b      	ldr	r3, [pc, #556]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 8098 	beq.w	8002f66 <HAL_RCC_OscConfig+0x186>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f040 8093 	bne.w	8002f66 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e3f6      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e4c:	d106      	bne.n	8002e5c <HAL_RCC_OscConfig+0x7c>
 8002e4e:	4b82      	ldr	r3, [pc, #520]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a81      	ldr	r2, [pc, #516]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e58:	6013      	str	r3, [r2, #0]
 8002e5a:	e058      	b.n	8002f0e <HAL_RCC_OscConfig+0x12e>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d112      	bne.n	8002e8a <HAL_RCC_OscConfig+0xaa>
 8002e64:	4b7c      	ldr	r3, [pc, #496]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a7b      	ldr	r2, [pc, #492]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	4b79      	ldr	r3, [pc, #484]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a78      	ldr	r2, [pc, #480]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e76:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002e7a:	6013      	str	r3, [r2, #0]
 8002e7c:	4b76      	ldr	r3, [pc, #472]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a75      	ldr	r2, [pc, #468]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	e041      	b.n	8002f0e <HAL_RCC_OscConfig+0x12e>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e92:	d112      	bne.n	8002eba <HAL_RCC_OscConfig+0xda>
 8002e94:	4b70      	ldr	r3, [pc, #448]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a6f      	ldr	r2, [pc, #444]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002e9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e9e:	6013      	str	r3, [r2, #0]
 8002ea0:	4b6d      	ldr	r3, [pc, #436]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a6c      	ldr	r2, [pc, #432]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ea6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002eaa:	6013      	str	r3, [r2, #0]
 8002eac:	4b6a      	ldr	r3, [pc, #424]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a69      	ldr	r2, [pc, #420]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002eb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb6:	6013      	str	r3, [r2, #0]
 8002eb8:	e029      	b.n	8002f0e <HAL_RCC_OscConfig+0x12e>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002ec2:	d112      	bne.n	8002eea <HAL_RCC_OscConfig+0x10a>
 8002ec4:	4b64      	ldr	r3, [pc, #400]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a63      	ldr	r2, [pc, #396]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002eca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ece:	6013      	str	r3, [r2, #0]
 8002ed0:	4b61      	ldr	r3, [pc, #388]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a60      	ldr	r2, [pc, #384]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ed6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	4b5e      	ldr	r3, [pc, #376]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a5d      	ldr	r2, [pc, #372]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ee2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee6:	6013      	str	r3, [r2, #0]
 8002ee8:	e011      	b.n	8002f0e <HAL_RCC_OscConfig+0x12e>
 8002eea:	4b5b      	ldr	r3, [pc, #364]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a5a      	ldr	r2, [pc, #360]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ef0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	4b58      	ldr	r3, [pc, #352]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a57      	ldr	r2, [pc, #348]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002efc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f00:	6013      	str	r3, [r2, #0]
 8002f02:	4b55      	ldr	r3, [pc, #340]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a54      	ldr	r2, [pc, #336]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002f08:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002f0c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d013      	beq.n	8002f3e <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f16:	f7fe fe55 	bl	8001bc4 <HAL_GetTick>
 8002f1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f1e:	f7fe fe51 	bl	8001bc4 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b64      	cmp	r3, #100	@ 0x64
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e380      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f30:	4b49      	ldr	r3, [pc, #292]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCC_OscConfig+0x13e>
 8002f3c:	e014      	b.n	8002f68 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3e:	f7fe fe41 	bl	8001bc4 <HAL_GetTick>
 8002f42:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f44:	e008      	b.n	8002f58 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f46:	f7fe fe3d 	bl	8001bc4 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	2b64      	cmp	r3, #100	@ 0x64
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e36c      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f58:	4b3f      	ldr	r3, [pc, #252]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1f0      	bne.n	8002f46 <HAL_RCC_OscConfig+0x166>
 8002f64:	e000      	b.n	8002f68 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f66:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 808c 	beq.w	800308e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f76:	4b38      	ldr	r3, [pc, #224]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f7e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f80:	4b35      	ldr	r3, [pc, #212]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f84:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002f86:	6a3b      	ldr	r3, [r7, #32]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d007      	beq.n	8002f9c <HAL_RCC_OscConfig+0x1bc>
 8002f8c:	6a3b      	ldr	r3, [r7, #32]
 8002f8e:	2b18      	cmp	r3, #24
 8002f90:	d137      	bne.n	8003002 <HAL_RCC_OscConfig+0x222>
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	f003 0303 	and.w	r3, r3, #3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d132      	bne.n	8003002 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f9c:	4b2e      	ldr	r3, [pc, #184]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d005      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x1d4>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e33e      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002fb4:	4b28      	ldr	r3, [pc, #160]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f023 0219 	bic.w	r2, r3, #25
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	4925      	ldr	r1, [pc, #148]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc6:	f7fe fdfd 	bl	8001bc4 <HAL_GetTick>
 8002fca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fce:	f7fe fdf9 	bl	8001bc4 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e328      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fe0:	4b1d      	ldr	r3, [pc, #116]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0f0      	beq.n	8002fce <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fec:	4b1a      	ldr	r3, [pc, #104]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	061b      	lsls	r3, r3, #24
 8002ffa:	4917      	ldr	r1, [pc, #92]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003000:	e045      	b.n	800308e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d028      	beq.n	800305c <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800300a:	4b13      	ldr	r3, [pc, #76]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 0219 	bic.w	r2, r3, #25
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	4910      	ldr	r1, [pc, #64]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fe fdd2 	bl	8001bc4 <HAL_GetTick>
 8003020:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003024:	f7fe fdce 	bl	8001bc4 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e2fd      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003036:	4b08      	ldr	r3, [pc, #32]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003042:	4b05      	ldr	r3, [pc, #20]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	061b      	lsls	r3, r3, #24
 8003050:	4901      	ldr	r1, [pc, #4]	@ (8003058 <HAL_RCC_OscConfig+0x278>)
 8003052:	4313      	orrs	r3, r2
 8003054:	604b      	str	r3, [r1, #4]
 8003056:	e01a      	b.n	800308e <HAL_RCC_OscConfig+0x2ae>
 8003058:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800305c:	4b97      	ldr	r3, [pc, #604]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a96      	ldr	r2, [pc, #600]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003062:	f023 0301 	bic.w	r3, r3, #1
 8003066:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003068:	f7fe fdac 	bl	8001bc4 <HAL_GetTick>
 800306c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003070:	f7fe fda8 	bl	8001bc4 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e2d7      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003082:	4b8e      	ldr	r3, [pc, #568]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0304 	and.w	r3, r3, #4
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f0      	bne.n	8003070 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0310 	and.w	r3, r3, #16
 8003096:	2b00      	cmp	r3, #0
 8003098:	d06a      	beq.n	8003170 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800309a:	4b88      	ldr	r3, [pc, #544]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030a2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80030a4:	4b85      	ldr	r3, [pc, #532]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80030a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	2b08      	cmp	r3, #8
 80030ae:	d007      	beq.n	80030c0 <HAL_RCC_OscConfig+0x2e0>
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	2b18      	cmp	r3, #24
 80030b4:	d11b      	bne.n	80030ee <HAL_RCC_OscConfig+0x30e>
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f003 0303 	and.w	r3, r3, #3
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d116      	bne.n	80030ee <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80030c0:	4b7e      	ldr	r3, [pc, #504]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_OscConfig+0x2f8>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	2b80      	cmp	r3, #128	@ 0x80
 80030d2:	d001      	beq.n	80030d8 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e2ac      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80030d8:	4b78      	ldr	r3, [pc, #480]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	061b      	lsls	r3, r3, #24
 80030e6:	4975      	ldr	r1, [pc, #468]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80030ec:	e040      	b.n	8003170 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d023      	beq.n	800313e <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80030f6:	4b71      	ldr	r3, [pc, #452]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a70      	ldr	r2, [pc, #448]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80030fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003100:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003102:	f7fe fd5f 	bl	8001bc4 <HAL_GetTick>
 8003106:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003108:	e008      	b.n	800311c <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800310a:	f7fe fd5b 	bl	8001bc4 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d901      	bls.n	800311c <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e28a      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800311c:	4b67      	ldr	r3, [pc, #412]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003124:	2b00      	cmp	r3, #0
 8003126:	d0f0      	beq.n	800310a <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003128:	4b64      	ldr	r3, [pc, #400]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	061b      	lsls	r3, r3, #24
 8003136:	4961      	ldr	r1, [pc, #388]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003138:	4313      	orrs	r3, r2
 800313a:	60cb      	str	r3, [r1, #12]
 800313c:	e018      	b.n	8003170 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800313e:	4b5f      	ldr	r3, [pc, #380]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a5e      	ldr	r2, [pc, #376]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003148:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314a:	f7fe fd3b 	bl	8001bc4 <HAL_GetTick>
 800314e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003150:	e008      	b.n	8003164 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003152:	f7fe fd37 	bl	8001bc4 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e266      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003164:	4b55      	ldr	r3, [pc, #340]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1f0      	bne.n	8003152 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d036      	beq.n	80031ea <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d019      	beq.n	80031b8 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003184:	4b4d      	ldr	r3, [pc, #308]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003188:	4a4c      	ldr	r2, [pc, #304]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003190:	f7fe fd18 	bl	8001bc4 <HAL_GetTick>
 8003194:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003198:	f7fe fd14 	bl	8001bc4 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e243      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031aa:	4b44      	ldr	r3, [pc, #272]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80031ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d0f0      	beq.n	8003198 <HAL_RCC_OscConfig+0x3b8>
 80031b6:	e018      	b.n	80031ea <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031b8:	4b40      	ldr	r3, [pc, #256]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80031ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031bc:	4a3f      	ldr	r2, [pc, #252]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80031be:	f023 0301 	bic.w	r3, r3, #1
 80031c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c4:	f7fe fcfe 	bl	8001bc4 <HAL_GetTick>
 80031c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031cc:	f7fe fcfa 	bl	8001bc4 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e229      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80031de:	4b37      	ldr	r3, [pc, #220]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80031e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0320 	and.w	r3, r3, #32
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d036      	beq.n	8003264 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d019      	beq.n	8003232 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031fe:	4b2f      	ldr	r3, [pc, #188]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a2e      	ldr	r2, [pc, #184]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003204:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003208:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800320a:	f7fe fcdb 	bl	8001bc4 <HAL_GetTick>
 800320e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003210:	e008      	b.n	8003224 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003212:	f7fe fcd7 	bl	8001bc4 <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d901      	bls.n	8003224 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e206      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003224:	4b25      	ldr	r3, [pc, #148]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d0f0      	beq.n	8003212 <HAL_RCC_OscConfig+0x432>
 8003230:	e018      	b.n	8003264 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003232:	4b22      	ldr	r3, [pc, #136]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a21      	ldr	r2, [pc, #132]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 8003238:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800323c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800323e:	f7fe fcc1 	bl	8001bc4 <HAL_GetTick>
 8003242:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003244:	e008      	b.n	8003258 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003246:	f7fe fcbd 	bl	8001bc4 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e1ec      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003258:	4b18      	ldr	r3, [pc, #96]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1f0      	bne.n	8003246 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 80af 	beq.w	80033d0 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003272:	4b13      	ldr	r3, [pc, #76]	@ (80032c0 <HAL_RCC_OscConfig+0x4e0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a12      	ldr	r2, [pc, #72]	@ (80032c0 <HAL_RCC_OscConfig+0x4e0>)
 8003278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800327c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800327e:	f7fe fca1 	bl	8001bc4 <HAL_GetTick>
 8003282:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003284:	e008      	b.n	8003298 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003286:	f7fe fc9d 	bl	8001bc4 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b64      	cmp	r3, #100	@ 0x64
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e1cc      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003298:	4b09      	ldr	r3, [pc, #36]	@ (80032c0 <HAL_RCC_OscConfig+0x4e0>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0f0      	beq.n	8003286 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d10b      	bne.n	80032c4 <HAL_RCC_OscConfig+0x4e4>
 80032ac:	4b03      	ldr	r3, [pc, #12]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80032ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b0:	4a02      	ldr	r2, [pc, #8]	@ (80032bc <HAL_RCC_OscConfig+0x4dc>)
 80032b2:	f043 0301 	orr.w	r3, r3, #1
 80032b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80032b8:	e05b      	b.n	8003372 <HAL_RCC_OscConfig+0x592>
 80032ba:	bf00      	nop
 80032bc:	58024400 	.word	0x58024400
 80032c0:	58024800 	.word	0x58024800
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d112      	bne.n	80032f2 <HAL_RCC_OscConfig+0x512>
 80032cc:	4b9d      	ldr	r3, [pc, #628]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80032ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d0:	4a9c      	ldr	r2, [pc, #624]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80032d2:	f023 0301 	bic.w	r3, r3, #1
 80032d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80032d8:	4b9a      	ldr	r3, [pc, #616]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80032da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032dc:	4a99      	ldr	r2, [pc, #612]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80032de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032e4:	4b97      	ldr	r3, [pc, #604]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80032e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e8:	4a96      	ldr	r2, [pc, #600]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80032ea:	f023 0304 	bic.w	r3, r3, #4
 80032ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80032f0:	e03f      	b.n	8003372 <HAL_RCC_OscConfig+0x592>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	2b05      	cmp	r3, #5
 80032f8:	d112      	bne.n	8003320 <HAL_RCC_OscConfig+0x540>
 80032fa:	4b92      	ldr	r3, [pc, #584]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80032fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032fe:	4a91      	ldr	r2, [pc, #580]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	6713      	str	r3, [r2, #112]	@ 0x70
 8003306:	4b8f      	ldr	r3, [pc, #572]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800330a:	4a8e      	ldr	r2, [pc, #568]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800330c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003310:	6713      	str	r3, [r2, #112]	@ 0x70
 8003312:	4b8c      	ldr	r3, [pc, #560]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003316:	4a8b      	ldr	r2, [pc, #556]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	6713      	str	r3, [r2, #112]	@ 0x70
 800331e:	e028      	b.n	8003372 <HAL_RCC_OscConfig+0x592>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2b85      	cmp	r3, #133	@ 0x85
 8003326:	d112      	bne.n	800334e <HAL_RCC_OscConfig+0x56e>
 8003328:	4b86      	ldr	r3, [pc, #536]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800332a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800332c:	4a85      	ldr	r2, [pc, #532]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800332e:	f043 0304 	orr.w	r3, r3, #4
 8003332:	6713      	str	r3, [r2, #112]	@ 0x70
 8003334:	4b83      	ldr	r3, [pc, #524]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003338:	4a82      	ldr	r2, [pc, #520]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800333a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800333e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003340:	4b80      	ldr	r3, [pc, #512]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003344:	4a7f      	ldr	r2, [pc, #508]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003346:	f043 0301 	orr.w	r3, r3, #1
 800334a:	6713      	str	r3, [r2, #112]	@ 0x70
 800334c:	e011      	b.n	8003372 <HAL_RCC_OscConfig+0x592>
 800334e:	4b7d      	ldr	r3, [pc, #500]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003352:	4a7c      	ldr	r2, [pc, #496]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003354:	f023 0301 	bic.w	r3, r3, #1
 8003358:	6713      	str	r3, [r2, #112]	@ 0x70
 800335a:	4b7a      	ldr	r3, [pc, #488]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800335c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800335e:	4a79      	ldr	r2, [pc, #484]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003360:	f023 0304 	bic.w	r3, r3, #4
 8003364:	6713      	str	r3, [r2, #112]	@ 0x70
 8003366:	4b77      	ldr	r3, [pc, #476]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800336a:	4a76      	ldr	r2, [pc, #472]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800336c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003370:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d015      	beq.n	80033a6 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337a:	f7fe fc23 	bl	8001bc4 <HAL_GetTick>
 800337e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003380:	e00a      	b.n	8003398 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003382:	f7fe fc1f 	bl	8001bc4 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003390:	4293      	cmp	r3, r2
 8003392:	d901      	bls.n	8003398 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e14c      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003398:	4b6a      	ldr	r3, [pc, #424]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800339a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0ee      	beq.n	8003382 <HAL_RCC_OscConfig+0x5a2>
 80033a4:	e014      	b.n	80033d0 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a6:	f7fe fc0d 	bl	8001bc4 <HAL_GetTick>
 80033aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033ac:	e00a      	b.n	80033c4 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ae:	f7fe fc09 	bl	8001bc4 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033bc:	4293      	cmp	r3, r2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e136      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033c4:	4b5f      	ldr	r3, [pc, #380]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80033c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1ee      	bne.n	80033ae <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 812b 	beq.w	8003630 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80033da:	4b5a      	ldr	r3, [pc, #360]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033e2:	2b18      	cmp	r3, #24
 80033e4:	f000 80bb 	beq.w	800355e <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	f040 8095 	bne.w	800351c <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f2:	4b54      	ldr	r3, [pc, #336]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a53      	ldr	r2, [pc, #332]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80033f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fe:	f7fe fbe1 	bl	8001bc4 <HAL_GetTick>
 8003402:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003406:	f7fe fbdd 	bl	8001bc4 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e10c      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003418:	4b4a      	ldr	r3, [pc, #296]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f0      	bne.n	8003406 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003424:	4b47      	ldr	r3, [pc, #284]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003426:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003428:	4b47      	ldr	r3, [pc, #284]	@ (8003548 <HAL_RCC_OscConfig+0x768>)
 800342a:	4013      	ands	r3, r2
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003434:	0112      	lsls	r2, r2, #4
 8003436:	430a      	orrs	r2, r1
 8003438:	4942      	ldr	r1, [pc, #264]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800343a:	4313      	orrs	r3, r2
 800343c:	628b      	str	r3, [r1, #40]	@ 0x28
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	3b01      	subs	r3, #1
 8003444:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800344c:	3b01      	subs	r3, #1
 800344e:	025b      	lsls	r3, r3, #9
 8003450:	b29b      	uxth	r3, r3
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003458:	3b01      	subs	r3, #1
 800345a:	041b      	lsls	r3, r3, #16
 800345c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003466:	3b01      	subs	r3, #1
 8003468:	061b      	lsls	r3, r3, #24
 800346a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800346e:	4935      	ldr	r1, [pc, #212]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003470:	4313      	orrs	r3, r2
 8003472:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003474:	4b33      	ldr	r3, [pc, #204]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	4a32      	ldr	r2, [pc, #200]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003480:	4b30      	ldr	r3, [pc, #192]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003482:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003484:	4b31      	ldr	r3, [pc, #196]	@ (800354c <HAL_RCC_OscConfig+0x76c>)
 8003486:	4013      	ands	r3, r2
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800348c:	00d2      	lsls	r2, r2, #3
 800348e:	492d      	ldr	r1, [pc, #180]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003490:	4313      	orrs	r3, r2
 8003492:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003494:	4b2b      	ldr	r3, [pc, #172]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003498:	f023 020c 	bic.w	r2, r3, #12
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	4928      	ldr	r1, [pc, #160]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80034a6:	4b27      	ldr	r3, [pc, #156]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034aa:	f023 0202 	bic.w	r2, r3, #2
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b2:	4924      	ldr	r1, [pc, #144]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80034b8:	4b22      	ldr	r3, [pc, #136]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034bc:	4a21      	ldr	r2, [pc, #132]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80034d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80034dc:	4b19      	ldr	r3, [pc, #100]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e0:	4a18      	ldr	r2, [pc, #96]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e8:	4b16      	ldr	r3, [pc, #88]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a15      	ldr	r2, [pc, #84]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 80034ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f4:	f7fe fb66 	bl	8001bc4 <HAL_GetTick>
 80034f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034fc:	f7fe fb62 	bl	8001bc4 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e091      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800350e:	4b0d      	ldr	r3, [pc, #52]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d0f0      	beq.n	80034fc <HAL_RCC_OscConfig+0x71c>
 800351a:	e089      	b.n	8003630 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351c:	4b09      	ldr	r3, [pc, #36]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a08      	ldr	r2, [pc, #32]	@ (8003544 <HAL_RCC_OscConfig+0x764>)
 8003522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003526:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003528:	f7fe fb4c 	bl	8001bc4 <HAL_GetTick>
 800352c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800352e:	e00f      	b.n	8003550 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003530:	f7fe fb48 	bl	8001bc4 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d908      	bls.n	8003550 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e077      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
 8003542:	bf00      	nop
 8003544:	58024400 	.word	0x58024400
 8003548:	fffffc0c 	.word	0xfffffc0c
 800354c:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003550:	4b3a      	ldr	r3, [pc, #232]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1e9      	bne.n	8003530 <HAL_RCC_OscConfig+0x750>
 800355c:	e068      	b.n	8003630 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800355e:	4b37      	ldr	r3, [pc, #220]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 8003560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003562:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003564:	4b35      	ldr	r3, [pc, #212]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 8003566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003568:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	2b01      	cmp	r3, #1
 8003570:	d031      	beq.n	80035d6 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	f003 0203 	and.w	r2, r3, #3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800357c:	429a      	cmp	r2, r3
 800357e:	d12a      	bne.n	80035d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	091b      	lsrs	r3, r3, #4
 8003584:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358c:	429a      	cmp	r2, r3
 800358e:	d122      	bne.n	80035d6 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800359c:	429a      	cmp	r2, r3
 800359e:	d11a      	bne.n	80035d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	0a5b      	lsrs	r3, r3, #9
 80035a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ac:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d111      	bne.n	80035d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	0c1b      	lsrs	r3, r3, #16
 80035b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035be:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d108      	bne.n	80035d6 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	0e1b      	lsrs	r3, r3, #24
 80035c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d001      	beq.n	80035da <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e02b      	b.n	8003632 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80035da:	4b18      	ldr	r3, [pc, #96]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 80035dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035de:	08db      	lsrs	r3, r3, #3
 80035e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80035e4:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d01f      	beq.n	8003630 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80035f0:	4b12      	ldr	r3, [pc, #72]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 80035f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f4:	4a11      	ldr	r2, [pc, #68]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 80035f6:	f023 0301 	bic.w	r3, r3, #1
 80035fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80035fc:	f7fe fae2 	bl	8001bc4 <HAL_GetTick>
 8003600:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003602:	bf00      	nop
 8003604:	f7fe fade 	bl	8001bc4 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360c:	4293      	cmp	r3, r2
 800360e:	d0f9      	beq.n	8003604 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003610:	4b0a      	ldr	r3, [pc, #40]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 8003612:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003614:	4b0a      	ldr	r3, [pc, #40]	@ (8003640 <HAL_RCC_OscConfig+0x860>)
 8003616:	4013      	ands	r3, r2
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800361c:	00d2      	lsls	r2, r2, #3
 800361e:	4907      	ldr	r1, [pc, #28]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 8003620:	4313      	orrs	r3, r2
 8003622:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003624:	4b05      	ldr	r3, [pc, #20]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	4a04      	ldr	r2, [pc, #16]	@ (800363c <HAL_RCC_OscConfig+0x85c>)
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3730      	adds	r7, #48	@ 0x30
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	58024400 	.word	0x58024400
 8003640:	ffff0007 	.word	0xffff0007

08003644 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d101      	bne.n	8003658 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e19c      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003658:	4b8a      	ldr	r3, [pc, #552]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 030f 	and.w	r3, r3, #15
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d910      	bls.n	8003688 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003666:	4b87      	ldr	r3, [pc, #540]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f023 020f 	bic.w	r2, r3, #15
 800366e:	4985      	ldr	r1, [pc, #532]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003676:	4b83      	ldr	r3, [pc, #524]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d001      	beq.n	8003688 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e184      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b00      	cmp	r3, #0
 8003692:	d010      	beq.n	80036b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	4b7b      	ldr	r3, [pc, #492]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d908      	bls.n	80036b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80036a4:	4b78      	ldr	r3, [pc, #480]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	4975      	ldr	r1, [pc, #468]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d010      	beq.n	80036e4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695a      	ldr	r2, [r3, #20]
 80036c6:	4b70      	ldr	r3, [pc, #448]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d908      	bls.n	80036e4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80036d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	496a      	ldr	r1, [pc, #424]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d010      	beq.n	8003712 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699a      	ldr	r2, [r3, #24]
 80036f4:	4b64      	ldr	r3, [pc, #400]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d908      	bls.n	8003712 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003700:	4b61      	ldr	r3, [pc, #388]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	495e      	ldr	r1, [pc, #376]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800370e:	4313      	orrs	r3, r2
 8003710:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0320 	and.w	r3, r3, #32
 800371a:	2b00      	cmp	r3, #0
 800371c:	d010      	beq.n	8003740 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69da      	ldr	r2, [r3, #28]
 8003722:	4b59      	ldr	r3, [pc, #356]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800372a:	429a      	cmp	r2, r3
 800372c:	d908      	bls.n	8003740 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800372e:	4b56      	ldr	r3, [pc, #344]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69db      	ldr	r3, [r3, #28]
 800373a:	4953      	ldr	r1, [pc, #332]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800373c:	4313      	orrs	r3, r2
 800373e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d010      	beq.n	800376e <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	4b4d      	ldr	r3, [pc, #308]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	f003 030f 	and.w	r3, r3, #15
 8003758:	429a      	cmp	r2, r3
 800375a:	d908      	bls.n	800376e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800375c:	4b4a      	ldr	r3, [pc, #296]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	f023 020f 	bic.w	r2, r3, #15
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4947      	ldr	r1, [pc, #284]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800376a:	4313      	orrs	r3, r2
 800376c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d055      	beq.n	8003826 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800377a:	4b43      	ldr	r3, [pc, #268]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	4940      	ldr	r1, [pc, #256]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003788:	4313      	orrs	r3, r2
 800378a:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d107      	bne.n	80037a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003794:	4b3c      	ldr	r3, [pc, #240]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d121      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e0f6      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b03      	cmp	r3, #3
 80037aa:	d107      	bne.n	80037bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80037ac:	4b36      	ldr	r3, [pc, #216]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d115      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e0ea      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d107      	bne.n	80037d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037c4:	4b30      	ldr	r3, [pc, #192]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d109      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e0de      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e0d6      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037e4:	4b28      	ldr	r3, [pc, #160]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	f023 0207 	bic.w	r2, r3, #7
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	4925      	ldr	r1, [pc, #148]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037f6:	f7fe f9e5 	bl	8001bc4 <HAL_GetTick>
 80037fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fc:	e00a      	b.n	8003814 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037fe:	f7fe f9e1 	bl	8001bc4 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	f241 3288 	movw	r2, #5000	@ 0x1388
 800380c:	4293      	cmp	r3, r2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e0be      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003814:	4b1c      	ldr	r3, [pc, #112]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	429a      	cmp	r2, r3
 8003824:	d1eb      	bne.n	80037fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d010      	beq.n	8003854 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68da      	ldr	r2, [r3, #12]
 8003836:	4b14      	ldr	r3, [pc, #80]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	429a      	cmp	r2, r3
 8003840:	d208      	bcs.n	8003854 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003842:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	f023 020f 	bic.w	r2, r3, #15
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	490e      	ldr	r1, [pc, #56]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003850:	4313      	orrs	r3, r2
 8003852:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003854:	4b0b      	ldr	r3, [pc, #44]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d214      	bcs.n	800388c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b08      	ldr	r3, [pc, #32]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 020f 	bic.w	r2, r3, #15
 800386a:	4906      	ldr	r1, [pc, #24]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	4313      	orrs	r3, r2
 8003870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003872:	4b04      	ldr	r3, [pc, #16]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d005      	beq.n	800388c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e086      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
 8003884:	52002000 	.word	0x52002000
 8003888:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d010      	beq.n	80038ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	4b3f      	ldr	r3, [pc, #252]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d208      	bcs.n	80038ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80038a8:	4b3c      	ldr	r3, [pc, #240]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	4939      	ldr	r1, [pc, #228]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0308 	and.w	r3, r3, #8
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d010      	beq.n	80038e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	695a      	ldr	r2, [r3, #20]
 80038ca:	4b34      	ldr	r3, [pc, #208]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d208      	bcs.n	80038e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80038d6:	4b31      	ldr	r3, [pc, #196]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	492e      	ldr	r1, [pc, #184]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0310 	and.w	r3, r3, #16
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d010      	beq.n	8003916 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	699a      	ldr	r2, [r3, #24]
 80038f8:	4b28      	ldr	r3, [pc, #160]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003900:	429a      	cmp	r2, r3
 8003902:	d208      	bcs.n	8003916 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003904:	4b25      	ldr	r3, [pc, #148]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	4922      	ldr	r1, [pc, #136]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003912:	4313      	orrs	r3, r2
 8003914:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0320 	and.w	r3, r3, #32
 800391e:	2b00      	cmp	r3, #0
 8003920:	d010      	beq.n	8003944 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69da      	ldr	r2, [r3, #28]
 8003926:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800392e:	429a      	cmp	r2, r3
 8003930:	d208      	bcs.n	8003944 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003932:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	4917      	ldr	r1, [pc, #92]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003940:	4313      	orrs	r3, r2
 8003942:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003944:	f000 f834 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 8003948:	4602      	mov	r2, r0
 800394a:	4b14      	ldr	r3, [pc, #80]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	0a1b      	lsrs	r3, r3, #8
 8003950:	f003 030f 	and.w	r3, r3, #15
 8003954:	4912      	ldr	r1, [pc, #72]	@ (80039a0 <HAL_RCC_ClockConfig+0x35c>)
 8003956:	5ccb      	ldrb	r3, [r1, r3]
 8003958:	f003 031f 	and.w	r3, r3, #31
 800395c:	fa22 f303 	lsr.w	r3, r2, r3
 8003960:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003962:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	f003 030f 	and.w	r3, r3, #15
 800396a:	4a0d      	ldr	r2, [pc, #52]	@ (80039a0 <HAL_RCC_ClockConfig+0x35c>)
 800396c:	5cd3      	ldrb	r3, [r2, r3]
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	fa22 f303 	lsr.w	r3, r2, r3
 8003978:	4a0a      	ldr	r2, [pc, #40]	@ (80039a4 <HAL_RCC_ClockConfig+0x360>)
 800397a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800397c:	4a0a      	ldr	r2, [pc, #40]	@ (80039a8 <HAL_RCC_ClockConfig+0x364>)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003982:	4b0a      	ldr	r3, [pc, #40]	@ (80039ac <HAL_RCC_ClockConfig+0x368>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f7fe f8d2 	bl	8001b30 <HAL_InitTick>
 800398c:	4603      	mov	r3, r0
 800398e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003990:	7bfb      	ldrb	r3, [r7, #15]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	58024400 	.word	0x58024400
 80039a0:	08007b00 	.word	0x08007b00
 80039a4:	24000004 	.word	0x24000004
 80039a8:	24000000 	.word	0x24000000
 80039ac:	24000024 	.word	0x24000024

080039b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b089      	sub	sp, #36	@ 0x24
 80039b4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039b6:	4bb3      	ldr	r3, [pc, #716]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039be:	2b18      	cmp	r3, #24
 80039c0:	f200 8155 	bhi.w	8003c6e <HAL_RCC_GetSysClockFreq+0x2be>
 80039c4:	a201      	add	r2, pc, #4	@ (adr r2, 80039cc <HAL_RCC_GetSysClockFreq+0x1c>)
 80039c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ca:	bf00      	nop
 80039cc:	08003a31 	.word	0x08003a31
 80039d0:	08003c6f 	.word	0x08003c6f
 80039d4:	08003c6f 	.word	0x08003c6f
 80039d8:	08003c6f 	.word	0x08003c6f
 80039dc:	08003c6f 	.word	0x08003c6f
 80039e0:	08003c6f 	.word	0x08003c6f
 80039e4:	08003c6f 	.word	0x08003c6f
 80039e8:	08003c6f 	.word	0x08003c6f
 80039ec:	08003a57 	.word	0x08003a57
 80039f0:	08003c6f 	.word	0x08003c6f
 80039f4:	08003c6f 	.word	0x08003c6f
 80039f8:	08003c6f 	.word	0x08003c6f
 80039fc:	08003c6f 	.word	0x08003c6f
 8003a00:	08003c6f 	.word	0x08003c6f
 8003a04:	08003c6f 	.word	0x08003c6f
 8003a08:	08003c6f 	.word	0x08003c6f
 8003a0c:	08003a5d 	.word	0x08003a5d
 8003a10:	08003c6f 	.word	0x08003c6f
 8003a14:	08003c6f 	.word	0x08003c6f
 8003a18:	08003c6f 	.word	0x08003c6f
 8003a1c:	08003c6f 	.word	0x08003c6f
 8003a20:	08003c6f 	.word	0x08003c6f
 8003a24:	08003c6f 	.word	0x08003c6f
 8003a28:	08003c6f 	.word	0x08003c6f
 8003a2c:	08003a63 	.word	0x08003a63
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a30:	4b94      	ldr	r3, [pc, #592]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0320 	and.w	r3, r3, #32
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d009      	beq.n	8003a50 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a3c:	4b91      	ldr	r3, [pc, #580]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	08db      	lsrs	r3, r3, #3
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	4a90      	ldr	r2, [pc, #576]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003a48:	fa22 f303 	lsr.w	r3, r2, r3
 8003a4c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003a4e:	e111      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003a50:	4b8d      	ldr	r3, [pc, #564]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003a52:	61bb      	str	r3, [r7, #24]
      break;
 8003a54:	e10e      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003a56:	4b8d      	ldr	r3, [pc, #564]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a58:	61bb      	str	r3, [r7, #24]
      break;
 8003a5a:	e10b      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003a5c:	4b8c      	ldr	r3, [pc, #560]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003a5e:	61bb      	str	r3, [r7, #24]
      break;
 8003a60:	e108      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a62:	4b88      	ldr	r3, [pc, #544]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003a6c:	4b85      	ldr	r3, [pc, #532]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a76:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003a78:	4b82      	ldr	r3, [pc, #520]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003a82:	4b80      	ldr	r3, [pc, #512]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a86:	08db      	lsrs	r3, r3, #3
 8003a88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	fb02 f303 	mul.w	r3, r2, r3
 8003a92:	ee07 3a90 	vmov	s15, r3
 8003a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a9a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 80e1 	beq.w	8003c68 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	f000 8083 	beq.w	8003bb4 <HAL_RCC_GetSysClockFreq+0x204>
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	f200 80a1 	bhi.w	8003bf8 <HAL_RCC_GetSysClockFreq+0x248>
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_RCC_GetSysClockFreq+0x114>
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d056      	beq.n	8003b70 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003ac2:	e099      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ac4:	4b6f      	ldr	r3, [pc, #444]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0320 	and.w	r3, r3, #32
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d02d      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ad0:	4b6c      	ldr	r3, [pc, #432]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	08db      	lsrs	r3, r3, #3
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	4a6b      	ldr	r2, [pc, #428]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	ee07 3a90 	vmov	s15, r3
 8003ae8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	ee07 3a90 	vmov	s15, r3
 8003af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003afa:	4b62      	ldr	r3, [pc, #392]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b0e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b26:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003b2a:	e087      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	ee07 3a90 	vmov	s15, r3
 8003b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b36:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003c98 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003b3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b3e:	4b51      	ldr	r3, [pc, #324]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b46:	ee07 3a90 	vmov	s15, r3
 8003b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b52:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003b6e:	e065      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	ee07 3a90 	vmov	s15, r3
 8003b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b7a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003c9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b82:	4b40      	ldr	r3, [pc, #256]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b8a:	ee07 3a90 	vmov	s15, r3
 8003b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b92:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b96:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003bb2:	e043      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	ee07 3a90 	vmov	s15, r3
 8003bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bbe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003ca0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bc6:	4b2f      	ldr	r3, [pc, #188]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bce:	ee07 3a90 	vmov	s15, r3
 8003bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bda:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003bf6:	e021      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	ee07 3a90 	vmov	s15, r3
 8003bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c02:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003c9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c12:	ee07 3a90 	vmov	s15, r3
 8003c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c1e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c3a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003c3c:	4b11      	ldr	r3, [pc, #68]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c40:	0a5b      	lsrs	r3, r3, #9
 8003c42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c46:	3301      	adds	r3, #1
 8003c48:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	ee07 3a90 	vmov	s15, r3
 8003c50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c54:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c60:	ee17 3a90 	vmov	r3, s15
 8003c64:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003c66:	e005      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	61bb      	str	r3, [r7, #24]
      break;
 8003c6c:	e002      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003c6e:	4b07      	ldr	r3, [pc, #28]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003c70:	61bb      	str	r3, [r7, #24]
      break;
 8003c72:	bf00      	nop
  }

  return sysclockfreq;
 8003c74:	69bb      	ldr	r3, [r7, #24]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3724      	adds	r7, #36	@ 0x24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	58024400 	.word	0x58024400
 8003c88:	03d09000 	.word	0x03d09000
 8003c8c:	003d0900 	.word	0x003d0900
 8003c90:	007a1200 	.word	0x007a1200
 8003c94:	46000000 	.word	0x46000000
 8003c98:	4c742400 	.word	0x4c742400
 8003c9c:	4a742400 	.word	0x4a742400
 8003ca0:	4af42400 	.word	0x4af42400

08003ca4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8003caa:	f7ff fe81 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	4b10      	ldr	r3, [pc, #64]	@ (8003cf4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	490f      	ldr	r1, [pc, #60]	@ (8003cf8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003cbc:	5ccb      	ldrb	r3, [r1, r3]
 8003cbe:	f003 031f 	and.w	r3, r3, #31
 8003cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc6:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f003 030f 	and.w	r3, r3, #15
 8003cd0:	4a09      	ldr	r2, [pc, #36]	@ (8003cf8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003cd2:	5cd3      	ldrb	r3, [r2, r3]
 8003cd4:	f003 031f 	and.w	r3, r3, #31
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	fa22 f303 	lsr.w	r3, r2, r3
 8003cde:	4a07      	ldr	r2, [pc, #28]	@ (8003cfc <HAL_RCC_GetHCLKFreq+0x58>)
 8003ce0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003ce8:	4b04      	ldr	r3, [pc, #16]	@ (8003cfc <HAL_RCC_GetHCLKFreq+0x58>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	58024400 	.word	0x58024400
 8003cf8:	08007b00 	.word	0x08007b00
 8003cfc:	24000004 	.word	0x24000004
 8003d00:	24000000 	.word	0x24000000

08003d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8003d08:	f7ff ffcc 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	4b06      	ldr	r3, [pc, #24]	@ (8003d28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	4904      	ldr	r1, [pc, #16]	@ (8003d2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d1a:	5ccb      	ldrb	r3, [r1, r3]
 8003d1c:	f003 031f 	and.w	r3, r3, #31
 8003d20:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	58024400 	.word	0x58024400
 8003d2c:	08007b00 	.word	0x08007b00

08003d30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8003d34:	f7ff ffb6 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	4b06      	ldr	r3, [pc, #24]	@ (8003d54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d3c:	69db      	ldr	r3, [r3, #28]
 8003d3e:	0a1b      	lsrs	r3, r3, #8
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	4904      	ldr	r1, [pc, #16]	@ (8003d58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d46:	5ccb      	ldrb	r3, [r1, r3]
 8003d48:	f003 031f 	and.w	r3, r3, #31
 8003d4c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	58024400 	.word	0x58024400
 8003d58:	08007b00 	.word	0x08007b00

08003d5c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d60:	b0c8      	sub	sp, #288	@ 0x120
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d6e:	2300      	movs	r3, #0
 8003d70:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003d74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003d80:	2500      	movs	r5, #0
 8003d82:	ea54 0305 	orrs.w	r3, r4, r5
 8003d86:	d049      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003d88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d8e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d92:	d02f      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003d94:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d98:	d828      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003d9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d9e:	d01a      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003da0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003da4:	d822      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dae:	d007      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003db0:	e01c      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003db2:	4ba7      	ldr	r3, [pc, #668]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db6:	4aa6      	ldr	r2, [pc, #664]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003dbe:	e01a      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003dc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dc4:	3308      	adds	r3, #8
 8003dc6:	2102      	movs	r1, #2
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f001 fc43 	bl	8005654 <RCCEx_PLL2_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003dd4:	e00f      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dda:	3328      	adds	r3, #40	@ 0x28
 8003ddc:	2102      	movs	r1, #2
 8003dde:	4618      	mov	r0, r3
 8003de0:	f001 fcea 	bl	80057b8 <RCCEx_PLL3_Config>
 8003de4:	4603      	mov	r3, r0
 8003de6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003dea:	e004      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003df2:	e000      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003df6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10a      	bne.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003dfe:	4b94      	ldr	r3, [pc, #592]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e02:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003e06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e0c:	4a90      	ldr	r2, [pc, #576]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e0e:	430b      	orrs	r3, r1
 8003e10:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e12:	e003      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e14:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e18:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e24:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003e28:	f04f 0900 	mov.w	r9, #0
 8003e2c:	ea58 0309 	orrs.w	r3, r8, r9
 8003e30:	d047      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003e32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d82a      	bhi.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e42:	bf00      	nop
 8003e44:	08003e59 	.word	0x08003e59
 8003e48:	08003e67 	.word	0x08003e67
 8003e4c:	08003e7d 	.word	0x08003e7d
 8003e50:	08003e9b 	.word	0x08003e9b
 8003e54:	08003e9b 	.word	0x08003e9b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e58:	4b7d      	ldr	r3, [pc, #500]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5c:	4a7c      	ldr	r2, [pc, #496]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003e5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e64:	e01a      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e6a:	3308      	adds	r3, #8
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f001 fbf0 	bl	8005654 <RCCEx_PLL2_Config>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e7a:	e00f      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e80:	3328      	adds	r3, #40	@ 0x28
 8003e82:	2100      	movs	r1, #0
 8003e84:	4618      	mov	r0, r3
 8003e86:	f001 fc97 	bl	80057b8 <RCCEx_PLL3_Config>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e90:	e004      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003e98:	e000      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003e9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ea4:	4b6a      	ldr	r3, [pc, #424]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea8:	f023 0107 	bic.w	r1, r3, #7
 8003eac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb2:	4a67      	ldr	r2, [pc, #412]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	6513      	str	r3, [r2, #80]	@ 0x50
 8003eb8:	e003      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eba:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ebe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8003ec2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eca:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003ece:	f04f 0b00 	mov.w	fp, #0
 8003ed2:	ea5a 030b 	orrs.w	r3, sl, fp
 8003ed6:	d054      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8003ed8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ede:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003ee2:	d036      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003ee4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003ee8:	d82f      	bhi.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eee:	d032      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ef4:	d829      	bhi.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003ef6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ef8:	d02f      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8003efa:	2bc0      	cmp	r3, #192	@ 0xc0
 8003efc:	d825      	bhi.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003efe:	2b80      	cmp	r3, #128	@ 0x80
 8003f00:	d018      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8003f02:	2b80      	cmp	r3, #128	@ 0x80
 8003f04:	d821      	bhi.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d002      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8003f0a:	2b40      	cmp	r3, #64	@ 0x40
 8003f0c:	d007      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8003f0e:	e01c      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f10:	4b4f      	ldr	r3, [pc, #316]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f14:	4a4e      	ldr	r2, [pc, #312]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003f1c:	e01e      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f22:	3308      	adds	r3, #8
 8003f24:	2100      	movs	r1, #0
 8003f26:	4618      	mov	r0, r3
 8003f28:	f001 fb94 	bl	8005654 <RCCEx_PLL2_Config>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003f32:	e013      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f38:	3328      	adds	r3, #40	@ 0x28
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f001 fc3b 	bl	80057b8 <RCCEx_PLL3_Config>
 8003f42:	4603      	mov	r3, r0
 8003f44:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003f48:	e008      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003f50:	e004      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003f52:	bf00      	nop
 8003f54:	e002      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003f56:	bf00      	nop
 8003f58:	e000      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8003f5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f5c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d10a      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8003f64:	4b3a      	ldr	r3, [pc, #232]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f68:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003f6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f72:	4a37      	ldr	r2, [pc, #220]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f74:	430b      	orrs	r3, r1
 8003f76:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f78:	e003      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f7e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8003f82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003f8e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003f92:	2300      	movs	r3, #0
 8003f94:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003f98:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	d05c      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8003fa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fa8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003fac:	d03b      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003fae:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003fb2:	d834      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003fb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fb8:	d037      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8003fba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fbe:	d82e      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003fc0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fc4:	d033      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003fc6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fca:	d828      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd0:	d01a      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8003fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd6:	d822      	bhi.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8003fdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fe0:	d007      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003fe2:	e01c      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe8:	4a19      	ldr	r2, [pc, #100]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003fea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003ff0:	e01e      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ff2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ff6:	3308      	adds	r3, #8
 8003ff8:	2100      	movs	r1, #0
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f001 fb2a 	bl	8005654 <RCCEx_PLL2_Config>
 8004000:	4603      	mov	r3, r0
 8004002:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8004006:	e013      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004008:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800400c:	3328      	adds	r3, #40	@ 0x28
 800400e:	2100      	movs	r1, #0
 8004010:	4618      	mov	r0, r3
 8004012:	f001 fbd1 	bl	80057b8 <RCCEx_PLL3_Config>
 8004016:	4603      	mov	r3, r0
 8004018:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800401c:	e008      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004024:	e004      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8004026:	bf00      	nop
 8004028:	e002      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800402a:	bf00      	nop
 800402c:	e000      	b.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800402e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004030:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10d      	bne.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8004038:	4b05      	ldr	r3, [pc, #20]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800403a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800403c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004040:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004046:	4a02      	ldr	r2, [pc, #8]	@ (8004050 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004048:	430b      	orrs	r3, r1
 800404a:	6513      	str	r3, [r2, #80]	@ 0x50
 800404c:	e006      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x300>
 800404e:	bf00      	nop
 8004050:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004054:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004058:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800405c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004064:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004068:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800406c:	2300      	movs	r3, #0
 800406e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004072:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004076:	460b      	mov	r3, r1
 8004078:	4313      	orrs	r3, r2
 800407a:	d03a      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800407c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004082:	2b30      	cmp	r3, #48	@ 0x30
 8004084:	d01f      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004086:	2b30      	cmp	r3, #48	@ 0x30
 8004088:	d819      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x362>
 800408a:	2b20      	cmp	r3, #32
 800408c:	d00c      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800408e:	2b20      	cmp	r3, #32
 8004090:	d815      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004092:	2b00      	cmp	r3, #0
 8004094:	d019      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8004096:	2b10      	cmp	r3, #16
 8004098:	d111      	bne.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800409a:	4bae      	ldr	r3, [pc, #696]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800409c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409e:	4aad      	ldr	r2, [pc, #692]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80040a6:	e011      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040ac:	3308      	adds	r3, #8
 80040ae:	2102      	movs	r1, #2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f001 facf 	bl	8005654 <RCCEx_PLL2_Config>
 80040b6:	4603      	mov	r3, r0
 80040b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80040bc:	e006      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80040c4:	e002      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 80040c6:	bf00      	nop
 80040c8:	e000      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 80040ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040cc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10a      	bne.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80040d4:	4b9f      	ldr	r3, [pc, #636]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80040dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e2:	4a9c      	ldr	r2, [pc, #624]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040e4:	430b      	orrs	r3, r1
 80040e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040e8:	e003      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ea:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040ee:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80040f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80040fe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004102:	2300      	movs	r3, #0
 8004104:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004108:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800410c:	460b      	mov	r3, r1
 800410e:	4313      	orrs	r3, r2
 8004110:	d051      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004112:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004118:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800411c:	d035      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800411e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004122:	d82e      	bhi.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004124:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004128:	d031      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x432>
 800412a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800412e:	d828      	bhi.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004130:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004134:	d01a      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x410>
 8004136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800413a:	d822      	bhi.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800413c:	2b00      	cmp	r3, #0
 800413e:	d003      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8004140:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004144:	d007      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8004146:	e01c      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004148:	4b82      	ldr	r3, [pc, #520]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800414a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414c:	4a81      	ldr	r2, [pc, #516]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800414e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004152:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004154:	e01c      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004156:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800415a:	3308      	adds	r3, #8
 800415c:	2100      	movs	r1, #0
 800415e:	4618      	mov	r0, r3
 8004160:	f001 fa78 	bl	8005654 <RCCEx_PLL2_Config>
 8004164:	4603      	mov	r3, r0
 8004166:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800416a:	e011      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800416c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004170:	3328      	adds	r3, #40	@ 0x28
 8004172:	2100      	movs	r1, #0
 8004174:	4618      	mov	r0, r3
 8004176:	f001 fb1f 	bl	80057b8 <RCCEx_PLL3_Config>
 800417a:	4603      	mov	r3, r0
 800417c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004180:	e006      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004188:	e002      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800418a:	bf00      	nop
 800418c:	e000      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800418e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004190:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004194:	2b00      	cmp	r3, #0
 8004196:	d10a      	bne.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004198:	4b6e      	ldr	r3, [pc, #440]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800419a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800419c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80041a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041a6:	4a6b      	ldr	r2, [pc, #428]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041a8:	430b      	orrs	r3, r1
 80041aa:	6513      	str	r3, [r2, #80]	@ 0x50
 80041ac:	e003      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80041b2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80041b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041be:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80041c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80041c6:	2300      	movs	r3, #0
 80041c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80041cc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80041d0:	460b      	mov	r3, r1
 80041d2:	4313      	orrs	r3, r2
 80041d4:	d053      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80041d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041e0:	d033      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80041e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041e6:	d82c      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80041e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041ec:	d02f      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 80041ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041f2:	d826      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80041f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80041f8:	d02b      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80041fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80041fe:	d820      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004200:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004204:	d012      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004206:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800420a:	d81a      	bhi.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800420c:	2b00      	cmp	r3, #0
 800420e:	d022      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8004210:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004214:	d115      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004216:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800421a:	3308      	adds	r3, #8
 800421c:	2101      	movs	r1, #1
 800421e:	4618      	mov	r0, r3
 8004220:	f001 fa18 	bl	8005654 <RCCEx_PLL2_Config>
 8004224:	4603      	mov	r3, r0
 8004226:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800422a:	e015      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800422c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004230:	3328      	adds	r3, #40	@ 0x28
 8004232:	2101      	movs	r1, #1
 8004234:	4618      	mov	r0, r3
 8004236:	f001 fabf 	bl	80057b8 <RCCEx_PLL3_Config>
 800423a:	4603      	mov	r3, r0
 800423c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004240:	e00a      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004248:	e006      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800424a:	bf00      	nop
 800424c:	e004      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800424e:	bf00      	nop
 8004250:	e002      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004252:	bf00      	nop
 8004254:	e000      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004256:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004258:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10a      	bne.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004260:	4b3c      	ldr	r3, [pc, #240]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004264:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004268:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800426c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800426e:	4a39      	ldr	r2, [pc, #228]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004270:	430b      	orrs	r3, r1
 8004272:	6513      	str	r3, [r2, #80]	@ 0x50
 8004274:	e003      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004276:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800427a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800427e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004286:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800428a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800428e:	2300      	movs	r3, #0
 8004290:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004294:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004298:	460b      	mov	r3, r1
 800429a:	4313      	orrs	r3, r2
 800429c:	d060      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800429e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80042a6:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80042aa:	d039      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 80042ac:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80042b0:	d832      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80042b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042b6:	d035      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80042b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042bc:	d82c      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80042be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042c2:	d031      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80042c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042c8:	d826      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80042ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80042ce:	d02d      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80042d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80042d4:	d820      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80042d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042da:	d012      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80042dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042e0:	d81a      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d024      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80042e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042ea:	d115      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042f0:	3308      	adds	r3, #8
 80042f2:	2101      	movs	r1, #1
 80042f4:	4618      	mov	r0, r3
 80042f6:	f001 f9ad 	bl	8005654 <RCCEx_PLL2_Config>
 80042fa:	4603      	mov	r3, r0
 80042fc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004300:	e017      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004302:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004306:	3328      	adds	r3, #40	@ 0x28
 8004308:	2101      	movs	r1, #1
 800430a:	4618      	mov	r0, r3
 800430c:	f001 fa54 	bl	80057b8 <RCCEx_PLL3_Config>
 8004310:	4603      	mov	r3, r0
 8004312:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004316:	e00c      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800431e:	e008      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004320:	bf00      	nop
 8004322:	e006      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004324:	bf00      	nop
 8004326:	e004      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004328:	bf00      	nop
 800432a:	e002      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800432c:	bf00      	nop
 800432e:	e000      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004332:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10e      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800433a:	4b06      	ldr	r3, [pc, #24]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800433c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004342:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004346:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800434a:	4a02      	ldr	r2, [pc, #8]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800434c:	430b      	orrs	r3, r1
 800434e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004350:	e006      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004352:	bf00      	nop
 8004354:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004358:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800435c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004360:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800436c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004370:	2300      	movs	r3, #0
 8004372:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004376:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800437a:	460b      	mov	r3, r1
 800437c:	4313      	orrs	r3, r2
 800437e:	d037      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004380:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004384:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004386:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800438a:	d00e      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800438c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004390:	d816      	bhi.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004392:	2b00      	cmp	r3, #0
 8004394:	d018      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800439a:	d111      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800439c:	4bc4      	ldr	r3, [pc, #784]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800439e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a0:	4ac3      	ldr	r2, [pc, #780]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80043a8:	e00f      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043ae:	3308      	adds	r3, #8
 80043b0:	2101      	movs	r1, #1
 80043b2:	4618      	mov	r0, r3
 80043b4:	f001 f94e 	bl	8005654 <RCCEx_PLL2_Config>
 80043b8:	4603      	mov	r3, r0
 80043ba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80043be:	e004      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80043c6:	e000      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80043c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d10a      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80043d2:	4bb7      	ldr	r3, [pc, #732]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043d6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80043da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80043e0:	4ab3      	ldr	r2, [pc, #716]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043e2:	430b      	orrs	r3, r1
 80043e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80043e6:	e003      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80043ec:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80043f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80043fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004400:	2300      	movs	r3, #0
 8004402:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004406:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800440a:	460b      	mov	r3, r1
 800440c:	4313      	orrs	r3, r2
 800440e:	d039      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004410:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004416:	2b03      	cmp	r3, #3
 8004418:	d81c      	bhi.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800441a:	a201      	add	r2, pc, #4	@ (adr r2, 8004420 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800441c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004420:	0800445d 	.word	0x0800445d
 8004424:	08004431 	.word	0x08004431
 8004428:	0800443f 	.word	0x0800443f
 800442c:	0800445d 	.word	0x0800445d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004430:	4b9f      	ldr	r3, [pc, #636]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004434:	4a9e      	ldr	r2, [pc, #632]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004436:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800443a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800443c:	e00f      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800443e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004442:	3308      	adds	r3, #8
 8004444:	2102      	movs	r1, #2
 8004446:	4618      	mov	r0, r3
 8004448:	f001 f904 	bl	8005654 <RCCEx_PLL2_Config>
 800444c:	4603      	mov	r3, r0
 800444e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004452:	e004      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800445a:	e000      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800445c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800445e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10a      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004466:	4b92      	ldr	r3, [pc, #584]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800446a:	f023 0103 	bic.w	r1, r3, #3
 800446e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004474:	4a8e      	ldr	r2, [pc, #568]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004476:	430b      	orrs	r3, r1
 8004478:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800447a:	e003      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004480:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004484:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004490:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004494:	2300      	movs	r3, #0
 8004496:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800449a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800449e:	460b      	mov	r3, r1
 80044a0:	4313      	orrs	r3, r2
 80044a2:	f000 8099 	beq.w	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044a6:	4b83      	ldr	r3, [pc, #524]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a82      	ldr	r2, [pc, #520]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80044ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044b2:	f7fd fb87 	bl	8001bc4 <HAL_GetTick>
 80044b6:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044ba:	e00b      	b.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044bc:	f7fd fb82 	bl	8001bc4 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b64      	cmp	r3, #100	@ 0x64
 80044ca:	d903      	bls.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80044d2:	e005      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044d4:	4b77      	ldr	r3, [pc, #476]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d0ed      	beq.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80044e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d173      	bne.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80044e8:	4b71      	ldr	r3, [pc, #452]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80044ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80044ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044f4:	4053      	eors	r3, r2
 80044f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d015      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044fe:	4b6c      	ldr	r3, [pc, #432]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004502:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004506:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800450a:	4b69      	ldr	r3, [pc, #420]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800450c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800450e:	4a68      	ldr	r2, [pc, #416]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004514:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004516:	4b66      	ldr	r3, [pc, #408]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451a:	4a65      	ldr	r2, [pc, #404]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800451c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004520:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004522:	4a63      	ldr	r2, [pc, #396]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004528:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800452a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800452e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004532:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004536:	d118      	bne.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004538:	f7fd fb44 	bl	8001bc4 <HAL_GetTick>
 800453c:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004540:	e00d      	b.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004542:	f7fd fb3f 	bl	8001bc4 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800454c:	1ad2      	subs	r2, r2, r3
 800454e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004552:	429a      	cmp	r2, r3
 8004554:	d903      	bls.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 800455c:	e005      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800455e:	4b54      	ldr	r3, [pc, #336]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d0eb      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800456a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800456e:	2b00      	cmp	r3, #0
 8004570:	d129      	bne.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004572:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004576:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800457a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800457e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004582:	d10e      	bne.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004584:	4b4a      	ldr	r3, [pc, #296]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800458c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004590:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004594:	091a      	lsrs	r2, r3, #4
 8004596:	4b48      	ldr	r3, [pc, #288]	@ (80046b8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004598:	4013      	ands	r3, r2
 800459a:	4a45      	ldr	r2, [pc, #276]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800459c:	430b      	orrs	r3, r1
 800459e:	6113      	str	r3, [r2, #16]
 80045a0:	e005      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x852>
 80045a2:	4b43      	ldr	r3, [pc, #268]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	4a42      	ldr	r2, [pc, #264]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045a8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80045ac:	6113      	str	r3, [r2, #16]
 80045ae:	4b40      	ldr	r3, [pc, #256]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045b0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80045b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80045ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045be:	4a3c      	ldr	r2, [pc, #240]	@ (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80045c0:	430b      	orrs	r3, r1
 80045c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80045c4:	e008      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80045c6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80045ca:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 80045ce:	e003      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80045d4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80045d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e0:	f002 0301 	and.w	r3, r2, #1
 80045e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045e8:	2300      	movs	r3, #0
 80045ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045ee:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4313      	orrs	r3, r2
 80045f6:	f000 8090 	beq.w	800471a <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80045fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004602:	2b28      	cmp	r3, #40	@ 0x28
 8004604:	d870      	bhi.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004606:	a201      	add	r2, pc, #4	@ (adr r2, 800460c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460c:	080046f1 	.word	0x080046f1
 8004610:	080046e9 	.word	0x080046e9
 8004614:	080046e9 	.word	0x080046e9
 8004618:	080046e9 	.word	0x080046e9
 800461c:	080046e9 	.word	0x080046e9
 8004620:	080046e9 	.word	0x080046e9
 8004624:	080046e9 	.word	0x080046e9
 8004628:	080046e9 	.word	0x080046e9
 800462c:	080046bd 	.word	0x080046bd
 8004630:	080046e9 	.word	0x080046e9
 8004634:	080046e9 	.word	0x080046e9
 8004638:	080046e9 	.word	0x080046e9
 800463c:	080046e9 	.word	0x080046e9
 8004640:	080046e9 	.word	0x080046e9
 8004644:	080046e9 	.word	0x080046e9
 8004648:	080046e9 	.word	0x080046e9
 800464c:	080046d3 	.word	0x080046d3
 8004650:	080046e9 	.word	0x080046e9
 8004654:	080046e9 	.word	0x080046e9
 8004658:	080046e9 	.word	0x080046e9
 800465c:	080046e9 	.word	0x080046e9
 8004660:	080046e9 	.word	0x080046e9
 8004664:	080046e9 	.word	0x080046e9
 8004668:	080046e9 	.word	0x080046e9
 800466c:	080046f1 	.word	0x080046f1
 8004670:	080046e9 	.word	0x080046e9
 8004674:	080046e9 	.word	0x080046e9
 8004678:	080046e9 	.word	0x080046e9
 800467c:	080046e9 	.word	0x080046e9
 8004680:	080046e9 	.word	0x080046e9
 8004684:	080046e9 	.word	0x080046e9
 8004688:	080046e9 	.word	0x080046e9
 800468c:	080046f1 	.word	0x080046f1
 8004690:	080046e9 	.word	0x080046e9
 8004694:	080046e9 	.word	0x080046e9
 8004698:	080046e9 	.word	0x080046e9
 800469c:	080046e9 	.word	0x080046e9
 80046a0:	080046e9 	.word	0x080046e9
 80046a4:	080046e9 	.word	0x080046e9
 80046a8:	080046e9 	.word	0x080046e9
 80046ac:	080046f1 	.word	0x080046f1
 80046b0:	58024400 	.word	0x58024400
 80046b4:	58024800 	.word	0x58024800
 80046b8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046c0:	3308      	adds	r3, #8
 80046c2:	2101      	movs	r1, #1
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 ffc5 	bl	8005654 <RCCEx_PLL2_Config>
 80046ca:	4603      	mov	r3, r0
 80046cc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80046d0:	e00f      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046d6:	3328      	adds	r3, #40	@ 0x28
 80046d8:	2101      	movs	r1, #1
 80046da:	4618      	mov	r0, r3
 80046dc:	f001 f86c 	bl	80057b8 <RCCEx_PLL3_Config>
 80046e0:	4603      	mov	r3, r0
 80046e2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80046e6:	e004      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80046ee:	e000      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80046f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046f2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10b      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80046fa:	4bc0      	ldr	r3, [pc, #768]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80046fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046fe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004702:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004706:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800470a:	4abc      	ldr	r2, [pc, #752]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800470c:	430b      	orrs	r3, r1
 800470e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004710:	e003      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004712:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004716:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800471a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800471e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004722:	f002 0302 	and.w	r3, r2, #2
 8004726:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800472a:	2300      	movs	r3, #0
 800472c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004730:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004734:	460b      	mov	r3, r1
 8004736:	4313      	orrs	r3, r2
 8004738:	d043      	beq.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800473a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800473e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004742:	2b05      	cmp	r3, #5
 8004744:	d824      	bhi.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8004746:	a201      	add	r2, pc, #4	@ (adr r2, 800474c <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8004748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474c:	08004799 	.word	0x08004799
 8004750:	08004765 	.word	0x08004765
 8004754:	0800477b 	.word	0x0800477b
 8004758:	08004799 	.word	0x08004799
 800475c:	08004799 	.word	0x08004799
 8004760:	08004799 	.word	0x08004799
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004764:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004768:	3308      	adds	r3, #8
 800476a:	2101      	movs	r1, #1
 800476c:	4618      	mov	r0, r3
 800476e:	f000 ff71 	bl	8005654 <RCCEx_PLL2_Config>
 8004772:	4603      	mov	r3, r0
 8004774:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004778:	e00f      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800477a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800477e:	3328      	adds	r3, #40	@ 0x28
 8004780:	2101      	movs	r1, #1
 8004782:	4618      	mov	r0, r3
 8004784:	f001 f818 	bl	80057b8 <RCCEx_PLL3_Config>
 8004788:	4603      	mov	r3, r0
 800478a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800478e:	e004      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004796:	e000      	b.n	800479a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8004798:	bf00      	nop
    }

    if (ret == HAL_OK)
 800479a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10b      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80047a2:	4b96      	ldr	r3, [pc, #600]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80047a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047a6:	f023 0107 	bic.w	r1, r3, #7
 80047aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047b2:	4a92      	ldr	r2, [pc, #584]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80047b4:	430b      	orrs	r3, r1
 80047b6:	6553      	str	r3, [r2, #84]	@ 0x54
 80047b8:	e003      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ba:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80047be:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ca:	f002 0304 	and.w	r3, r2, #4
 80047ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047d2:	2300      	movs	r3, #0
 80047d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047d8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80047dc:	460b      	mov	r3, r1
 80047de:	4313      	orrs	r3, r2
 80047e0:	d043      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80047e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047ea:	2b05      	cmp	r3, #5
 80047ec:	d824      	bhi.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 80047ee:	a201      	add	r2, pc, #4	@ (adr r2, 80047f4 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 80047f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f4:	08004841 	.word	0x08004841
 80047f8:	0800480d 	.word	0x0800480d
 80047fc:	08004823 	.word	0x08004823
 8004800:	08004841 	.word	0x08004841
 8004804:	08004841 	.word	0x08004841
 8004808:	08004841 	.word	0x08004841
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800480c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004810:	3308      	adds	r3, #8
 8004812:	2101      	movs	r1, #1
 8004814:	4618      	mov	r0, r3
 8004816:	f000 ff1d 	bl	8005654 <RCCEx_PLL2_Config>
 800481a:	4603      	mov	r3, r0
 800481c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004820:	e00f      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004822:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004826:	3328      	adds	r3, #40	@ 0x28
 8004828:	2101      	movs	r1, #1
 800482a:	4618      	mov	r0, r3
 800482c:	f000 ffc4 	bl	80057b8 <RCCEx_PLL3_Config>
 8004830:	4603      	mov	r3, r0
 8004832:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004836:	e004      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800483e:	e000      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8004840:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004842:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10b      	bne.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800484a:	4b6c      	ldr	r3, [pc, #432]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800484c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484e:	f023 0107 	bic.w	r1, r3, #7
 8004852:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004856:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800485a:	4a68      	ldr	r2, [pc, #416]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800485c:	430b      	orrs	r3, r1
 800485e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004860:	e003      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004862:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004866:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800486a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800486e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004872:	f002 0320 	and.w	r3, r2, #32
 8004876:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800487a:	2300      	movs	r3, #0
 800487c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004880:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004884:	460b      	mov	r3, r1
 8004886:	4313      	orrs	r3, r2
 8004888:	d055      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800488a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800488e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004892:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004896:	d033      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004898:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800489c:	d82c      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800489e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a2:	d02f      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80048a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a8:	d826      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80048aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048ae:	d02b      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80048b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048b4:	d820      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80048b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048ba:	d012      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80048bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048c0:	d81a      	bhi.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d022      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80048c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048ca:	d115      	bne.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048d0:	3308      	adds	r3, #8
 80048d2:	2100      	movs	r1, #0
 80048d4:	4618      	mov	r0, r3
 80048d6:	f000 febd 	bl	8005654 <RCCEx_PLL2_Config>
 80048da:	4603      	mov	r3, r0
 80048dc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80048e0:	e015      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048e6:	3328      	adds	r3, #40	@ 0x28
 80048e8:	2102      	movs	r1, #2
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 ff64 	bl	80057b8 <RCCEx_PLL3_Config>
 80048f0:	4603      	mov	r3, r0
 80048f2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80048f6:	e00a      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80048fe:	e006      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004900:	bf00      	nop
 8004902:	e004      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004904:	bf00      	nop
 8004906:	e002      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004908:	bf00      	nop
 800490a:	e000      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800490c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800490e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10b      	bne.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004916:	4b39      	ldr	r3, [pc, #228]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800491a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800491e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004922:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004926:	4a35      	ldr	r2, [pc, #212]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004928:	430b      	orrs	r3, r1
 800492a:	6553      	str	r3, [r2, #84]	@ 0x54
 800492c:	e003      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800492e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004932:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004936:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800493a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004942:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004946:	2300      	movs	r3, #0
 8004948:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800494c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004950:	460b      	mov	r3, r1
 8004952:	4313      	orrs	r3, r2
 8004954:	d058      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004956:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800495a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800495e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004962:	d033      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004964:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004968:	d82c      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800496a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800496e:	d02f      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004974:	d826      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8004976:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800497a:	d02b      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800497c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004980:	d820      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8004982:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004986:	d012      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8004988:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800498c:	d81a      	bhi.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800498e:	2b00      	cmp	r3, #0
 8004990:	d022      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8004992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004996:	d115      	bne.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004998:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800499c:	3308      	adds	r3, #8
 800499e:	2100      	movs	r1, #0
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 fe57 	bl	8005654 <RCCEx_PLL2_Config>
 80049a6:	4603      	mov	r3, r0
 80049a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80049ac:	e015      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049b2:	3328      	adds	r3, #40	@ 0x28
 80049b4:	2102      	movs	r1, #2
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 fefe 	bl	80057b8 <RCCEx_PLL3_Config>
 80049bc:	4603      	mov	r3, r0
 80049be:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80049c2:	e00a      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80049ca:	e006      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80049cc:	bf00      	nop
 80049ce:	e004      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80049d0:	bf00      	nop
 80049d2:	e002      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80049d4:	bf00      	nop
 80049d6:	e000      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 80049d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049da:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d10e      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049e2:	4b06      	ldr	r3, [pc, #24]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80049e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049e6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80049ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049f2:	4a02      	ldr	r2, [pc, #8]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80049f4:	430b      	orrs	r3, r1
 80049f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80049f8:	e006      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 80049fa:	bf00      	nop
 80049fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a00:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a04:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004a08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a10:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004a14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a18:	2300      	movs	r3, #0
 8004a1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a1e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004a22:	460b      	mov	r3, r1
 8004a24:	4313      	orrs	r3, r2
 8004a26:	d055      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004a28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a2c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004a30:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004a34:	d033      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8004a36:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004a3a:	d82c      	bhi.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004a3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a40:	d02f      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004a42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a46:	d826      	bhi.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004a48:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004a4c:	d02b      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004a4e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004a52:	d820      	bhi.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004a54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a58:	d012      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8004a5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a5e:	d81a      	bhi.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d022      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8004a64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a68:	d115      	bne.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a6e:	3308      	adds	r3, #8
 8004a70:	2100      	movs	r1, #0
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 fdee 	bl	8005654 <RCCEx_PLL2_Config>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004a7e:	e015      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a84:	3328      	adds	r3, #40	@ 0x28
 8004a86:	2102      	movs	r1, #2
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 fe95 	bl	80057b8 <RCCEx_PLL3_Config>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004a94:	e00a      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004a9c:	e006      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004a9e:	bf00      	nop
 8004aa0:	e004      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004aa2:	bf00      	nop
 8004aa4:	e002      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004aa6:	bf00      	nop
 8004aa8:	e000      	b.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004aaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10b      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004ab4:	4ba1      	ldr	r3, [pc, #644]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004abc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ac0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004ac4:	4a9d      	ldr	r2, [pc, #628]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004ac6:	430b      	orrs	r3, r1
 8004ac8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004aca:	e003      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004acc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ad0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004ad4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004adc:	f002 0308 	and.w	r3, r2, #8
 8004ae0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004aea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004aee:	460b      	mov	r3, r1
 8004af0:	4313      	orrs	r3, r2
 8004af2:	d01e      	beq.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004af4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004afc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b00:	d10c      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004b02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b06:	3328      	adds	r3, #40	@ 0x28
 8004b08:	2102      	movs	r1, #2
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 fe54 	bl	80057b8 <RCCEx_PLL3_Config>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004b1c:	4b87      	ldr	r3, [pc, #540]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b20:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b2c:	4a83      	ldr	r2, [pc, #524]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b2e:	430b      	orrs	r3, r1
 8004b30:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3a:	f002 0310 	and.w	r3, r2, #16
 8004b3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b42:	2300      	movs	r3, #0
 8004b44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004b48:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	d01e      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004b52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004b5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b5e:	d10c      	bne.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004b60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b64:	3328      	adds	r3, #40	@ 0x28
 8004b66:	2102      	movs	r1, #2
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f000 fe25 	bl	80057b8 <RCCEx_PLL3_Config>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b7a:	4b70      	ldr	r3, [pc, #448]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b7e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b86:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004b8a:	4a6c      	ldr	r2, [pc, #432]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004b8c:	430b      	orrs	r3, r1
 8004b8e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b98:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004b9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ba6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004baa:	460b      	mov	r3, r1
 8004bac:	4313      	orrs	r3, r2
 8004bae:	d03e      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004bb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bb4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004bb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004bbc:	d022      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8004bbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004bc2:	d81b      	bhi.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d003      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8004bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bcc:	d00b      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8004bce:	e015      	b.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bd4:	3308      	adds	r3, #8
 8004bd6:	2100      	movs	r1, #0
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f000 fd3b 	bl	8005654 <RCCEx_PLL2_Config>
 8004bde:	4603      	mov	r3, r0
 8004be0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004be4:	e00f      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004be6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bea:	3328      	adds	r3, #40	@ 0x28
 8004bec:	2102      	movs	r1, #2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f000 fde2 	bl	80057b8 <RCCEx_PLL3_Config>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004bfa:	e004      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004c02:	e000      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8004c04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c06:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10b      	bne.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c0e:	4b4b      	ldr	r3, [pc, #300]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c12:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004c16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c1e:	4a47      	ldr	r2, [pc, #284]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c20:	430b      	orrs	r3, r1
 8004c22:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c24:	e003      	b.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c26:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c2a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004c2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c36:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004c3a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004c40:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004c44:	460b      	mov	r3, r1
 8004c46:	4313      	orrs	r3, r2
 8004c48:	d03b      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004c4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004c56:	d01f      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8004c58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004c5c:	d818      	bhi.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004c5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c62:	d003      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8004c64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c68:	d007      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8004c6a:	e011      	b.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c6c:	4b33      	ldr	r3, [pc, #204]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c70:	4a32      	ldr	r2, [pc, #200]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004c72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004c78:	e00f      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c7e:	3328      	adds	r3, #40	@ 0x28
 8004c80:	2101      	movs	r1, #1
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 fd98 	bl	80057b8 <RCCEx_PLL3_Config>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8004c8e:	e004      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004c96:	e000      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8004c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c9a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10b      	bne.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ca2:	4b26      	ldr	r3, [pc, #152]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004caa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb2:	4a22      	ldr	r2, [pc, #136]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004cb4:	430b      	orrs	r3, r1
 8004cb6:	6553      	str	r3, [r2, #84]	@ 0x54
 8004cb8:	e003      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cba:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004cbe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004cc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cca:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004cce:	673b      	str	r3, [r7, #112]	@ 0x70
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004cd4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004cd8:	460b      	mov	r3, r1
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	d034      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004cde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ce2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d003      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8004ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cec:	d007      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8004cee:	e011      	b.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cf0:	4b12      	ldr	r3, [pc, #72]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf4:	4a11      	ldr	r2, [pc, #68]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004cfc:	e00e      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004cfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d02:	3308      	adds	r3, #8
 8004d04:	2102      	movs	r1, #2
 8004d06:	4618      	mov	r0, r3
 8004d08:	f000 fca4 	bl	8005654 <RCCEx_PLL2_Config>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004d12:	e003      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004d1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d1c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10d      	bne.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004d24:	4b05      	ldr	r3, [pc, #20]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d28:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d32:	4a02      	ldr	r2, [pc, #8]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004d34:	430b      	orrs	r3, r1
 8004d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d38:	e006      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8004d3a:	bf00      	nop
 8004d3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d40:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d44:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004d48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d50:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004d54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d56:	2300      	movs	r3, #0
 8004d58:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d5a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4313      	orrs	r3, r2
 8004d62:	d00c      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004d64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d68:	3328      	adds	r3, #40	@ 0x28
 8004d6a:	2102      	movs	r1, #2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f000 fd23 	bl	80057b8 <RCCEx_PLL3_Config>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d002      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004d7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d86:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004d8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d90:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004d94:	460b      	mov	r3, r1
 8004d96:	4313      	orrs	r3, r2
 8004d98:	d038      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004d9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004da6:	d018      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8004da8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dac:	d811      	bhi.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004dae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004db2:	d014      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8004db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004db8:	d80b      	bhi.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d011      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8004dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dc2:	d106      	bne.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc4:	4bc3      	ldr	r3, [pc, #780]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc8:	4ac2      	ldr	r2, [pc, #776]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004dd0:	e008      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004dd8:	e004      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004dda:	bf00      	nop
 8004ddc:	e002      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004dde:	bf00      	nop
 8004de0:	e000      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004de2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004de4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d10b      	bne.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dec:	4bb9      	ldr	r3, [pc, #740]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004df4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dfc:	4ab5      	ldr	r2, [pc, #724]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004dfe:	430b      	orrs	r3, r1
 8004e00:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e02:	e003      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e04:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004e08:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e14:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004e18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e1e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004e22:	460b      	mov	r3, r1
 8004e24:	4313      	orrs	r3, r2
 8004e26:	d009      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e28:	4baa      	ldr	r3, [pc, #680]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e2c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004e30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e36:	4aa7      	ldr	r2, [pc, #668]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e38:	430b      	orrs	r3, r1
 8004e3a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e44:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004e48:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e4e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004e52:	460b      	mov	r3, r1
 8004e54:	4313      	orrs	r3, r2
 8004e56:	d009      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e58:	4b9e      	ldr	r3, [pc, #632]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e5c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004e60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e66:	4a9b      	ldr	r2, [pc, #620]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e68:	430b      	orrs	r3, r1
 8004e6a:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8004e6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e74:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004e78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e7e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004e82:	460b      	mov	r3, r1
 8004e84:	4313      	orrs	r3, r2
 8004e86:	d009      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8004e88:	4b92      	ldr	r3, [pc, #584]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8c:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8004e90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e96:	4a8f      	ldr	r2, [pc, #572]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004e9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004ea8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004eaa:	2300      	movs	r3, #0
 8004eac:	647b      	str	r3, [r7, #68]	@ 0x44
 8004eae:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	d00e      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004eb8:	4b86      	ldr	r3, [pc, #536]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	4a85      	ldr	r2, [pc, #532]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004ebe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ec2:	6113      	str	r3, [r2, #16]
 8004ec4:	4b83      	ldr	r3, [pc, #524]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004ec6:	6919      	ldr	r1, [r3, #16]
 8004ec8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ecc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004ed0:	4a80      	ldr	r2, [pc, #512]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004ed2:	430b      	orrs	r3, r1
 8004ed4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004ed6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ede:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ee8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004eec:	460b      	mov	r3, r1
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	d009      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004ef2:	4b78      	ldr	r3, [pc, #480]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ef6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004efa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f00:	4a74      	ldr	r2, [pc, #464]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004f02:	430b      	orrs	r3, r1
 8004f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004f06:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004f12:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f14:	2300      	movs	r3, #0
 8004f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f18:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	d00a      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004f22:	4b6c      	ldr	r3, [pc, #432]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f26:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004f2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f32:	4a68      	ldr	r2, [pc, #416]	@ (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004f34:	430b      	orrs	r3, r1
 8004f36:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004f38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f40:	2100      	movs	r1, #0
 8004f42:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f4a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004f4e:	460b      	mov	r3, r1
 8004f50:	4313      	orrs	r3, r2
 8004f52:	d011      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f58:	3308      	adds	r3, #8
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f000 fb79 	bl	8005654 <RCCEx_PLL2_Config>
 8004f62:	4603      	mov	r3, r0
 8004f64:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004f68:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d003      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f70:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f74:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004f78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f80:	2100      	movs	r1, #0
 8004f82:	6239      	str	r1, [r7, #32]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f8a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4313      	orrs	r3, r2
 8004f92:	d011      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f94:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f98:	3308      	adds	r3, #8
 8004f9a:	2101      	movs	r1, #1
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f000 fb59 	bl	8005654 <RCCEx_PLL2_Config>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004fa8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d003      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fb4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004fb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc0:	2100      	movs	r1, #0
 8004fc2:	61b9      	str	r1, [r7, #24]
 8004fc4:	f003 0304 	and.w	r3, r3, #4
 8004fc8:	61fb      	str	r3, [r7, #28]
 8004fca:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	d011      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004fd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fd8:	3308      	adds	r3, #8
 8004fda:	2102      	movs	r1, #2
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 fb39 	bl	8005654 <RCCEx_PLL2_Config>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004fe8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ff4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004ff8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005000:	2100      	movs	r1, #0
 8005002:	6139      	str	r1, [r7, #16]
 8005004:	f003 0308 	and.w	r3, r3, #8
 8005008:	617b      	str	r3, [r7, #20]
 800500a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800500e:	460b      	mov	r3, r1
 8005010:	4313      	orrs	r3, r2
 8005012:	d011      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005014:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005018:	3328      	adds	r3, #40	@ 0x28
 800501a:	2100      	movs	r1, #0
 800501c:	4618      	mov	r0, r3
 800501e:	f000 fbcb 	bl	80057b8 <RCCEx_PLL3_Config>
 8005022:	4603      	mov	r3, r0
 8005024:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8005028:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800502c:	2b00      	cmp	r3, #0
 800502e:	d003      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005030:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005034:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005038:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800503c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005040:	2100      	movs	r1, #0
 8005042:	60b9      	str	r1, [r7, #8]
 8005044:	f003 0310 	and.w	r3, r3, #16
 8005048:	60fb      	str	r3, [r7, #12]
 800504a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800504e:	460b      	mov	r3, r1
 8005050:	4313      	orrs	r3, r2
 8005052:	d011      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005054:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005058:	3328      	adds	r3, #40	@ 0x28
 800505a:	2101      	movs	r1, #1
 800505c:	4618      	mov	r0, r3
 800505e:	f000 fbab 	bl	80057b8 <RCCEx_PLL3_Config>
 8005062:	4603      	mov	r3, r0
 8005064:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005068:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005070:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005074:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005078:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	2100      	movs	r1, #0
 8005082:	6039      	str	r1, [r7, #0]
 8005084:	f003 0320 	and.w	r3, r3, #32
 8005088:	607b      	str	r3, [r7, #4]
 800508a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800508e:	460b      	mov	r3, r1
 8005090:	4313      	orrs	r3, r2
 8005092:	d011      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005094:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005098:	3328      	adds	r3, #40	@ 0x28
 800509a:	2102      	movs	r1, #2
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fb8b 	bl	80057b8 <RCCEx_PLL3_Config>
 80050a2:	4603      	mov	r3, r0
 80050a4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80050a8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d003      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050b0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80050b4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 80050b8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	e000      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80050cc:	46bd      	mov	sp, r7
 80050ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050d2:	bf00      	nop
 80050d4:	58024400 	.word	0x58024400

080050d8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 80050dc:	f7fe fde2 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 80050e0:	4602      	mov	r2, r0
 80050e2:	4b06      	ldr	r3, [pc, #24]	@ (80050fc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	091b      	lsrs	r3, r3, #4
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	4904      	ldr	r1, [pc, #16]	@ (8005100 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80050ee:	5ccb      	ldrb	r3, [r1, r3]
 80050f0:	f003 031f 	and.w	r3, r3, #31
 80050f4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	58024400 	.word	0x58024400
 8005100:	08007b00 	.word	0x08007b00

08005104 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005104:	b480      	push	{r7}
 8005106:	b089      	sub	sp, #36	@ 0x24
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800510c:	4ba1      	ldr	r3, [pc, #644]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800510e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005110:	f003 0303 	and.w	r3, r3, #3
 8005114:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005116:	4b9f      	ldr	r3, [pc, #636]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800511a:	0b1b      	lsrs	r3, r3, #12
 800511c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005120:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005122:	4b9c      	ldr	r3, [pc, #624]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005126:	091b      	lsrs	r3, r3, #4
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800512e:	4b99      	ldr	r3, [pc, #612]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005132:	08db      	lsrs	r3, r3, #3
 8005134:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005138:	693a      	ldr	r2, [r7, #16]
 800513a:	fb02 f303 	mul.w	r3, r2, r3
 800513e:	ee07 3a90 	vmov	s15, r3
 8005142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005146:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	2b00      	cmp	r3, #0
 800514e:	f000 8111 	beq.w	8005374 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	2b02      	cmp	r3, #2
 8005156:	f000 8083 	beq.w	8005260 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	2b02      	cmp	r3, #2
 800515e:	f200 80a1 	bhi.w	80052a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d003      	beq.n	8005170 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d056      	beq.n	800521c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800516e:	e099      	b.n	80052a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005170:	4b88      	ldr	r3, [pc, #544]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0320 	and.w	r3, r3, #32
 8005178:	2b00      	cmp	r3, #0
 800517a:	d02d      	beq.n	80051d8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800517c:	4b85      	ldr	r3, [pc, #532]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	08db      	lsrs	r3, r3, #3
 8005182:	f003 0303 	and.w	r3, r3, #3
 8005186:	4a84      	ldr	r2, [pc, #528]	@ (8005398 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005188:	fa22 f303 	lsr.w	r3, r2, r3
 800518c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	ee07 3a90 	vmov	s15, r3
 8005194:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	ee07 3a90 	vmov	s15, r3
 800519e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051a6:	4b7b      	ldr	r3, [pc, #492]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051ae:	ee07 3a90 	vmov	s15, r3
 80051b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80051ba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800539c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051d2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80051d6:	e087      	b.n	80052e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	ee07 3a90 	vmov	s15, r3
 80051de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051e2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80053a0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80051e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051ea:	4b6a      	ldr	r3, [pc, #424]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051f2:	ee07 3a90 	vmov	s15, r3
 80051f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80051fe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800539c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800520a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800520e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005216:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800521a:	e065      	b.n	80052e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	ee07 3a90 	vmov	s15, r3
 8005222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005226:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80053a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800522a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800522e:	4b59      	ldr	r3, [pc, #356]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005236:	ee07 3a90 	vmov	s15, r3
 800523a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800523e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005242:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800539c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800524a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800524e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800525a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800525e:	e043      	b.n	80052e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	ee07 3a90 	vmov	s15, r3
 8005266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800526a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80053a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800526e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005272:	4b48      	ldr	r3, [pc, #288]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800527a:	ee07 3a90 	vmov	s15, r3
 800527e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005282:	ed97 6a03 	vldr	s12, [r7, #12]
 8005286:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800539c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800528a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800528e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800529a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800529e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052a2:	e021      	b.n	80052e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	ee07 3a90 	vmov	s15, r3
 80052aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052ae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80053a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80052b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052b6:	4b37      	ldr	r3, [pc, #220]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052be:	ee07 3a90 	vmov	s15, r3
 80052c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80052ca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800539c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80052ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052e6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80052e8:	4b2a      	ldr	r3, [pc, #168]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ec:	0a5b      	lsrs	r3, r3, #9
 80052ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052f2:	ee07 3a90 	vmov	s15, r3
 80052f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005302:	edd7 6a07 	vldr	s13, [r7, #28]
 8005306:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800530a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800530e:	ee17 2a90 	vmov	r2, s15
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005316:	4b1f      	ldr	r3, [pc, #124]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800531a:	0c1b      	lsrs	r3, r3, #16
 800531c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005320:	ee07 3a90 	vmov	s15, r3
 8005324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005328:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800532c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005330:	edd7 6a07 	vldr	s13, [r7, #28]
 8005334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005338:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800533c:	ee17 2a90 	vmov	r2, s15
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005344:	4b13      	ldr	r3, [pc, #76]	@ (8005394 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005348:	0e1b      	lsrs	r3, r3, #24
 800534a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800534e:	ee07 3a90 	vmov	s15, r3
 8005352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005356:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800535a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800535e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005362:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005366:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800536a:	ee17 2a90 	vmov	r2, s15
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005372:	e008      	b.n	8005386 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	609a      	str	r2, [r3, #8]
}
 8005386:	bf00      	nop
 8005388:	3724      	adds	r7, #36	@ 0x24
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	58024400 	.word	0x58024400
 8005398:	03d09000 	.word	0x03d09000
 800539c:	46000000 	.word	0x46000000
 80053a0:	4c742400 	.word	0x4c742400
 80053a4:	4a742400 	.word	0x4a742400
 80053a8:	4af42400 	.word	0x4af42400

080053ac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b089      	sub	sp, #36	@ 0x24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80053b4:	4ba1      	ldr	r3, [pc, #644]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b8:	f003 0303 	and.w	r3, r3, #3
 80053bc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80053be:	4b9f      	ldr	r3, [pc, #636]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c2:	0d1b      	lsrs	r3, r3, #20
 80053c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053c8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80053ca:	4b9c      	ldr	r3, [pc, #624]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ce:	0a1b      	lsrs	r3, r3, #8
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80053d6:	4b99      	ldr	r3, [pc, #612]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053da:	08db      	lsrs	r3, r3, #3
 80053dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	fb02 f303 	mul.w	r3, r2, r3
 80053e6:	ee07 3a90 	vmov	s15, r3
 80053ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 8111 	beq.w	800561c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	f000 8083 	beq.w	8005508 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	2b02      	cmp	r3, #2
 8005406:	f200 80a1 	bhi.w	800554c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d056      	beq.n	80054c4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005416:	e099      	b.n	800554c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005418:	4b88      	ldr	r3, [pc, #544]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b00      	cmp	r3, #0
 8005422:	d02d      	beq.n	8005480 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005424:	4b85      	ldr	r3, [pc, #532]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	08db      	lsrs	r3, r3, #3
 800542a:	f003 0303 	and.w	r3, r3, #3
 800542e:	4a84      	ldr	r2, [pc, #528]	@ (8005640 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005430:	fa22 f303 	lsr.w	r3, r2, r3
 8005434:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	ee07 3a90 	vmov	s15, r3
 800543c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	ee07 3a90 	vmov	s15, r3
 8005446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800544a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800544e:	4b7b      	ldr	r3, [pc, #492]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005456:	ee07 3a90 	vmov	s15, r3
 800545a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800545e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005462:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005644 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005466:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800546a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800546e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800547a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800547e:	e087      	b.n	8005590 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	ee07 3a90 	vmov	s15, r3
 8005486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800548a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005648 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800548e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005492:	4b6a      	ldr	r3, [pc, #424]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800549a:	ee07 3a90 	vmov	s15, r3
 800549e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80054a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005644 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054c2:	e065      	b.n	8005590 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	ee07 3a90 	vmov	s15, r3
 80054ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800564c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80054d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054d6:	4b59      	ldr	r3, [pc, #356]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054de:	ee07 3a90 	vmov	s15, r3
 80054e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80054ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005644 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005502:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005506:	e043      	b.n	8005590 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	ee07 3a90 	vmov	s15, r3
 800550e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005512:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005650 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800551a:	4b48      	ldr	r3, [pc, #288]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800551c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005522:	ee07 3a90 	vmov	s15, r3
 8005526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800552a:	ed97 6a03 	vldr	s12, [r7, #12]
 800552e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005644 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800553a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800553e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005546:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800554a:	e021      	b.n	8005590 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	ee07 3a90 	vmov	s15, r3
 8005552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005556:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800564c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800555a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800555e:	4b37      	ldr	r3, [pc, #220]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005566:	ee07 3a90 	vmov	s15, r3
 800556a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800556e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005572:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005644 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800557a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800557e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800558a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800558e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005590:	4b2a      	ldr	r3, [pc, #168]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005594:	0a5b      	lsrs	r3, r3, #9
 8005596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800559a:	ee07 3a90 	vmov	s15, r3
 800559e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80055ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055b6:	ee17 2a90 	vmov	r2, s15
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80055be:	4b1f      	ldr	r3, [pc, #124]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	0c1b      	lsrs	r3, r3, #16
 80055c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055c8:	ee07 3a90 	vmov	s15, r3
 80055cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80055d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80055dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055e4:	ee17 2a90 	vmov	r2, s15
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80055ec:	4b13      	ldr	r3, [pc, #76]	@ (800563c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f0:	0e1b      	lsrs	r3, r3, #24
 80055f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055f6:	ee07 3a90 	vmov	s15, r3
 80055fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005602:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005606:	edd7 6a07 	vldr	s13, [r7, #28]
 800560a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800560e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005612:	ee17 2a90 	vmov	r2, s15
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800561a:	e008      	b.n	800562e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	609a      	str	r2, [r3, #8]
}
 800562e:	bf00      	nop
 8005630:	3724      	adds	r7, #36	@ 0x24
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	58024400 	.word	0x58024400
 8005640:	03d09000 	.word	0x03d09000
 8005644:	46000000 	.word	0x46000000
 8005648:	4c742400 	.word	0x4c742400
 800564c:	4a742400 	.word	0x4a742400
 8005650:	4af42400 	.word	0x4af42400

08005654 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800565e:	2300      	movs	r3, #0
 8005660:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005662:	4b53      	ldr	r3, [pc, #332]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005666:	f003 0303 	and.w	r3, r3, #3
 800566a:	2b03      	cmp	r3, #3
 800566c:	d101      	bne.n	8005672 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e099      	b.n	80057a6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005672:	4b4f      	ldr	r3, [pc, #316]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a4e      	ldr	r2, [pc, #312]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005678:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800567c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800567e:	f7fc faa1 	bl	8001bc4 <HAL_GetTick>
 8005682:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005684:	e008      	b.n	8005698 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005686:	f7fc fa9d 	bl	8001bc4 <HAL_GetTick>
 800568a:	4602      	mov	r2, r0
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	2b02      	cmp	r3, #2
 8005692:	d901      	bls.n	8005698 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e086      	b.n	80057a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005698:	4b45      	ldr	r3, [pc, #276]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1f0      	bne.n	8005686 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80056a4:	4b42      	ldr	r3, [pc, #264]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 80056a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	031b      	lsls	r3, r3, #12
 80056b2:	493f      	ldr	r1, [pc, #252]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	3b01      	subs	r3, #1
 80056be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	025b      	lsls	r3, r3, #9
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	431a      	orrs	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	3b01      	subs	r3, #1
 80056d4:	041b      	lsls	r3, r3, #16
 80056d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80056da:	431a      	orrs	r2, r3
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	691b      	ldr	r3, [r3, #16]
 80056e0:	3b01      	subs	r3, #1
 80056e2:	061b      	lsls	r3, r3, #24
 80056e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80056e8:	4931      	ldr	r1, [pc, #196]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80056ee:	4b30      	ldr	r3, [pc, #192]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 80056f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	492d      	ldr	r1, [pc, #180]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005700:	4b2b      	ldr	r3, [pc, #172]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005704:	f023 0220 	bic.w	r2, r3, #32
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	4928      	ldr	r1, [pc, #160]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800570e:	4313      	orrs	r3, r2
 8005710:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005712:	4b27      	ldr	r3, [pc, #156]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005716:	4a26      	ldr	r2, [pc, #152]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005718:	f023 0310 	bic.w	r3, r3, #16
 800571c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800571e:	4b24      	ldr	r3, [pc, #144]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005720:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005722:	4b24      	ldr	r3, [pc, #144]	@ (80057b4 <RCCEx_PLL2_Config+0x160>)
 8005724:	4013      	ands	r3, r2
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	69d2      	ldr	r2, [r2, #28]
 800572a:	00d2      	lsls	r2, r2, #3
 800572c:	4920      	ldr	r1, [pc, #128]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800572e:	4313      	orrs	r3, r2
 8005730:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005732:	4b1f      	ldr	r3, [pc, #124]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005736:	4a1e      	ldr	r2, [pc, #120]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005738:	f043 0310 	orr.w	r3, r3, #16
 800573c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d106      	bne.n	8005752 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005744:	4b1a      	ldr	r3, [pc, #104]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005748:	4a19      	ldr	r2, [pc, #100]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800574a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800574e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005750:	e00f      	b.n	8005772 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	2b01      	cmp	r3, #1
 8005756:	d106      	bne.n	8005766 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005758:	4b15      	ldr	r3, [pc, #84]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800575a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575c:	4a14      	ldr	r2, [pc, #80]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800575e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005762:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005764:	e005      	b.n	8005772 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005766:	4b12      	ldr	r3, [pc, #72]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576a:	4a11      	ldr	r2, [pc, #68]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800576c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005770:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005772:	4b0f      	ldr	r3, [pc, #60]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a0e      	ldr	r2, [pc, #56]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 8005778:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800577c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800577e:	f7fc fa21 	bl	8001bc4 <HAL_GetTick>
 8005782:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005784:	e008      	b.n	8005798 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005786:	f7fc fa1d 	bl	8001bc4 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d901      	bls.n	8005798 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e006      	b.n	80057a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005798:	4b05      	ldr	r3, [pc, #20]	@ (80057b0 <RCCEx_PLL2_Config+0x15c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d0f0      	beq.n	8005786 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80057a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	58024400 	.word	0x58024400
 80057b4:	ffff0007 	.word	0xffff0007

080057b8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057c2:	2300      	movs	r3, #0
 80057c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057c6:	4b53      	ldr	r3, [pc, #332]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80057c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ca:	f003 0303 	and.w	r3, r3, #3
 80057ce:	2b03      	cmp	r3, #3
 80057d0:	d101      	bne.n	80057d6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e099      	b.n	800590a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80057d6:	4b4f      	ldr	r3, [pc, #316]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a4e      	ldr	r2, [pc, #312]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80057dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057e2:	f7fc f9ef 	bl	8001bc4 <HAL_GetTick>
 80057e6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80057e8:	e008      	b.n	80057fc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80057ea:	f7fc f9eb 	bl	8001bc4 <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d901      	bls.n	80057fc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e086      	b.n	800590a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80057fc:	4b45      	ldr	r3, [pc, #276]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1f0      	bne.n	80057ea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005808:	4b42      	ldr	r3, [pc, #264]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 800580a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800580c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	051b      	lsls	r3, r3, #20
 8005816:	493f      	ldr	r1, [pc, #252]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005818:	4313      	orrs	r3, r2
 800581a:	628b      	str	r3, [r1, #40]	@ 0x28
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	3b01      	subs	r3, #1
 8005822:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	3b01      	subs	r3, #1
 800582c:	025b      	lsls	r3, r3, #9
 800582e:	b29b      	uxth	r3, r3
 8005830:	431a      	orrs	r2, r3
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	3b01      	subs	r3, #1
 8005838:	041b      	lsls	r3, r3, #16
 800583a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800583e:	431a      	orrs	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	3b01      	subs	r3, #1
 8005846:	061b      	lsls	r3, r3, #24
 8005848:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800584c:	4931      	ldr	r1, [pc, #196]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 800584e:	4313      	orrs	r3, r2
 8005850:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005852:	4b30      	ldr	r3, [pc, #192]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005856:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	492d      	ldr	r1, [pc, #180]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005860:	4313      	orrs	r3, r2
 8005862:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005864:	4b2b      	ldr	r3, [pc, #172]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005868:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	699b      	ldr	r3, [r3, #24]
 8005870:	4928      	ldr	r1, [pc, #160]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005872:	4313      	orrs	r3, r2
 8005874:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005876:	4b27      	ldr	r3, [pc, #156]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800587a:	4a26      	ldr	r2, [pc, #152]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 800587c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005880:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005882:	4b24      	ldr	r3, [pc, #144]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005884:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005886:	4b24      	ldr	r3, [pc, #144]	@ (8005918 <RCCEx_PLL3_Config+0x160>)
 8005888:	4013      	ands	r3, r2
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	69d2      	ldr	r2, [r2, #28]
 800588e:	00d2      	lsls	r2, r2, #3
 8005890:	4920      	ldr	r1, [pc, #128]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005892:	4313      	orrs	r3, r2
 8005894:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005896:	4b1f      	ldr	r3, [pc, #124]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 8005898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800589a:	4a1e      	ldr	r2, [pc, #120]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 800589c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d106      	bne.n	80058b6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80058a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ac:	4a19      	ldr	r2, [pc, #100]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80058b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80058b4:	e00f      	b.n	80058d6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d106      	bne.n	80058ca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80058bc:	4b15      	ldr	r3, [pc, #84]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c0:	4a14      	ldr	r2, [pc, #80]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80058c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80058c8:	e005      	b.n	80058d6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80058ca:	4b12      	ldr	r3, [pc, #72]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ce:	4a11      	ldr	r2, [pc, #68]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80058d6:	4b0f      	ldr	r3, [pc, #60]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a0e      	ldr	r2, [pc, #56]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058e2:	f7fc f96f 	bl	8001bc4 <HAL_GetTick>
 80058e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80058e8:	e008      	b.n	80058fc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80058ea:	f7fc f96b 	bl	8001bc4 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e006      	b.n	800590a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80058fc:	4b05      	ldr	r3, [pc, #20]	@ (8005914 <RCCEx_PLL3_Config+0x15c>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d0f0      	beq.n	80058ea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005908:	7bfb      	ldrb	r3, [r7, #15]
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	58024400 	.word	0x58024400
 8005918:	ffff0007 	.word	0xffff0007

0800591c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e042      	b.n	80059b4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005934:	2b00      	cmp	r3, #0
 8005936:	d106      	bne.n	8005946 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 f83b 	bl	80059bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2224      	movs	r2, #36	@ 0x24
 800594a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f022 0201 	bic.w	r2, r2, #1
 800595c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005962:	2b00      	cmp	r3, #0
 8005964:	d002      	beq.n	800596c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 fe9e 	bl	80066a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 f82f 	bl	80059d0 <UART_SetConfig>
 8005972:	4603      	mov	r3, r0
 8005974:	2b01      	cmp	r3, #1
 8005976:	d101      	bne.n	800597c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e01b      	b.n	80059b4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685a      	ldr	r2, [r3, #4]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800598a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	689a      	ldr	r2, [r3, #8]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800599a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0201 	orr.w	r2, r2, #1
 80059aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 ff1d 	bl	80067ec <UART_CheckIdleState>
 80059b2:	4603      	mov	r3, r0
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059d4:	b092      	sub	sp, #72	@ 0x48
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059da:	2300      	movs	r3, #0
 80059dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	689a      	ldr	r2, [r3, #8]
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	431a      	orrs	r2, r3
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	431a      	orrs	r2, r3
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	4bbe      	ldr	r3, [pc, #760]	@ (8005cf8 <UART_SetConfig+0x328>)
 8005a00:	4013      	ands	r3, r2
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a08:	430b      	orrs	r3, r1
 8005a0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4ab3      	ldr	r2, [pc, #716]	@ (8005cfc <UART_SetConfig+0x32c>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d004      	beq.n	8005a3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689a      	ldr	r2, [r3, #8]
 8005a42:	4baf      	ldr	r3, [pc, #700]	@ (8005d00 <UART_SetConfig+0x330>)
 8005a44:	4013      	ands	r3, r2
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	6812      	ldr	r2, [r2, #0]
 8005a4a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a4c:	430b      	orrs	r3, r1
 8005a4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a56:	f023 010f 	bic.w	r1, r3, #15
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4aa6      	ldr	r2, [pc, #664]	@ (8005d04 <UART_SetConfig+0x334>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d177      	bne.n	8005b60 <UART_SetConfig+0x190>
 8005a70:	4ba5      	ldr	r3, [pc, #660]	@ (8005d08 <UART_SetConfig+0x338>)
 8005a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a78:	2b28      	cmp	r3, #40	@ 0x28
 8005a7a:	d86d      	bhi.n	8005b58 <UART_SetConfig+0x188>
 8005a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a84 <UART_SetConfig+0xb4>)
 8005a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a82:	bf00      	nop
 8005a84:	08005b29 	.word	0x08005b29
 8005a88:	08005b59 	.word	0x08005b59
 8005a8c:	08005b59 	.word	0x08005b59
 8005a90:	08005b59 	.word	0x08005b59
 8005a94:	08005b59 	.word	0x08005b59
 8005a98:	08005b59 	.word	0x08005b59
 8005a9c:	08005b59 	.word	0x08005b59
 8005aa0:	08005b59 	.word	0x08005b59
 8005aa4:	08005b31 	.word	0x08005b31
 8005aa8:	08005b59 	.word	0x08005b59
 8005aac:	08005b59 	.word	0x08005b59
 8005ab0:	08005b59 	.word	0x08005b59
 8005ab4:	08005b59 	.word	0x08005b59
 8005ab8:	08005b59 	.word	0x08005b59
 8005abc:	08005b59 	.word	0x08005b59
 8005ac0:	08005b59 	.word	0x08005b59
 8005ac4:	08005b39 	.word	0x08005b39
 8005ac8:	08005b59 	.word	0x08005b59
 8005acc:	08005b59 	.word	0x08005b59
 8005ad0:	08005b59 	.word	0x08005b59
 8005ad4:	08005b59 	.word	0x08005b59
 8005ad8:	08005b59 	.word	0x08005b59
 8005adc:	08005b59 	.word	0x08005b59
 8005ae0:	08005b59 	.word	0x08005b59
 8005ae4:	08005b41 	.word	0x08005b41
 8005ae8:	08005b59 	.word	0x08005b59
 8005aec:	08005b59 	.word	0x08005b59
 8005af0:	08005b59 	.word	0x08005b59
 8005af4:	08005b59 	.word	0x08005b59
 8005af8:	08005b59 	.word	0x08005b59
 8005afc:	08005b59 	.word	0x08005b59
 8005b00:	08005b59 	.word	0x08005b59
 8005b04:	08005b49 	.word	0x08005b49
 8005b08:	08005b59 	.word	0x08005b59
 8005b0c:	08005b59 	.word	0x08005b59
 8005b10:	08005b59 	.word	0x08005b59
 8005b14:	08005b59 	.word	0x08005b59
 8005b18:	08005b59 	.word	0x08005b59
 8005b1c:	08005b59 	.word	0x08005b59
 8005b20:	08005b59 	.word	0x08005b59
 8005b24:	08005b51 	.word	0x08005b51
 8005b28:	2301      	movs	r3, #1
 8005b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b2e:	e326      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b30:	2304      	movs	r3, #4
 8005b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b36:	e322      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b38:	2308      	movs	r3, #8
 8005b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b3e:	e31e      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b40:	2310      	movs	r3, #16
 8005b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b46:	e31a      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b48:	2320      	movs	r3, #32
 8005b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b4e:	e316      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b50:	2340      	movs	r3, #64	@ 0x40
 8005b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b56:	e312      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b58:	2380      	movs	r3, #128	@ 0x80
 8005b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b5e:	e30e      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a69      	ldr	r2, [pc, #420]	@ (8005d0c <UART_SetConfig+0x33c>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d130      	bne.n	8005bcc <UART_SetConfig+0x1fc>
 8005b6a:	4b67      	ldr	r3, [pc, #412]	@ (8005d08 <UART_SetConfig+0x338>)
 8005b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6e:	f003 0307 	and.w	r3, r3, #7
 8005b72:	2b05      	cmp	r3, #5
 8005b74:	d826      	bhi.n	8005bc4 <UART_SetConfig+0x1f4>
 8005b76:	a201      	add	r2, pc, #4	@ (adr r2, 8005b7c <UART_SetConfig+0x1ac>)
 8005b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7c:	08005b95 	.word	0x08005b95
 8005b80:	08005b9d 	.word	0x08005b9d
 8005b84:	08005ba5 	.word	0x08005ba5
 8005b88:	08005bad 	.word	0x08005bad
 8005b8c:	08005bb5 	.word	0x08005bb5
 8005b90:	08005bbd 	.word	0x08005bbd
 8005b94:	2300      	movs	r3, #0
 8005b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b9a:	e2f0      	b.n	800617e <UART_SetConfig+0x7ae>
 8005b9c:	2304      	movs	r3, #4
 8005b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ba2:	e2ec      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ba4:	2308      	movs	r3, #8
 8005ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005baa:	e2e8      	b.n	800617e <UART_SetConfig+0x7ae>
 8005bac:	2310      	movs	r3, #16
 8005bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bb2:	e2e4      	b.n	800617e <UART_SetConfig+0x7ae>
 8005bb4:	2320      	movs	r3, #32
 8005bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bba:	e2e0      	b.n	800617e <UART_SetConfig+0x7ae>
 8005bbc:	2340      	movs	r3, #64	@ 0x40
 8005bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bc2:	e2dc      	b.n	800617e <UART_SetConfig+0x7ae>
 8005bc4:	2380      	movs	r3, #128	@ 0x80
 8005bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bca:	e2d8      	b.n	800617e <UART_SetConfig+0x7ae>
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a4f      	ldr	r2, [pc, #316]	@ (8005d10 <UART_SetConfig+0x340>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d130      	bne.n	8005c38 <UART_SetConfig+0x268>
 8005bd6:	4b4c      	ldr	r3, [pc, #304]	@ (8005d08 <UART_SetConfig+0x338>)
 8005bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bda:	f003 0307 	and.w	r3, r3, #7
 8005bde:	2b05      	cmp	r3, #5
 8005be0:	d826      	bhi.n	8005c30 <UART_SetConfig+0x260>
 8005be2:	a201      	add	r2, pc, #4	@ (adr r2, 8005be8 <UART_SetConfig+0x218>)
 8005be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be8:	08005c01 	.word	0x08005c01
 8005bec:	08005c09 	.word	0x08005c09
 8005bf0:	08005c11 	.word	0x08005c11
 8005bf4:	08005c19 	.word	0x08005c19
 8005bf8:	08005c21 	.word	0x08005c21
 8005bfc:	08005c29 	.word	0x08005c29
 8005c00:	2300      	movs	r3, #0
 8005c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c06:	e2ba      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c08:	2304      	movs	r3, #4
 8005c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c0e:	e2b6      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c10:	2308      	movs	r3, #8
 8005c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c16:	e2b2      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c18:	2310      	movs	r3, #16
 8005c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c1e:	e2ae      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c20:	2320      	movs	r3, #32
 8005c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c26:	e2aa      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c28:	2340      	movs	r3, #64	@ 0x40
 8005c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c2e:	e2a6      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c30:	2380      	movs	r3, #128	@ 0x80
 8005c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c36:	e2a2      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a35      	ldr	r2, [pc, #212]	@ (8005d14 <UART_SetConfig+0x344>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d130      	bne.n	8005ca4 <UART_SetConfig+0x2d4>
 8005c42:	4b31      	ldr	r3, [pc, #196]	@ (8005d08 <UART_SetConfig+0x338>)
 8005c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c46:	f003 0307 	and.w	r3, r3, #7
 8005c4a:	2b05      	cmp	r3, #5
 8005c4c:	d826      	bhi.n	8005c9c <UART_SetConfig+0x2cc>
 8005c4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c54 <UART_SetConfig+0x284>)
 8005c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c54:	08005c6d 	.word	0x08005c6d
 8005c58:	08005c75 	.word	0x08005c75
 8005c5c:	08005c7d 	.word	0x08005c7d
 8005c60:	08005c85 	.word	0x08005c85
 8005c64:	08005c8d 	.word	0x08005c8d
 8005c68:	08005c95 	.word	0x08005c95
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c72:	e284      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c74:	2304      	movs	r3, #4
 8005c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c7a:	e280      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c7c:	2308      	movs	r3, #8
 8005c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c82:	e27c      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c84:	2310      	movs	r3, #16
 8005c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c8a:	e278      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c8c:	2320      	movs	r3, #32
 8005c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c92:	e274      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c94:	2340      	movs	r3, #64	@ 0x40
 8005c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c9a:	e270      	b.n	800617e <UART_SetConfig+0x7ae>
 8005c9c:	2380      	movs	r3, #128	@ 0x80
 8005c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ca2:	e26c      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8005d18 <UART_SetConfig+0x348>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d142      	bne.n	8005d34 <UART_SetConfig+0x364>
 8005cae:	4b16      	ldr	r3, [pc, #88]	@ (8005d08 <UART_SetConfig+0x338>)
 8005cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cb2:	f003 0307 	and.w	r3, r3, #7
 8005cb6:	2b05      	cmp	r3, #5
 8005cb8:	d838      	bhi.n	8005d2c <UART_SetConfig+0x35c>
 8005cba:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc0 <UART_SetConfig+0x2f0>)
 8005cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc0:	08005cd9 	.word	0x08005cd9
 8005cc4:	08005ce1 	.word	0x08005ce1
 8005cc8:	08005ce9 	.word	0x08005ce9
 8005ccc:	08005cf1 	.word	0x08005cf1
 8005cd0:	08005d1d 	.word	0x08005d1d
 8005cd4:	08005d25 	.word	0x08005d25
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cde:	e24e      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ce0:	2304      	movs	r3, #4
 8005ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ce6:	e24a      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ce8:	2308      	movs	r3, #8
 8005cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cee:	e246      	b.n	800617e <UART_SetConfig+0x7ae>
 8005cf0:	2310      	movs	r3, #16
 8005cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cf6:	e242      	b.n	800617e <UART_SetConfig+0x7ae>
 8005cf8:	cfff69f3 	.word	0xcfff69f3
 8005cfc:	58000c00 	.word	0x58000c00
 8005d00:	11fff4ff 	.word	0x11fff4ff
 8005d04:	40011000 	.word	0x40011000
 8005d08:	58024400 	.word	0x58024400
 8005d0c:	40004400 	.word	0x40004400
 8005d10:	40004800 	.word	0x40004800
 8005d14:	40004c00 	.word	0x40004c00
 8005d18:	40005000 	.word	0x40005000
 8005d1c:	2320      	movs	r3, #32
 8005d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d22:	e22c      	b.n	800617e <UART_SetConfig+0x7ae>
 8005d24:	2340      	movs	r3, #64	@ 0x40
 8005d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d2a:	e228      	b.n	800617e <UART_SetConfig+0x7ae>
 8005d2c:	2380      	movs	r3, #128	@ 0x80
 8005d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d32:	e224      	b.n	800617e <UART_SetConfig+0x7ae>
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4ab1      	ldr	r2, [pc, #708]	@ (8006000 <UART_SetConfig+0x630>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d176      	bne.n	8005e2c <UART_SetConfig+0x45c>
 8005d3e:	4bb1      	ldr	r3, [pc, #708]	@ (8006004 <UART_SetConfig+0x634>)
 8005d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d46:	2b28      	cmp	r3, #40	@ 0x28
 8005d48:	d86c      	bhi.n	8005e24 <UART_SetConfig+0x454>
 8005d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d50 <UART_SetConfig+0x380>)
 8005d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d50:	08005df5 	.word	0x08005df5
 8005d54:	08005e25 	.word	0x08005e25
 8005d58:	08005e25 	.word	0x08005e25
 8005d5c:	08005e25 	.word	0x08005e25
 8005d60:	08005e25 	.word	0x08005e25
 8005d64:	08005e25 	.word	0x08005e25
 8005d68:	08005e25 	.word	0x08005e25
 8005d6c:	08005e25 	.word	0x08005e25
 8005d70:	08005dfd 	.word	0x08005dfd
 8005d74:	08005e25 	.word	0x08005e25
 8005d78:	08005e25 	.word	0x08005e25
 8005d7c:	08005e25 	.word	0x08005e25
 8005d80:	08005e25 	.word	0x08005e25
 8005d84:	08005e25 	.word	0x08005e25
 8005d88:	08005e25 	.word	0x08005e25
 8005d8c:	08005e25 	.word	0x08005e25
 8005d90:	08005e05 	.word	0x08005e05
 8005d94:	08005e25 	.word	0x08005e25
 8005d98:	08005e25 	.word	0x08005e25
 8005d9c:	08005e25 	.word	0x08005e25
 8005da0:	08005e25 	.word	0x08005e25
 8005da4:	08005e25 	.word	0x08005e25
 8005da8:	08005e25 	.word	0x08005e25
 8005dac:	08005e25 	.word	0x08005e25
 8005db0:	08005e0d 	.word	0x08005e0d
 8005db4:	08005e25 	.word	0x08005e25
 8005db8:	08005e25 	.word	0x08005e25
 8005dbc:	08005e25 	.word	0x08005e25
 8005dc0:	08005e25 	.word	0x08005e25
 8005dc4:	08005e25 	.word	0x08005e25
 8005dc8:	08005e25 	.word	0x08005e25
 8005dcc:	08005e25 	.word	0x08005e25
 8005dd0:	08005e15 	.word	0x08005e15
 8005dd4:	08005e25 	.word	0x08005e25
 8005dd8:	08005e25 	.word	0x08005e25
 8005ddc:	08005e25 	.word	0x08005e25
 8005de0:	08005e25 	.word	0x08005e25
 8005de4:	08005e25 	.word	0x08005e25
 8005de8:	08005e25 	.word	0x08005e25
 8005dec:	08005e25 	.word	0x08005e25
 8005df0:	08005e1d 	.word	0x08005e1d
 8005df4:	2301      	movs	r3, #1
 8005df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dfa:	e1c0      	b.n	800617e <UART_SetConfig+0x7ae>
 8005dfc:	2304      	movs	r3, #4
 8005dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e02:	e1bc      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e04:	2308      	movs	r3, #8
 8005e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e0a:	e1b8      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e0c:	2310      	movs	r3, #16
 8005e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e12:	e1b4      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e14:	2320      	movs	r3, #32
 8005e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e1a:	e1b0      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e1c:	2340      	movs	r3, #64	@ 0x40
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e22:	e1ac      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e24:	2380      	movs	r3, #128	@ 0x80
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e2a:	e1a8      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a75      	ldr	r2, [pc, #468]	@ (8006008 <UART_SetConfig+0x638>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d130      	bne.n	8005e98 <UART_SetConfig+0x4c8>
 8005e36:	4b73      	ldr	r3, [pc, #460]	@ (8006004 <UART_SetConfig+0x634>)
 8005e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e3a:	f003 0307 	and.w	r3, r3, #7
 8005e3e:	2b05      	cmp	r3, #5
 8005e40:	d826      	bhi.n	8005e90 <UART_SetConfig+0x4c0>
 8005e42:	a201      	add	r2, pc, #4	@ (adr r2, 8005e48 <UART_SetConfig+0x478>)
 8005e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e48:	08005e61 	.word	0x08005e61
 8005e4c:	08005e69 	.word	0x08005e69
 8005e50:	08005e71 	.word	0x08005e71
 8005e54:	08005e79 	.word	0x08005e79
 8005e58:	08005e81 	.word	0x08005e81
 8005e5c:	08005e89 	.word	0x08005e89
 8005e60:	2300      	movs	r3, #0
 8005e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e66:	e18a      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e68:	2304      	movs	r3, #4
 8005e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e6e:	e186      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e70:	2308      	movs	r3, #8
 8005e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e76:	e182      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e78:	2310      	movs	r3, #16
 8005e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e7e:	e17e      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e80:	2320      	movs	r3, #32
 8005e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e86:	e17a      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e88:	2340      	movs	r3, #64	@ 0x40
 8005e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e8e:	e176      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e90:	2380      	movs	r3, #128	@ 0x80
 8005e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e96:	e172      	b.n	800617e <UART_SetConfig+0x7ae>
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a5b      	ldr	r2, [pc, #364]	@ (800600c <UART_SetConfig+0x63c>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d130      	bne.n	8005f04 <UART_SetConfig+0x534>
 8005ea2:	4b58      	ldr	r3, [pc, #352]	@ (8006004 <UART_SetConfig+0x634>)
 8005ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ea6:	f003 0307 	and.w	r3, r3, #7
 8005eaa:	2b05      	cmp	r3, #5
 8005eac:	d826      	bhi.n	8005efc <UART_SetConfig+0x52c>
 8005eae:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb4 <UART_SetConfig+0x4e4>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005ecd 	.word	0x08005ecd
 8005eb8:	08005ed5 	.word	0x08005ed5
 8005ebc:	08005edd 	.word	0x08005edd
 8005ec0:	08005ee5 	.word	0x08005ee5
 8005ec4:	08005eed 	.word	0x08005eed
 8005ec8:	08005ef5 	.word	0x08005ef5
 8005ecc:	2300      	movs	r3, #0
 8005ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ed2:	e154      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ed4:	2304      	movs	r3, #4
 8005ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eda:	e150      	b.n	800617e <UART_SetConfig+0x7ae>
 8005edc:	2308      	movs	r3, #8
 8005ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ee2:	e14c      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ee4:	2310      	movs	r3, #16
 8005ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eea:	e148      	b.n	800617e <UART_SetConfig+0x7ae>
 8005eec:	2320      	movs	r3, #32
 8005eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ef2:	e144      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ef4:	2340      	movs	r3, #64	@ 0x40
 8005ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005efa:	e140      	b.n	800617e <UART_SetConfig+0x7ae>
 8005efc:	2380      	movs	r3, #128	@ 0x80
 8005efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f02:	e13c      	b.n	800617e <UART_SetConfig+0x7ae>
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a41      	ldr	r2, [pc, #260]	@ (8006010 <UART_SetConfig+0x640>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	f040 8082 	bne.w	8006014 <UART_SetConfig+0x644>
 8005f10:	4b3c      	ldr	r3, [pc, #240]	@ (8006004 <UART_SetConfig+0x634>)
 8005f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f18:	2b28      	cmp	r3, #40	@ 0x28
 8005f1a:	d86d      	bhi.n	8005ff8 <UART_SetConfig+0x628>
 8005f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f24 <UART_SetConfig+0x554>)
 8005f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f22:	bf00      	nop
 8005f24:	08005fc9 	.word	0x08005fc9
 8005f28:	08005ff9 	.word	0x08005ff9
 8005f2c:	08005ff9 	.word	0x08005ff9
 8005f30:	08005ff9 	.word	0x08005ff9
 8005f34:	08005ff9 	.word	0x08005ff9
 8005f38:	08005ff9 	.word	0x08005ff9
 8005f3c:	08005ff9 	.word	0x08005ff9
 8005f40:	08005ff9 	.word	0x08005ff9
 8005f44:	08005fd1 	.word	0x08005fd1
 8005f48:	08005ff9 	.word	0x08005ff9
 8005f4c:	08005ff9 	.word	0x08005ff9
 8005f50:	08005ff9 	.word	0x08005ff9
 8005f54:	08005ff9 	.word	0x08005ff9
 8005f58:	08005ff9 	.word	0x08005ff9
 8005f5c:	08005ff9 	.word	0x08005ff9
 8005f60:	08005ff9 	.word	0x08005ff9
 8005f64:	08005fd9 	.word	0x08005fd9
 8005f68:	08005ff9 	.word	0x08005ff9
 8005f6c:	08005ff9 	.word	0x08005ff9
 8005f70:	08005ff9 	.word	0x08005ff9
 8005f74:	08005ff9 	.word	0x08005ff9
 8005f78:	08005ff9 	.word	0x08005ff9
 8005f7c:	08005ff9 	.word	0x08005ff9
 8005f80:	08005ff9 	.word	0x08005ff9
 8005f84:	08005fe1 	.word	0x08005fe1
 8005f88:	08005ff9 	.word	0x08005ff9
 8005f8c:	08005ff9 	.word	0x08005ff9
 8005f90:	08005ff9 	.word	0x08005ff9
 8005f94:	08005ff9 	.word	0x08005ff9
 8005f98:	08005ff9 	.word	0x08005ff9
 8005f9c:	08005ff9 	.word	0x08005ff9
 8005fa0:	08005ff9 	.word	0x08005ff9
 8005fa4:	08005fe9 	.word	0x08005fe9
 8005fa8:	08005ff9 	.word	0x08005ff9
 8005fac:	08005ff9 	.word	0x08005ff9
 8005fb0:	08005ff9 	.word	0x08005ff9
 8005fb4:	08005ff9 	.word	0x08005ff9
 8005fb8:	08005ff9 	.word	0x08005ff9
 8005fbc:	08005ff9 	.word	0x08005ff9
 8005fc0:	08005ff9 	.word	0x08005ff9
 8005fc4:	08005ff1 	.word	0x08005ff1
 8005fc8:	2301      	movs	r3, #1
 8005fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fce:	e0d6      	b.n	800617e <UART_SetConfig+0x7ae>
 8005fd0:	2304      	movs	r3, #4
 8005fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fd6:	e0d2      	b.n	800617e <UART_SetConfig+0x7ae>
 8005fd8:	2308      	movs	r3, #8
 8005fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fde:	e0ce      	b.n	800617e <UART_SetConfig+0x7ae>
 8005fe0:	2310      	movs	r3, #16
 8005fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fe6:	e0ca      	b.n	800617e <UART_SetConfig+0x7ae>
 8005fe8:	2320      	movs	r3, #32
 8005fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fee:	e0c6      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ff0:	2340      	movs	r3, #64	@ 0x40
 8005ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ff6:	e0c2      	b.n	800617e <UART_SetConfig+0x7ae>
 8005ff8:	2380      	movs	r3, #128	@ 0x80
 8005ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ffe:	e0be      	b.n	800617e <UART_SetConfig+0x7ae>
 8006000:	40011400 	.word	0x40011400
 8006004:	58024400 	.word	0x58024400
 8006008:	40007800 	.word	0x40007800
 800600c:	40007c00 	.word	0x40007c00
 8006010:	40011800 	.word	0x40011800
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4aad      	ldr	r2, [pc, #692]	@ (80062d0 <UART_SetConfig+0x900>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d176      	bne.n	800610c <UART_SetConfig+0x73c>
 800601e:	4bad      	ldr	r3, [pc, #692]	@ (80062d4 <UART_SetConfig+0x904>)
 8006020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006022:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006026:	2b28      	cmp	r3, #40	@ 0x28
 8006028:	d86c      	bhi.n	8006104 <UART_SetConfig+0x734>
 800602a:	a201      	add	r2, pc, #4	@ (adr r2, 8006030 <UART_SetConfig+0x660>)
 800602c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006030:	080060d5 	.word	0x080060d5
 8006034:	08006105 	.word	0x08006105
 8006038:	08006105 	.word	0x08006105
 800603c:	08006105 	.word	0x08006105
 8006040:	08006105 	.word	0x08006105
 8006044:	08006105 	.word	0x08006105
 8006048:	08006105 	.word	0x08006105
 800604c:	08006105 	.word	0x08006105
 8006050:	080060dd 	.word	0x080060dd
 8006054:	08006105 	.word	0x08006105
 8006058:	08006105 	.word	0x08006105
 800605c:	08006105 	.word	0x08006105
 8006060:	08006105 	.word	0x08006105
 8006064:	08006105 	.word	0x08006105
 8006068:	08006105 	.word	0x08006105
 800606c:	08006105 	.word	0x08006105
 8006070:	080060e5 	.word	0x080060e5
 8006074:	08006105 	.word	0x08006105
 8006078:	08006105 	.word	0x08006105
 800607c:	08006105 	.word	0x08006105
 8006080:	08006105 	.word	0x08006105
 8006084:	08006105 	.word	0x08006105
 8006088:	08006105 	.word	0x08006105
 800608c:	08006105 	.word	0x08006105
 8006090:	080060ed 	.word	0x080060ed
 8006094:	08006105 	.word	0x08006105
 8006098:	08006105 	.word	0x08006105
 800609c:	08006105 	.word	0x08006105
 80060a0:	08006105 	.word	0x08006105
 80060a4:	08006105 	.word	0x08006105
 80060a8:	08006105 	.word	0x08006105
 80060ac:	08006105 	.word	0x08006105
 80060b0:	080060f5 	.word	0x080060f5
 80060b4:	08006105 	.word	0x08006105
 80060b8:	08006105 	.word	0x08006105
 80060bc:	08006105 	.word	0x08006105
 80060c0:	08006105 	.word	0x08006105
 80060c4:	08006105 	.word	0x08006105
 80060c8:	08006105 	.word	0x08006105
 80060cc:	08006105 	.word	0x08006105
 80060d0:	080060fd 	.word	0x080060fd
 80060d4:	2301      	movs	r3, #1
 80060d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060da:	e050      	b.n	800617e <UART_SetConfig+0x7ae>
 80060dc:	2304      	movs	r3, #4
 80060de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060e2:	e04c      	b.n	800617e <UART_SetConfig+0x7ae>
 80060e4:	2308      	movs	r3, #8
 80060e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ea:	e048      	b.n	800617e <UART_SetConfig+0x7ae>
 80060ec:	2310      	movs	r3, #16
 80060ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060f2:	e044      	b.n	800617e <UART_SetConfig+0x7ae>
 80060f4:	2320      	movs	r3, #32
 80060f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fa:	e040      	b.n	800617e <UART_SetConfig+0x7ae>
 80060fc:	2340      	movs	r3, #64	@ 0x40
 80060fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006102:	e03c      	b.n	800617e <UART_SetConfig+0x7ae>
 8006104:	2380      	movs	r3, #128	@ 0x80
 8006106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610a:	e038      	b.n	800617e <UART_SetConfig+0x7ae>
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a71      	ldr	r2, [pc, #452]	@ (80062d8 <UART_SetConfig+0x908>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d130      	bne.n	8006178 <UART_SetConfig+0x7a8>
 8006116:	4b6f      	ldr	r3, [pc, #444]	@ (80062d4 <UART_SetConfig+0x904>)
 8006118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800611a:	f003 0307 	and.w	r3, r3, #7
 800611e:	2b05      	cmp	r3, #5
 8006120:	d826      	bhi.n	8006170 <UART_SetConfig+0x7a0>
 8006122:	a201      	add	r2, pc, #4	@ (adr r2, 8006128 <UART_SetConfig+0x758>)
 8006124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006128:	08006141 	.word	0x08006141
 800612c:	08006149 	.word	0x08006149
 8006130:	08006151 	.word	0x08006151
 8006134:	08006159 	.word	0x08006159
 8006138:	08006161 	.word	0x08006161
 800613c:	08006169 	.word	0x08006169
 8006140:	2302      	movs	r3, #2
 8006142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006146:	e01a      	b.n	800617e <UART_SetConfig+0x7ae>
 8006148:	2304      	movs	r3, #4
 800614a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800614e:	e016      	b.n	800617e <UART_SetConfig+0x7ae>
 8006150:	2308      	movs	r3, #8
 8006152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006156:	e012      	b.n	800617e <UART_SetConfig+0x7ae>
 8006158:	2310      	movs	r3, #16
 800615a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615e:	e00e      	b.n	800617e <UART_SetConfig+0x7ae>
 8006160:	2320      	movs	r3, #32
 8006162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006166:	e00a      	b.n	800617e <UART_SetConfig+0x7ae>
 8006168:	2340      	movs	r3, #64	@ 0x40
 800616a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800616e:	e006      	b.n	800617e <UART_SetConfig+0x7ae>
 8006170:	2380      	movs	r3, #128	@ 0x80
 8006172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006176:	e002      	b.n	800617e <UART_SetConfig+0x7ae>
 8006178:	2380      	movs	r3, #128	@ 0x80
 800617a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a55      	ldr	r2, [pc, #340]	@ (80062d8 <UART_SetConfig+0x908>)
 8006184:	4293      	cmp	r3, r2
 8006186:	f040 80f8 	bne.w	800637a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800618a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800618e:	2b20      	cmp	r3, #32
 8006190:	dc46      	bgt.n	8006220 <UART_SetConfig+0x850>
 8006192:	2b02      	cmp	r3, #2
 8006194:	db75      	blt.n	8006282 <UART_SetConfig+0x8b2>
 8006196:	3b02      	subs	r3, #2
 8006198:	2b1e      	cmp	r3, #30
 800619a:	d872      	bhi.n	8006282 <UART_SetConfig+0x8b2>
 800619c:	a201      	add	r2, pc, #4	@ (adr r2, 80061a4 <UART_SetConfig+0x7d4>)
 800619e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a2:	bf00      	nop
 80061a4:	08006227 	.word	0x08006227
 80061a8:	08006283 	.word	0x08006283
 80061ac:	0800622f 	.word	0x0800622f
 80061b0:	08006283 	.word	0x08006283
 80061b4:	08006283 	.word	0x08006283
 80061b8:	08006283 	.word	0x08006283
 80061bc:	0800623f 	.word	0x0800623f
 80061c0:	08006283 	.word	0x08006283
 80061c4:	08006283 	.word	0x08006283
 80061c8:	08006283 	.word	0x08006283
 80061cc:	08006283 	.word	0x08006283
 80061d0:	08006283 	.word	0x08006283
 80061d4:	08006283 	.word	0x08006283
 80061d8:	08006283 	.word	0x08006283
 80061dc:	0800624f 	.word	0x0800624f
 80061e0:	08006283 	.word	0x08006283
 80061e4:	08006283 	.word	0x08006283
 80061e8:	08006283 	.word	0x08006283
 80061ec:	08006283 	.word	0x08006283
 80061f0:	08006283 	.word	0x08006283
 80061f4:	08006283 	.word	0x08006283
 80061f8:	08006283 	.word	0x08006283
 80061fc:	08006283 	.word	0x08006283
 8006200:	08006283 	.word	0x08006283
 8006204:	08006283 	.word	0x08006283
 8006208:	08006283 	.word	0x08006283
 800620c:	08006283 	.word	0x08006283
 8006210:	08006283 	.word	0x08006283
 8006214:	08006283 	.word	0x08006283
 8006218:	08006283 	.word	0x08006283
 800621c:	08006275 	.word	0x08006275
 8006220:	2b40      	cmp	r3, #64	@ 0x40
 8006222:	d02a      	beq.n	800627a <UART_SetConfig+0x8aa>
 8006224:	e02d      	b.n	8006282 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006226:	f7fe ff57 	bl	80050d8 <HAL_RCCEx_GetD3PCLK1Freq>
 800622a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800622c:	e02f      	b.n	800628e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800622e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006232:	4618      	mov	r0, r3
 8006234:	f7fe ff66 	bl	8005104 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800623c:	e027      	b.n	800628e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800623e:	f107 0318 	add.w	r3, r7, #24
 8006242:	4618      	mov	r0, r3
 8006244:	f7ff f8b2 	bl	80053ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800624c:	e01f      	b.n	800628e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800624e:	4b21      	ldr	r3, [pc, #132]	@ (80062d4 <UART_SetConfig+0x904>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d009      	beq.n	800626e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800625a:	4b1e      	ldr	r3, [pc, #120]	@ (80062d4 <UART_SetConfig+0x904>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	08db      	lsrs	r3, r3, #3
 8006260:	f003 0303 	and.w	r3, r3, #3
 8006264:	4a1d      	ldr	r2, [pc, #116]	@ (80062dc <UART_SetConfig+0x90c>)
 8006266:	fa22 f303 	lsr.w	r3, r2, r3
 800626a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800626c:	e00f      	b.n	800628e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800626e:	4b1b      	ldr	r3, [pc, #108]	@ (80062dc <UART_SetConfig+0x90c>)
 8006270:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006272:	e00c      	b.n	800628e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006274:	4b1a      	ldr	r3, [pc, #104]	@ (80062e0 <UART_SetConfig+0x910>)
 8006276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006278:	e009      	b.n	800628e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800627a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800627e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006280:	e005      	b.n	800628e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800628c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800628e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 81ee 	beq.w	8006672 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629a:	4a12      	ldr	r2, [pc, #72]	@ (80062e4 <UART_SetConfig+0x914>)
 800629c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062a0:	461a      	mov	r2, r3
 80062a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80062a8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	4613      	mov	r3, r2
 80062b0:	005b      	lsls	r3, r3, #1
 80062b2:	4413      	add	r3, r2
 80062b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d305      	bcc.n	80062c6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d910      	bls.n	80062e8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80062cc:	e1d1      	b.n	8006672 <UART_SetConfig+0xca2>
 80062ce:	bf00      	nop
 80062d0:	40011c00 	.word	0x40011c00
 80062d4:	58024400 	.word	0x58024400
 80062d8:	58000c00 	.word	0x58000c00
 80062dc:	03d09000 	.word	0x03d09000
 80062e0:	003d0900 	.word	0x003d0900
 80062e4:	08007b1c 	.word	0x08007b1c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ea:	2200      	movs	r2, #0
 80062ec:	60bb      	str	r3, [r7, #8]
 80062ee:	60fa      	str	r2, [r7, #12]
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f4:	4ac0      	ldr	r2, [pc, #768]	@ (80065f8 <UART_SetConfig+0xc28>)
 80062f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	2200      	movs	r2, #0
 80062fe:	603b      	str	r3, [r7, #0]
 8006300:	607a      	str	r2, [r7, #4]
 8006302:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006306:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800630a:	f7fa f849 	bl	80003a0 <__aeabi_uldivmod>
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	4610      	mov	r0, r2
 8006314:	4619      	mov	r1, r3
 8006316:	f04f 0200 	mov.w	r2, #0
 800631a:	f04f 0300 	mov.w	r3, #0
 800631e:	020b      	lsls	r3, r1, #8
 8006320:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006324:	0202      	lsls	r2, r0, #8
 8006326:	6979      	ldr	r1, [r7, #20]
 8006328:	6849      	ldr	r1, [r1, #4]
 800632a:	0849      	lsrs	r1, r1, #1
 800632c:	2000      	movs	r0, #0
 800632e:	460c      	mov	r4, r1
 8006330:	4605      	mov	r5, r0
 8006332:	eb12 0804 	adds.w	r8, r2, r4
 8006336:	eb43 0905 	adc.w	r9, r3, r5
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	469a      	mov	sl, r3
 8006342:	4693      	mov	fp, r2
 8006344:	4652      	mov	r2, sl
 8006346:	465b      	mov	r3, fp
 8006348:	4640      	mov	r0, r8
 800634a:	4649      	mov	r1, r9
 800634c:	f7fa f828 	bl	80003a0 <__aeabi_uldivmod>
 8006350:	4602      	mov	r2, r0
 8006352:	460b      	mov	r3, r1
 8006354:	4613      	mov	r3, r2
 8006356:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800635e:	d308      	bcc.n	8006372 <UART_SetConfig+0x9a2>
 8006360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006366:	d204      	bcs.n	8006372 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800636e:	60da      	str	r2, [r3, #12]
 8006370:	e17f      	b.n	8006672 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006378:	e17b      	b.n	8006672 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006382:	f040 80bd 	bne.w	8006500 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8006386:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800638a:	2b20      	cmp	r3, #32
 800638c:	dc48      	bgt.n	8006420 <UART_SetConfig+0xa50>
 800638e:	2b00      	cmp	r3, #0
 8006390:	db7b      	blt.n	800648a <UART_SetConfig+0xaba>
 8006392:	2b20      	cmp	r3, #32
 8006394:	d879      	bhi.n	800648a <UART_SetConfig+0xaba>
 8006396:	a201      	add	r2, pc, #4	@ (adr r2, 800639c <UART_SetConfig+0x9cc>)
 8006398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639c:	08006427 	.word	0x08006427
 80063a0:	0800642f 	.word	0x0800642f
 80063a4:	0800648b 	.word	0x0800648b
 80063a8:	0800648b 	.word	0x0800648b
 80063ac:	08006437 	.word	0x08006437
 80063b0:	0800648b 	.word	0x0800648b
 80063b4:	0800648b 	.word	0x0800648b
 80063b8:	0800648b 	.word	0x0800648b
 80063bc:	08006447 	.word	0x08006447
 80063c0:	0800648b 	.word	0x0800648b
 80063c4:	0800648b 	.word	0x0800648b
 80063c8:	0800648b 	.word	0x0800648b
 80063cc:	0800648b 	.word	0x0800648b
 80063d0:	0800648b 	.word	0x0800648b
 80063d4:	0800648b 	.word	0x0800648b
 80063d8:	0800648b 	.word	0x0800648b
 80063dc:	08006457 	.word	0x08006457
 80063e0:	0800648b 	.word	0x0800648b
 80063e4:	0800648b 	.word	0x0800648b
 80063e8:	0800648b 	.word	0x0800648b
 80063ec:	0800648b 	.word	0x0800648b
 80063f0:	0800648b 	.word	0x0800648b
 80063f4:	0800648b 	.word	0x0800648b
 80063f8:	0800648b 	.word	0x0800648b
 80063fc:	0800648b 	.word	0x0800648b
 8006400:	0800648b 	.word	0x0800648b
 8006404:	0800648b 	.word	0x0800648b
 8006408:	0800648b 	.word	0x0800648b
 800640c:	0800648b 	.word	0x0800648b
 8006410:	0800648b 	.word	0x0800648b
 8006414:	0800648b 	.word	0x0800648b
 8006418:	0800648b 	.word	0x0800648b
 800641c:	0800647d 	.word	0x0800647d
 8006420:	2b40      	cmp	r3, #64	@ 0x40
 8006422:	d02e      	beq.n	8006482 <UART_SetConfig+0xab2>
 8006424:	e031      	b.n	800648a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006426:	f7fd fc6d 	bl	8003d04 <HAL_RCC_GetPCLK1Freq>
 800642a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800642c:	e033      	b.n	8006496 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800642e:	f7fd fc7f 	bl	8003d30 <HAL_RCC_GetPCLK2Freq>
 8006432:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006434:	e02f      	b.n	8006496 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006436:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800643a:	4618      	mov	r0, r3
 800643c:	f7fe fe62 	bl	8005104 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006444:	e027      	b.n	8006496 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006446:	f107 0318 	add.w	r3, r7, #24
 800644a:	4618      	mov	r0, r3
 800644c:	f7fe ffae 	bl	80053ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006454:	e01f      	b.n	8006496 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006456:	4b69      	ldr	r3, [pc, #420]	@ (80065fc <UART_SetConfig+0xc2c>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0320 	and.w	r3, r3, #32
 800645e:	2b00      	cmp	r3, #0
 8006460:	d009      	beq.n	8006476 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006462:	4b66      	ldr	r3, [pc, #408]	@ (80065fc <UART_SetConfig+0xc2c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	08db      	lsrs	r3, r3, #3
 8006468:	f003 0303 	and.w	r3, r3, #3
 800646c:	4a64      	ldr	r2, [pc, #400]	@ (8006600 <UART_SetConfig+0xc30>)
 800646e:	fa22 f303 	lsr.w	r3, r2, r3
 8006472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006474:	e00f      	b.n	8006496 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8006476:	4b62      	ldr	r3, [pc, #392]	@ (8006600 <UART_SetConfig+0xc30>)
 8006478:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800647a:	e00c      	b.n	8006496 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800647c:	4b61      	ldr	r3, [pc, #388]	@ (8006604 <UART_SetConfig+0xc34>)
 800647e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006480:	e009      	b.n	8006496 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006488:	e005      	b.n	8006496 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800648a:	2300      	movs	r3, #0
 800648c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006494:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 80ea 	beq.w	8006672 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a2:	4a55      	ldr	r2, [pc, #340]	@ (80065f8 <UART_SetConfig+0xc28>)
 80064a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064a8:	461a      	mov	r2, r3
 80064aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80064b0:	005a      	lsls	r2, r3, #1
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	085b      	lsrs	r3, r3, #1
 80064b8:	441a      	add	r2, r3
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d916      	bls.n	80064f8 <UART_SetConfig+0xb28>
 80064ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064d0:	d212      	bcs.n	80064f8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f023 030f 	bic.w	r3, r3, #15
 80064da:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064de:	085b      	lsrs	r3, r3, #1
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064ea:	4313      	orrs	r3, r2
 80064ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80064f4:	60da      	str	r2, [r3, #12]
 80064f6:	e0bc      	b.n	8006672 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80064fe:	e0b8      	b.n	8006672 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006500:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006504:	2b20      	cmp	r3, #32
 8006506:	dc4b      	bgt.n	80065a0 <UART_SetConfig+0xbd0>
 8006508:	2b00      	cmp	r3, #0
 800650a:	f2c0 8087 	blt.w	800661c <UART_SetConfig+0xc4c>
 800650e:	2b20      	cmp	r3, #32
 8006510:	f200 8084 	bhi.w	800661c <UART_SetConfig+0xc4c>
 8006514:	a201      	add	r2, pc, #4	@ (adr r2, 800651c <UART_SetConfig+0xb4c>)
 8006516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800651a:	bf00      	nop
 800651c:	080065a7 	.word	0x080065a7
 8006520:	080065af 	.word	0x080065af
 8006524:	0800661d 	.word	0x0800661d
 8006528:	0800661d 	.word	0x0800661d
 800652c:	080065b7 	.word	0x080065b7
 8006530:	0800661d 	.word	0x0800661d
 8006534:	0800661d 	.word	0x0800661d
 8006538:	0800661d 	.word	0x0800661d
 800653c:	080065c7 	.word	0x080065c7
 8006540:	0800661d 	.word	0x0800661d
 8006544:	0800661d 	.word	0x0800661d
 8006548:	0800661d 	.word	0x0800661d
 800654c:	0800661d 	.word	0x0800661d
 8006550:	0800661d 	.word	0x0800661d
 8006554:	0800661d 	.word	0x0800661d
 8006558:	0800661d 	.word	0x0800661d
 800655c:	080065d7 	.word	0x080065d7
 8006560:	0800661d 	.word	0x0800661d
 8006564:	0800661d 	.word	0x0800661d
 8006568:	0800661d 	.word	0x0800661d
 800656c:	0800661d 	.word	0x0800661d
 8006570:	0800661d 	.word	0x0800661d
 8006574:	0800661d 	.word	0x0800661d
 8006578:	0800661d 	.word	0x0800661d
 800657c:	0800661d 	.word	0x0800661d
 8006580:	0800661d 	.word	0x0800661d
 8006584:	0800661d 	.word	0x0800661d
 8006588:	0800661d 	.word	0x0800661d
 800658c:	0800661d 	.word	0x0800661d
 8006590:	0800661d 	.word	0x0800661d
 8006594:	0800661d 	.word	0x0800661d
 8006598:	0800661d 	.word	0x0800661d
 800659c:	0800660f 	.word	0x0800660f
 80065a0:	2b40      	cmp	r3, #64	@ 0x40
 80065a2:	d037      	beq.n	8006614 <UART_SetConfig+0xc44>
 80065a4:	e03a      	b.n	800661c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065a6:	f7fd fbad 	bl	8003d04 <HAL_RCC_GetPCLK1Freq>
 80065aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065ac:	e03c      	b.n	8006628 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065ae:	f7fd fbbf 	bl	8003d30 <HAL_RCC_GetPCLK2Freq>
 80065b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065b4:	e038      	b.n	8006628 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7fe fda2 	bl	8005104 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80065c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c4:	e030      	b.n	8006628 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065c6:	f107 0318 	add.w	r3, r7, #24
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fe feee 	bl	80053ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065d4:	e028      	b.n	8006628 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065d6:	4b09      	ldr	r3, [pc, #36]	@ (80065fc <UART_SetConfig+0xc2c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0320 	and.w	r3, r3, #32
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d012      	beq.n	8006608 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80065e2:	4b06      	ldr	r3, [pc, #24]	@ (80065fc <UART_SetConfig+0xc2c>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	08db      	lsrs	r3, r3, #3
 80065e8:	f003 0303 	and.w	r3, r3, #3
 80065ec:	4a04      	ldr	r2, [pc, #16]	@ (8006600 <UART_SetConfig+0xc30>)
 80065ee:	fa22 f303 	lsr.w	r3, r2, r3
 80065f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065f4:	e018      	b.n	8006628 <UART_SetConfig+0xc58>
 80065f6:	bf00      	nop
 80065f8:	08007b1c 	.word	0x08007b1c
 80065fc:	58024400 	.word	0x58024400
 8006600:	03d09000 	.word	0x03d09000
 8006604:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8006608:	4b24      	ldr	r3, [pc, #144]	@ (800669c <UART_SetConfig+0xccc>)
 800660a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800660c:	e00c      	b.n	8006628 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800660e:	4b24      	ldr	r3, [pc, #144]	@ (80066a0 <UART_SetConfig+0xcd0>)
 8006610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006612:	e009      	b.n	8006628 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006614:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006618:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800661a:	e005      	b.n	8006628 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800661c:	2300      	movs	r3, #0
 800661e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006626:	bf00      	nop
    }

    if (pclk != 0U)
 8006628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800662a:	2b00      	cmp	r3, #0
 800662c:	d021      	beq.n	8006672 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006632:	4a1c      	ldr	r2, [pc, #112]	@ (80066a4 <UART_SetConfig+0xcd4>)
 8006634:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006638:	461a      	mov	r2, r3
 800663a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800663c:	fbb3 f2f2 	udiv	r2, r3, r2
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	085b      	lsrs	r3, r3, #1
 8006646:	441a      	add	r2, r3
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006650:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006654:	2b0f      	cmp	r3, #15
 8006656:	d909      	bls.n	800666c <UART_SetConfig+0xc9c>
 8006658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800665a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800665e:	d205      	bcs.n	800666c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006662:	b29a      	uxth	r2, r3
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	60da      	str	r2, [r3, #12]
 800666a:	e002      	b.n	8006672 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	2201      	movs	r2, #1
 8006676:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2201      	movs	r2, #1
 800667e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	2200      	movs	r2, #0
 8006686:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	2200      	movs	r2, #0
 800668c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800668e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006692:	4618      	mov	r0, r3
 8006694:	3748      	adds	r7, #72	@ 0x48
 8006696:	46bd      	mov	sp, r7
 8006698:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800669c:	03d09000 	.word	0x03d09000
 80066a0:	003d0900 	.word	0x003d0900
 80066a4:	08007b1c 	.word	0x08007b1c

080066a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00a      	beq.n	8006716 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671a:	f003 0304 	and.w	r3, r3, #4
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00a      	beq.n	8006738 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673c:	f003 0310 	and.w	r3, r3, #16
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00a      	beq.n	800675a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800675e:	f003 0320 	and.w	r3, r3, #32
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00a      	beq.n	800677c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006784:	2b00      	cmp	r3, #0
 8006786:	d01a      	beq.n	80067be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067a6:	d10a      	bne.n	80067be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	430a      	orrs	r2, r1
 80067de:	605a      	str	r2, [r3, #4]
  }
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b098      	sub	sp, #96	@ 0x60
 80067f0:	af02      	add	r7, sp, #8
 80067f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067fc:	f7fb f9e2 	bl	8001bc4 <HAL_GetTick>
 8006800:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b08      	cmp	r3, #8
 800680e:	d12f      	bne.n	8006870 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006810:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006818:	2200      	movs	r2, #0
 800681a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f88e 	bl	8006940 <UART_WaitOnFlagUntilTimeout>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d022      	beq.n	8006870 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006832:	e853 3f00 	ldrex	r3, [r3]
 8006836:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800683a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800683e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	461a      	mov	r2, r3
 8006846:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006848:	647b      	str	r3, [r7, #68]	@ 0x44
 800684a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800684e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e6      	bne.n	800682a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2220      	movs	r2, #32
 8006860:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	e063      	b.n	8006938 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0304 	and.w	r3, r3, #4
 800687a:	2b04      	cmp	r3, #4
 800687c:	d149      	bne.n	8006912 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800687e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006886:	2200      	movs	r2, #0
 8006888:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f857 	bl	8006940 <UART_WaitOnFlagUntilTimeout>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d03c      	beq.n	8006912 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	e853 3f00 	ldrex	r3, [r3]
 80068a4:	623b      	str	r3, [r7, #32]
   return(result);
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	461a      	mov	r2, r3
 80068b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80068b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068be:	e841 2300 	strex	r3, r2, [r1]
 80068c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1e6      	bne.n	8006898 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	3308      	adds	r3, #8
 80068d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	e853 3f00 	ldrex	r3, [r3]
 80068d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f023 0301 	bic.w	r3, r3, #1
 80068e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3308      	adds	r3, #8
 80068e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068ea:	61fa      	str	r2, [r7, #28]
 80068ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ee:	69b9      	ldr	r1, [r7, #24]
 80068f0:	69fa      	ldr	r2, [r7, #28]
 80068f2:	e841 2300 	strex	r3, r2, [r1]
 80068f6:	617b      	str	r3, [r7, #20]
   return(result);
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1e5      	bne.n	80068ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2220      	movs	r2, #32
 8006902:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e012      	b.n	8006938 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2220      	movs	r2, #32
 8006916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2220      	movs	r2, #32
 800691e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3758      	adds	r7, #88	@ 0x58
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	603b      	str	r3, [r7, #0]
 800694c:	4613      	mov	r3, r2
 800694e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006950:	e04f      	b.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006958:	d04b      	beq.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800695a:	f7fb f933 	bl	8001bc4 <HAL_GetTick>
 800695e:	4602      	mov	r2, r0
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	69ba      	ldr	r2, [r7, #24]
 8006966:	429a      	cmp	r2, r3
 8006968:	d302      	bcc.n	8006970 <UART_WaitOnFlagUntilTimeout+0x30>
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e04e      	b.n	8006a12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0304 	and.w	r3, r3, #4
 800697e:	2b00      	cmp	r3, #0
 8006980:	d037      	beq.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	2b80      	cmp	r3, #128	@ 0x80
 8006986:	d034      	beq.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2b40      	cmp	r3, #64	@ 0x40
 800698c:	d031      	beq.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	f003 0308 	and.w	r3, r3, #8
 8006998:	2b08      	cmp	r3, #8
 800699a:	d110      	bne.n	80069be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2208      	movs	r2, #8
 80069a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f000 f839 	bl	8006a1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2208      	movs	r2, #8
 80069ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80069ba:	2301      	movs	r3, #1
 80069bc:	e029      	b.n	8006a12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	69db      	ldr	r3, [r3, #28]
 80069c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069cc:	d111      	bne.n	80069f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f000 f81f 	bl	8006a1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2220      	movs	r2, #32
 80069e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e00f      	b.n	8006a12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	69da      	ldr	r2, [r3, #28]
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	4013      	ands	r3, r2
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	bf0c      	ite	eq
 8006a02:	2301      	moveq	r3, #1
 8006a04:	2300      	movne	r3, #0
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	461a      	mov	r2, r3
 8006a0a:	79fb      	ldrb	r3, [r7, #7]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d0a0      	beq.n	8006952 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
	...

08006a1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b095      	sub	sp, #84	@ 0x54
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2c:	e853 3f00 	ldrex	r3, [r3]
 8006a30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a42:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a4a:	e841 2300 	strex	r3, r2, [r1]
 8006a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e6      	bne.n	8006a24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3308      	adds	r3, #8
 8006a5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	e853 3f00 	ldrex	r3, [r3]
 8006a64:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a66:	69fa      	ldr	r2, [r7, #28]
 8006a68:	4b1e      	ldr	r3, [pc, #120]	@ (8006ae4 <UART_EndRxTransfer+0xc8>)
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3308      	adds	r3, #8
 8006a74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a7e:	e841 2300 	strex	r3, r2, [r1]
 8006a82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1e5      	bne.n	8006a56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d118      	bne.n	8006ac4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	e853 3f00 	ldrex	r3, [r3]
 8006a9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	f023 0310 	bic.w	r3, r3, #16
 8006aa6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	461a      	mov	r2, r3
 8006aae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ab0:	61bb      	str	r3, [r7, #24]
 8006ab2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab4:	6979      	ldr	r1, [r7, #20]
 8006ab6:	69ba      	ldr	r2, [r7, #24]
 8006ab8:	e841 2300 	strex	r3, r2, [r1]
 8006abc:	613b      	str	r3, [r7, #16]
   return(result);
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1e6      	bne.n	8006a92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006ad8:	bf00      	nop
 8006ada:	3754      	adds	r7, #84	@ 0x54
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr
 8006ae4:	effffffe 	.word	0xeffffffe

08006ae8 <siprintf>:
 8006ae8:	b40e      	push	{r1, r2, r3}
 8006aea:	b500      	push	{lr}
 8006aec:	b09c      	sub	sp, #112	@ 0x70
 8006aee:	ab1d      	add	r3, sp, #116	@ 0x74
 8006af0:	9002      	str	r0, [sp, #8]
 8006af2:	9006      	str	r0, [sp, #24]
 8006af4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006af8:	4809      	ldr	r0, [pc, #36]	@ (8006b20 <siprintf+0x38>)
 8006afa:	9107      	str	r1, [sp, #28]
 8006afc:	9104      	str	r1, [sp, #16]
 8006afe:	4909      	ldr	r1, [pc, #36]	@ (8006b24 <siprintf+0x3c>)
 8006b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b04:	9105      	str	r1, [sp, #20]
 8006b06:	6800      	ldr	r0, [r0, #0]
 8006b08:	9301      	str	r3, [sp, #4]
 8006b0a:	a902      	add	r1, sp, #8
 8006b0c:	f000 f9cc 	bl	8006ea8 <_svfiprintf_r>
 8006b10:	9b02      	ldr	r3, [sp, #8]
 8006b12:	2200      	movs	r2, #0
 8006b14:	701a      	strb	r2, [r3, #0]
 8006b16:	b01c      	add	sp, #112	@ 0x70
 8006b18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b1c:	b003      	add	sp, #12
 8006b1e:	4770      	bx	lr
 8006b20:	2400002c 	.word	0x2400002c
 8006b24:	ffff0208 	.word	0xffff0208

08006b28 <memmove>:
 8006b28:	4288      	cmp	r0, r1
 8006b2a:	b510      	push	{r4, lr}
 8006b2c:	eb01 0402 	add.w	r4, r1, r2
 8006b30:	d902      	bls.n	8006b38 <memmove+0x10>
 8006b32:	4284      	cmp	r4, r0
 8006b34:	4623      	mov	r3, r4
 8006b36:	d807      	bhi.n	8006b48 <memmove+0x20>
 8006b38:	1e43      	subs	r3, r0, #1
 8006b3a:	42a1      	cmp	r1, r4
 8006b3c:	d008      	beq.n	8006b50 <memmove+0x28>
 8006b3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b46:	e7f8      	b.n	8006b3a <memmove+0x12>
 8006b48:	4402      	add	r2, r0
 8006b4a:	4601      	mov	r1, r0
 8006b4c:	428a      	cmp	r2, r1
 8006b4e:	d100      	bne.n	8006b52 <memmove+0x2a>
 8006b50:	bd10      	pop	{r4, pc}
 8006b52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b5a:	e7f7      	b.n	8006b4c <memmove+0x24>

08006b5c <memset>:
 8006b5c:	4402      	add	r2, r0
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d100      	bne.n	8006b66 <memset+0xa>
 8006b64:	4770      	bx	lr
 8006b66:	f803 1b01 	strb.w	r1, [r3], #1
 8006b6a:	e7f9      	b.n	8006b60 <memset+0x4>

08006b6c <strcat>:
 8006b6c:	b510      	push	{r4, lr}
 8006b6e:	4602      	mov	r2, r0
 8006b70:	7814      	ldrb	r4, [r2, #0]
 8006b72:	4613      	mov	r3, r2
 8006b74:	3201      	adds	r2, #1
 8006b76:	2c00      	cmp	r4, #0
 8006b78:	d1fa      	bne.n	8006b70 <strcat+0x4>
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b80:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b84:	2a00      	cmp	r2, #0
 8006b86:	d1f9      	bne.n	8006b7c <strcat+0x10>
 8006b88:	bd10      	pop	{r4, pc}
	...

08006b8c <__errno>:
 8006b8c:	4b01      	ldr	r3, [pc, #4]	@ (8006b94 <__errno+0x8>)
 8006b8e:	6818      	ldr	r0, [r3, #0]
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	2400002c 	.word	0x2400002c

08006b98 <__libc_init_array>:
 8006b98:	b570      	push	{r4, r5, r6, lr}
 8006b9a:	4d0d      	ldr	r5, [pc, #52]	@ (8006bd0 <__libc_init_array+0x38>)
 8006b9c:	4c0d      	ldr	r4, [pc, #52]	@ (8006bd4 <__libc_init_array+0x3c>)
 8006b9e:	1b64      	subs	r4, r4, r5
 8006ba0:	10a4      	asrs	r4, r4, #2
 8006ba2:	2600      	movs	r6, #0
 8006ba4:	42a6      	cmp	r6, r4
 8006ba6:	d109      	bne.n	8006bbc <__libc_init_array+0x24>
 8006ba8:	4d0b      	ldr	r5, [pc, #44]	@ (8006bd8 <__libc_init_array+0x40>)
 8006baa:	4c0c      	ldr	r4, [pc, #48]	@ (8006bdc <__libc_init_array+0x44>)
 8006bac:	f000 fc4c 	bl	8007448 <_init>
 8006bb0:	1b64      	subs	r4, r4, r5
 8006bb2:	10a4      	asrs	r4, r4, #2
 8006bb4:	2600      	movs	r6, #0
 8006bb6:	42a6      	cmp	r6, r4
 8006bb8:	d105      	bne.n	8006bc6 <__libc_init_array+0x2e>
 8006bba:	bd70      	pop	{r4, r5, r6, pc}
 8006bbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bc0:	4798      	blx	r3
 8006bc2:	3601      	adds	r6, #1
 8006bc4:	e7ee      	b.n	8006ba4 <__libc_init_array+0xc>
 8006bc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bca:	4798      	blx	r3
 8006bcc:	3601      	adds	r6, #1
 8006bce:	e7f2      	b.n	8006bb6 <__libc_init_array+0x1e>
 8006bd0:	08007b70 	.word	0x08007b70
 8006bd4:	08007b70 	.word	0x08007b70
 8006bd8:	08007b70 	.word	0x08007b70
 8006bdc:	08007b74 	.word	0x08007b74

08006be0 <__retarget_lock_acquire_recursive>:
 8006be0:	4770      	bx	lr

08006be2 <__retarget_lock_release_recursive>:
 8006be2:	4770      	bx	lr

08006be4 <memcpy>:
 8006be4:	440a      	add	r2, r1
 8006be6:	4291      	cmp	r1, r2
 8006be8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bec:	d100      	bne.n	8006bf0 <memcpy+0xc>
 8006bee:	4770      	bx	lr
 8006bf0:	b510      	push	{r4, lr}
 8006bf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bfa:	4291      	cmp	r1, r2
 8006bfc:	d1f9      	bne.n	8006bf2 <memcpy+0xe>
 8006bfe:	bd10      	pop	{r4, pc}

08006c00 <_free_r>:
 8006c00:	b538      	push	{r3, r4, r5, lr}
 8006c02:	4605      	mov	r5, r0
 8006c04:	2900      	cmp	r1, #0
 8006c06:	d041      	beq.n	8006c8c <_free_r+0x8c>
 8006c08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c0c:	1f0c      	subs	r4, r1, #4
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	bfb8      	it	lt
 8006c12:	18e4      	addlt	r4, r4, r3
 8006c14:	f000 f8e0 	bl	8006dd8 <__malloc_lock>
 8006c18:	4a1d      	ldr	r2, [pc, #116]	@ (8006c90 <_free_r+0x90>)
 8006c1a:	6813      	ldr	r3, [r2, #0]
 8006c1c:	b933      	cbnz	r3, 8006c2c <_free_r+0x2c>
 8006c1e:	6063      	str	r3, [r4, #4]
 8006c20:	6014      	str	r4, [r2, #0]
 8006c22:	4628      	mov	r0, r5
 8006c24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c28:	f000 b8dc 	b.w	8006de4 <__malloc_unlock>
 8006c2c:	42a3      	cmp	r3, r4
 8006c2e:	d908      	bls.n	8006c42 <_free_r+0x42>
 8006c30:	6820      	ldr	r0, [r4, #0]
 8006c32:	1821      	adds	r1, r4, r0
 8006c34:	428b      	cmp	r3, r1
 8006c36:	bf01      	itttt	eq
 8006c38:	6819      	ldreq	r1, [r3, #0]
 8006c3a:	685b      	ldreq	r3, [r3, #4]
 8006c3c:	1809      	addeq	r1, r1, r0
 8006c3e:	6021      	streq	r1, [r4, #0]
 8006c40:	e7ed      	b.n	8006c1e <_free_r+0x1e>
 8006c42:	461a      	mov	r2, r3
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	b10b      	cbz	r3, 8006c4c <_free_r+0x4c>
 8006c48:	42a3      	cmp	r3, r4
 8006c4a:	d9fa      	bls.n	8006c42 <_free_r+0x42>
 8006c4c:	6811      	ldr	r1, [r2, #0]
 8006c4e:	1850      	adds	r0, r2, r1
 8006c50:	42a0      	cmp	r0, r4
 8006c52:	d10b      	bne.n	8006c6c <_free_r+0x6c>
 8006c54:	6820      	ldr	r0, [r4, #0]
 8006c56:	4401      	add	r1, r0
 8006c58:	1850      	adds	r0, r2, r1
 8006c5a:	4283      	cmp	r3, r0
 8006c5c:	6011      	str	r1, [r2, #0]
 8006c5e:	d1e0      	bne.n	8006c22 <_free_r+0x22>
 8006c60:	6818      	ldr	r0, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	6053      	str	r3, [r2, #4]
 8006c66:	4408      	add	r0, r1
 8006c68:	6010      	str	r0, [r2, #0]
 8006c6a:	e7da      	b.n	8006c22 <_free_r+0x22>
 8006c6c:	d902      	bls.n	8006c74 <_free_r+0x74>
 8006c6e:	230c      	movs	r3, #12
 8006c70:	602b      	str	r3, [r5, #0]
 8006c72:	e7d6      	b.n	8006c22 <_free_r+0x22>
 8006c74:	6820      	ldr	r0, [r4, #0]
 8006c76:	1821      	adds	r1, r4, r0
 8006c78:	428b      	cmp	r3, r1
 8006c7a:	bf04      	itt	eq
 8006c7c:	6819      	ldreq	r1, [r3, #0]
 8006c7e:	685b      	ldreq	r3, [r3, #4]
 8006c80:	6063      	str	r3, [r4, #4]
 8006c82:	bf04      	itt	eq
 8006c84:	1809      	addeq	r1, r1, r0
 8006c86:	6021      	streq	r1, [r4, #0]
 8006c88:	6054      	str	r4, [r2, #4]
 8006c8a:	e7ca      	b.n	8006c22 <_free_r+0x22>
 8006c8c:	bd38      	pop	{r3, r4, r5, pc}
 8006c8e:	bf00      	nop
 8006c90:	240006ec 	.word	0x240006ec

08006c94 <sbrk_aligned>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	4e0f      	ldr	r6, [pc, #60]	@ (8006cd4 <sbrk_aligned+0x40>)
 8006c98:	460c      	mov	r4, r1
 8006c9a:	6831      	ldr	r1, [r6, #0]
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	b911      	cbnz	r1, 8006ca6 <sbrk_aligned+0x12>
 8006ca0:	f000 fb8c 	bl	80073bc <_sbrk_r>
 8006ca4:	6030      	str	r0, [r6, #0]
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	4628      	mov	r0, r5
 8006caa:	f000 fb87 	bl	80073bc <_sbrk_r>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	d103      	bne.n	8006cba <sbrk_aligned+0x26>
 8006cb2:	f04f 34ff 	mov.w	r4, #4294967295
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	bd70      	pop	{r4, r5, r6, pc}
 8006cba:	1cc4      	adds	r4, r0, #3
 8006cbc:	f024 0403 	bic.w	r4, r4, #3
 8006cc0:	42a0      	cmp	r0, r4
 8006cc2:	d0f8      	beq.n	8006cb6 <sbrk_aligned+0x22>
 8006cc4:	1a21      	subs	r1, r4, r0
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	f000 fb78 	bl	80073bc <_sbrk_r>
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d1f2      	bne.n	8006cb6 <sbrk_aligned+0x22>
 8006cd0:	e7ef      	b.n	8006cb2 <sbrk_aligned+0x1e>
 8006cd2:	bf00      	nop
 8006cd4:	240006e8 	.word	0x240006e8

08006cd8 <_malloc_r>:
 8006cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cdc:	1ccd      	adds	r5, r1, #3
 8006cde:	f025 0503 	bic.w	r5, r5, #3
 8006ce2:	3508      	adds	r5, #8
 8006ce4:	2d0c      	cmp	r5, #12
 8006ce6:	bf38      	it	cc
 8006ce8:	250c      	movcc	r5, #12
 8006cea:	2d00      	cmp	r5, #0
 8006cec:	4606      	mov	r6, r0
 8006cee:	db01      	blt.n	8006cf4 <_malloc_r+0x1c>
 8006cf0:	42a9      	cmp	r1, r5
 8006cf2:	d904      	bls.n	8006cfe <_malloc_r+0x26>
 8006cf4:	230c      	movs	r3, #12
 8006cf6:	6033      	str	r3, [r6, #0]
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dd4 <_malloc_r+0xfc>
 8006d02:	f000 f869 	bl	8006dd8 <__malloc_lock>
 8006d06:	f8d8 3000 	ldr.w	r3, [r8]
 8006d0a:	461c      	mov	r4, r3
 8006d0c:	bb44      	cbnz	r4, 8006d60 <_malloc_r+0x88>
 8006d0e:	4629      	mov	r1, r5
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7ff ffbf 	bl	8006c94 <sbrk_aligned>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	4604      	mov	r4, r0
 8006d1a:	d158      	bne.n	8006dce <_malloc_r+0xf6>
 8006d1c:	f8d8 4000 	ldr.w	r4, [r8]
 8006d20:	4627      	mov	r7, r4
 8006d22:	2f00      	cmp	r7, #0
 8006d24:	d143      	bne.n	8006dae <_malloc_r+0xd6>
 8006d26:	2c00      	cmp	r4, #0
 8006d28:	d04b      	beq.n	8006dc2 <_malloc_r+0xea>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	4639      	mov	r1, r7
 8006d2e:	4630      	mov	r0, r6
 8006d30:	eb04 0903 	add.w	r9, r4, r3
 8006d34:	f000 fb42 	bl	80073bc <_sbrk_r>
 8006d38:	4581      	cmp	r9, r0
 8006d3a:	d142      	bne.n	8006dc2 <_malloc_r+0xea>
 8006d3c:	6821      	ldr	r1, [r4, #0]
 8006d3e:	1a6d      	subs	r5, r5, r1
 8006d40:	4629      	mov	r1, r5
 8006d42:	4630      	mov	r0, r6
 8006d44:	f7ff ffa6 	bl	8006c94 <sbrk_aligned>
 8006d48:	3001      	adds	r0, #1
 8006d4a:	d03a      	beq.n	8006dc2 <_malloc_r+0xea>
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	442b      	add	r3, r5
 8006d50:	6023      	str	r3, [r4, #0]
 8006d52:	f8d8 3000 	ldr.w	r3, [r8]
 8006d56:	685a      	ldr	r2, [r3, #4]
 8006d58:	bb62      	cbnz	r2, 8006db4 <_malloc_r+0xdc>
 8006d5a:	f8c8 7000 	str.w	r7, [r8]
 8006d5e:	e00f      	b.n	8006d80 <_malloc_r+0xa8>
 8006d60:	6822      	ldr	r2, [r4, #0]
 8006d62:	1b52      	subs	r2, r2, r5
 8006d64:	d420      	bmi.n	8006da8 <_malloc_r+0xd0>
 8006d66:	2a0b      	cmp	r2, #11
 8006d68:	d917      	bls.n	8006d9a <_malloc_r+0xc2>
 8006d6a:	1961      	adds	r1, r4, r5
 8006d6c:	42a3      	cmp	r3, r4
 8006d6e:	6025      	str	r5, [r4, #0]
 8006d70:	bf18      	it	ne
 8006d72:	6059      	strne	r1, [r3, #4]
 8006d74:	6863      	ldr	r3, [r4, #4]
 8006d76:	bf08      	it	eq
 8006d78:	f8c8 1000 	streq.w	r1, [r8]
 8006d7c:	5162      	str	r2, [r4, r5]
 8006d7e:	604b      	str	r3, [r1, #4]
 8006d80:	4630      	mov	r0, r6
 8006d82:	f000 f82f 	bl	8006de4 <__malloc_unlock>
 8006d86:	f104 000b 	add.w	r0, r4, #11
 8006d8a:	1d23      	adds	r3, r4, #4
 8006d8c:	f020 0007 	bic.w	r0, r0, #7
 8006d90:	1ac2      	subs	r2, r0, r3
 8006d92:	bf1c      	itt	ne
 8006d94:	1a1b      	subne	r3, r3, r0
 8006d96:	50a3      	strne	r3, [r4, r2]
 8006d98:	e7af      	b.n	8006cfa <_malloc_r+0x22>
 8006d9a:	6862      	ldr	r2, [r4, #4]
 8006d9c:	42a3      	cmp	r3, r4
 8006d9e:	bf0c      	ite	eq
 8006da0:	f8c8 2000 	streq.w	r2, [r8]
 8006da4:	605a      	strne	r2, [r3, #4]
 8006da6:	e7eb      	b.n	8006d80 <_malloc_r+0xa8>
 8006da8:	4623      	mov	r3, r4
 8006daa:	6864      	ldr	r4, [r4, #4]
 8006dac:	e7ae      	b.n	8006d0c <_malloc_r+0x34>
 8006dae:	463c      	mov	r4, r7
 8006db0:	687f      	ldr	r7, [r7, #4]
 8006db2:	e7b6      	b.n	8006d22 <_malloc_r+0x4a>
 8006db4:	461a      	mov	r2, r3
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	d1fb      	bne.n	8006db4 <_malloc_r+0xdc>
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	6053      	str	r3, [r2, #4]
 8006dc0:	e7de      	b.n	8006d80 <_malloc_r+0xa8>
 8006dc2:	230c      	movs	r3, #12
 8006dc4:	6033      	str	r3, [r6, #0]
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f000 f80c 	bl	8006de4 <__malloc_unlock>
 8006dcc:	e794      	b.n	8006cf8 <_malloc_r+0x20>
 8006dce:	6005      	str	r5, [r0, #0]
 8006dd0:	e7d6      	b.n	8006d80 <_malloc_r+0xa8>
 8006dd2:	bf00      	nop
 8006dd4:	240006ec 	.word	0x240006ec

08006dd8 <__malloc_lock>:
 8006dd8:	4801      	ldr	r0, [pc, #4]	@ (8006de0 <__malloc_lock+0x8>)
 8006dda:	f7ff bf01 	b.w	8006be0 <__retarget_lock_acquire_recursive>
 8006dde:	bf00      	nop
 8006de0:	240006e4 	.word	0x240006e4

08006de4 <__malloc_unlock>:
 8006de4:	4801      	ldr	r0, [pc, #4]	@ (8006dec <__malloc_unlock+0x8>)
 8006de6:	f7ff befc 	b.w	8006be2 <__retarget_lock_release_recursive>
 8006dea:	bf00      	nop
 8006dec:	240006e4 	.word	0x240006e4

08006df0 <__ssputs_r>:
 8006df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006df4:	688e      	ldr	r6, [r1, #8]
 8006df6:	461f      	mov	r7, r3
 8006df8:	42be      	cmp	r6, r7
 8006dfa:	680b      	ldr	r3, [r1, #0]
 8006dfc:	4682      	mov	sl, r0
 8006dfe:	460c      	mov	r4, r1
 8006e00:	4690      	mov	r8, r2
 8006e02:	d82d      	bhi.n	8006e60 <__ssputs_r+0x70>
 8006e04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e0c:	d026      	beq.n	8006e5c <__ssputs_r+0x6c>
 8006e0e:	6965      	ldr	r5, [r4, #20]
 8006e10:	6909      	ldr	r1, [r1, #16]
 8006e12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e16:	eba3 0901 	sub.w	r9, r3, r1
 8006e1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e1e:	1c7b      	adds	r3, r7, #1
 8006e20:	444b      	add	r3, r9
 8006e22:	106d      	asrs	r5, r5, #1
 8006e24:	429d      	cmp	r5, r3
 8006e26:	bf38      	it	cc
 8006e28:	461d      	movcc	r5, r3
 8006e2a:	0553      	lsls	r3, r2, #21
 8006e2c:	d527      	bpl.n	8006e7e <__ssputs_r+0x8e>
 8006e2e:	4629      	mov	r1, r5
 8006e30:	f7ff ff52 	bl	8006cd8 <_malloc_r>
 8006e34:	4606      	mov	r6, r0
 8006e36:	b360      	cbz	r0, 8006e92 <__ssputs_r+0xa2>
 8006e38:	6921      	ldr	r1, [r4, #16]
 8006e3a:	464a      	mov	r2, r9
 8006e3c:	f7ff fed2 	bl	8006be4 <memcpy>
 8006e40:	89a3      	ldrh	r3, [r4, #12]
 8006e42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e4a:	81a3      	strh	r3, [r4, #12]
 8006e4c:	6126      	str	r6, [r4, #16]
 8006e4e:	6165      	str	r5, [r4, #20]
 8006e50:	444e      	add	r6, r9
 8006e52:	eba5 0509 	sub.w	r5, r5, r9
 8006e56:	6026      	str	r6, [r4, #0]
 8006e58:	60a5      	str	r5, [r4, #8]
 8006e5a:	463e      	mov	r6, r7
 8006e5c:	42be      	cmp	r6, r7
 8006e5e:	d900      	bls.n	8006e62 <__ssputs_r+0x72>
 8006e60:	463e      	mov	r6, r7
 8006e62:	6820      	ldr	r0, [r4, #0]
 8006e64:	4632      	mov	r2, r6
 8006e66:	4641      	mov	r1, r8
 8006e68:	f7ff fe5e 	bl	8006b28 <memmove>
 8006e6c:	68a3      	ldr	r3, [r4, #8]
 8006e6e:	1b9b      	subs	r3, r3, r6
 8006e70:	60a3      	str	r3, [r4, #8]
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	4433      	add	r3, r6
 8006e76:	6023      	str	r3, [r4, #0]
 8006e78:	2000      	movs	r0, #0
 8006e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e7e:	462a      	mov	r2, r5
 8006e80:	f000 faac 	bl	80073dc <_realloc_r>
 8006e84:	4606      	mov	r6, r0
 8006e86:	2800      	cmp	r0, #0
 8006e88:	d1e0      	bne.n	8006e4c <__ssputs_r+0x5c>
 8006e8a:	6921      	ldr	r1, [r4, #16]
 8006e8c:	4650      	mov	r0, sl
 8006e8e:	f7ff feb7 	bl	8006c00 <_free_r>
 8006e92:	230c      	movs	r3, #12
 8006e94:	f8ca 3000 	str.w	r3, [sl]
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e9e:	81a3      	strh	r3, [r4, #12]
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea4:	e7e9      	b.n	8006e7a <__ssputs_r+0x8a>
	...

08006ea8 <_svfiprintf_r>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	4698      	mov	r8, r3
 8006eae:	898b      	ldrh	r3, [r1, #12]
 8006eb0:	061b      	lsls	r3, r3, #24
 8006eb2:	b09d      	sub	sp, #116	@ 0x74
 8006eb4:	4607      	mov	r7, r0
 8006eb6:	460d      	mov	r5, r1
 8006eb8:	4614      	mov	r4, r2
 8006eba:	d510      	bpl.n	8006ede <_svfiprintf_r+0x36>
 8006ebc:	690b      	ldr	r3, [r1, #16]
 8006ebe:	b973      	cbnz	r3, 8006ede <_svfiprintf_r+0x36>
 8006ec0:	2140      	movs	r1, #64	@ 0x40
 8006ec2:	f7ff ff09 	bl	8006cd8 <_malloc_r>
 8006ec6:	6028      	str	r0, [r5, #0]
 8006ec8:	6128      	str	r0, [r5, #16]
 8006eca:	b930      	cbnz	r0, 8006eda <_svfiprintf_r+0x32>
 8006ecc:	230c      	movs	r3, #12
 8006ece:	603b      	str	r3, [r7, #0]
 8006ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ed4:	b01d      	add	sp, #116	@ 0x74
 8006ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eda:	2340      	movs	r3, #64	@ 0x40
 8006edc:	616b      	str	r3, [r5, #20]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ee2:	2320      	movs	r3, #32
 8006ee4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ee8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006eec:	2330      	movs	r3, #48	@ 0x30
 8006eee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800708c <_svfiprintf_r+0x1e4>
 8006ef2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ef6:	f04f 0901 	mov.w	r9, #1
 8006efa:	4623      	mov	r3, r4
 8006efc:	469a      	mov	sl, r3
 8006efe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f02:	b10a      	cbz	r2, 8006f08 <_svfiprintf_r+0x60>
 8006f04:	2a25      	cmp	r2, #37	@ 0x25
 8006f06:	d1f9      	bne.n	8006efc <_svfiprintf_r+0x54>
 8006f08:	ebba 0b04 	subs.w	fp, sl, r4
 8006f0c:	d00b      	beq.n	8006f26 <_svfiprintf_r+0x7e>
 8006f0e:	465b      	mov	r3, fp
 8006f10:	4622      	mov	r2, r4
 8006f12:	4629      	mov	r1, r5
 8006f14:	4638      	mov	r0, r7
 8006f16:	f7ff ff6b 	bl	8006df0 <__ssputs_r>
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	f000 80a7 	beq.w	800706e <_svfiprintf_r+0x1c6>
 8006f20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f22:	445a      	add	r2, fp
 8006f24:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f26:	f89a 3000 	ldrb.w	r3, [sl]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 809f 	beq.w	800706e <_svfiprintf_r+0x1c6>
 8006f30:	2300      	movs	r3, #0
 8006f32:	f04f 32ff 	mov.w	r2, #4294967295
 8006f36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f3a:	f10a 0a01 	add.w	sl, sl, #1
 8006f3e:	9304      	str	r3, [sp, #16]
 8006f40:	9307      	str	r3, [sp, #28]
 8006f42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f46:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f48:	4654      	mov	r4, sl
 8006f4a:	2205      	movs	r2, #5
 8006f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f50:	484e      	ldr	r0, [pc, #312]	@ (800708c <_svfiprintf_r+0x1e4>)
 8006f52:	f7f9 f9d5 	bl	8000300 <memchr>
 8006f56:	9a04      	ldr	r2, [sp, #16]
 8006f58:	b9d8      	cbnz	r0, 8006f92 <_svfiprintf_r+0xea>
 8006f5a:	06d0      	lsls	r0, r2, #27
 8006f5c:	bf44      	itt	mi
 8006f5e:	2320      	movmi	r3, #32
 8006f60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f64:	0711      	lsls	r1, r2, #28
 8006f66:	bf44      	itt	mi
 8006f68:	232b      	movmi	r3, #43	@ 0x2b
 8006f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f6e:	f89a 3000 	ldrb.w	r3, [sl]
 8006f72:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f74:	d015      	beq.n	8006fa2 <_svfiprintf_r+0xfa>
 8006f76:	9a07      	ldr	r2, [sp, #28]
 8006f78:	4654      	mov	r4, sl
 8006f7a:	2000      	movs	r0, #0
 8006f7c:	f04f 0c0a 	mov.w	ip, #10
 8006f80:	4621      	mov	r1, r4
 8006f82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f86:	3b30      	subs	r3, #48	@ 0x30
 8006f88:	2b09      	cmp	r3, #9
 8006f8a:	d94b      	bls.n	8007024 <_svfiprintf_r+0x17c>
 8006f8c:	b1b0      	cbz	r0, 8006fbc <_svfiprintf_r+0x114>
 8006f8e:	9207      	str	r2, [sp, #28]
 8006f90:	e014      	b.n	8006fbc <_svfiprintf_r+0x114>
 8006f92:	eba0 0308 	sub.w	r3, r0, r8
 8006f96:	fa09 f303 	lsl.w	r3, r9, r3
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	9304      	str	r3, [sp, #16]
 8006f9e:	46a2      	mov	sl, r4
 8006fa0:	e7d2      	b.n	8006f48 <_svfiprintf_r+0xa0>
 8006fa2:	9b03      	ldr	r3, [sp, #12]
 8006fa4:	1d19      	adds	r1, r3, #4
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	9103      	str	r1, [sp, #12]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	bfbb      	ittet	lt
 8006fae:	425b      	neglt	r3, r3
 8006fb0:	f042 0202 	orrlt.w	r2, r2, #2
 8006fb4:	9307      	strge	r3, [sp, #28]
 8006fb6:	9307      	strlt	r3, [sp, #28]
 8006fb8:	bfb8      	it	lt
 8006fba:	9204      	strlt	r2, [sp, #16]
 8006fbc:	7823      	ldrb	r3, [r4, #0]
 8006fbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fc0:	d10a      	bne.n	8006fd8 <_svfiprintf_r+0x130>
 8006fc2:	7863      	ldrb	r3, [r4, #1]
 8006fc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fc6:	d132      	bne.n	800702e <_svfiprintf_r+0x186>
 8006fc8:	9b03      	ldr	r3, [sp, #12]
 8006fca:	1d1a      	adds	r2, r3, #4
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	9203      	str	r2, [sp, #12]
 8006fd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006fd4:	3402      	adds	r4, #2
 8006fd6:	9305      	str	r3, [sp, #20]
 8006fd8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800709c <_svfiprintf_r+0x1f4>
 8006fdc:	7821      	ldrb	r1, [r4, #0]
 8006fde:	2203      	movs	r2, #3
 8006fe0:	4650      	mov	r0, sl
 8006fe2:	f7f9 f98d 	bl	8000300 <memchr>
 8006fe6:	b138      	cbz	r0, 8006ff8 <_svfiprintf_r+0x150>
 8006fe8:	9b04      	ldr	r3, [sp, #16]
 8006fea:	eba0 000a 	sub.w	r0, r0, sl
 8006fee:	2240      	movs	r2, #64	@ 0x40
 8006ff0:	4082      	lsls	r2, r0
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	3401      	adds	r4, #1
 8006ff6:	9304      	str	r3, [sp, #16]
 8006ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ffc:	4824      	ldr	r0, [pc, #144]	@ (8007090 <_svfiprintf_r+0x1e8>)
 8006ffe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007002:	2206      	movs	r2, #6
 8007004:	f7f9 f97c 	bl	8000300 <memchr>
 8007008:	2800      	cmp	r0, #0
 800700a:	d036      	beq.n	800707a <_svfiprintf_r+0x1d2>
 800700c:	4b21      	ldr	r3, [pc, #132]	@ (8007094 <_svfiprintf_r+0x1ec>)
 800700e:	bb1b      	cbnz	r3, 8007058 <_svfiprintf_r+0x1b0>
 8007010:	9b03      	ldr	r3, [sp, #12]
 8007012:	3307      	adds	r3, #7
 8007014:	f023 0307 	bic.w	r3, r3, #7
 8007018:	3308      	adds	r3, #8
 800701a:	9303      	str	r3, [sp, #12]
 800701c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800701e:	4433      	add	r3, r6
 8007020:	9309      	str	r3, [sp, #36]	@ 0x24
 8007022:	e76a      	b.n	8006efa <_svfiprintf_r+0x52>
 8007024:	fb0c 3202 	mla	r2, ip, r2, r3
 8007028:	460c      	mov	r4, r1
 800702a:	2001      	movs	r0, #1
 800702c:	e7a8      	b.n	8006f80 <_svfiprintf_r+0xd8>
 800702e:	2300      	movs	r3, #0
 8007030:	3401      	adds	r4, #1
 8007032:	9305      	str	r3, [sp, #20]
 8007034:	4619      	mov	r1, r3
 8007036:	f04f 0c0a 	mov.w	ip, #10
 800703a:	4620      	mov	r0, r4
 800703c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007040:	3a30      	subs	r2, #48	@ 0x30
 8007042:	2a09      	cmp	r2, #9
 8007044:	d903      	bls.n	800704e <_svfiprintf_r+0x1a6>
 8007046:	2b00      	cmp	r3, #0
 8007048:	d0c6      	beq.n	8006fd8 <_svfiprintf_r+0x130>
 800704a:	9105      	str	r1, [sp, #20]
 800704c:	e7c4      	b.n	8006fd8 <_svfiprintf_r+0x130>
 800704e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007052:	4604      	mov	r4, r0
 8007054:	2301      	movs	r3, #1
 8007056:	e7f0      	b.n	800703a <_svfiprintf_r+0x192>
 8007058:	ab03      	add	r3, sp, #12
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	462a      	mov	r2, r5
 800705e:	4b0e      	ldr	r3, [pc, #56]	@ (8007098 <_svfiprintf_r+0x1f0>)
 8007060:	a904      	add	r1, sp, #16
 8007062:	4638      	mov	r0, r7
 8007064:	f3af 8000 	nop.w
 8007068:	1c42      	adds	r2, r0, #1
 800706a:	4606      	mov	r6, r0
 800706c:	d1d6      	bne.n	800701c <_svfiprintf_r+0x174>
 800706e:	89ab      	ldrh	r3, [r5, #12]
 8007070:	065b      	lsls	r3, r3, #25
 8007072:	f53f af2d 	bmi.w	8006ed0 <_svfiprintf_r+0x28>
 8007076:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007078:	e72c      	b.n	8006ed4 <_svfiprintf_r+0x2c>
 800707a:	ab03      	add	r3, sp, #12
 800707c:	9300      	str	r3, [sp, #0]
 800707e:	462a      	mov	r2, r5
 8007080:	4b05      	ldr	r3, [pc, #20]	@ (8007098 <_svfiprintf_r+0x1f0>)
 8007082:	a904      	add	r1, sp, #16
 8007084:	4638      	mov	r0, r7
 8007086:	f000 f879 	bl	800717c <_printf_i>
 800708a:	e7ed      	b.n	8007068 <_svfiprintf_r+0x1c0>
 800708c:	08007b34 	.word	0x08007b34
 8007090:	08007b3e 	.word	0x08007b3e
 8007094:	00000000 	.word	0x00000000
 8007098:	08006df1 	.word	0x08006df1
 800709c:	08007b3a 	.word	0x08007b3a

080070a0 <_printf_common>:
 80070a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a4:	4616      	mov	r6, r2
 80070a6:	4698      	mov	r8, r3
 80070a8:	688a      	ldr	r2, [r1, #8]
 80070aa:	690b      	ldr	r3, [r1, #16]
 80070ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80070b0:	4293      	cmp	r3, r2
 80070b2:	bfb8      	it	lt
 80070b4:	4613      	movlt	r3, r2
 80070b6:	6033      	str	r3, [r6, #0]
 80070b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80070bc:	4607      	mov	r7, r0
 80070be:	460c      	mov	r4, r1
 80070c0:	b10a      	cbz	r2, 80070c6 <_printf_common+0x26>
 80070c2:	3301      	adds	r3, #1
 80070c4:	6033      	str	r3, [r6, #0]
 80070c6:	6823      	ldr	r3, [r4, #0]
 80070c8:	0699      	lsls	r1, r3, #26
 80070ca:	bf42      	ittt	mi
 80070cc:	6833      	ldrmi	r3, [r6, #0]
 80070ce:	3302      	addmi	r3, #2
 80070d0:	6033      	strmi	r3, [r6, #0]
 80070d2:	6825      	ldr	r5, [r4, #0]
 80070d4:	f015 0506 	ands.w	r5, r5, #6
 80070d8:	d106      	bne.n	80070e8 <_printf_common+0x48>
 80070da:	f104 0a19 	add.w	sl, r4, #25
 80070de:	68e3      	ldr	r3, [r4, #12]
 80070e0:	6832      	ldr	r2, [r6, #0]
 80070e2:	1a9b      	subs	r3, r3, r2
 80070e4:	42ab      	cmp	r3, r5
 80070e6:	dc26      	bgt.n	8007136 <_printf_common+0x96>
 80070e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070ec:	6822      	ldr	r2, [r4, #0]
 80070ee:	3b00      	subs	r3, #0
 80070f0:	bf18      	it	ne
 80070f2:	2301      	movne	r3, #1
 80070f4:	0692      	lsls	r2, r2, #26
 80070f6:	d42b      	bmi.n	8007150 <_printf_common+0xb0>
 80070f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070fc:	4641      	mov	r1, r8
 80070fe:	4638      	mov	r0, r7
 8007100:	47c8      	blx	r9
 8007102:	3001      	adds	r0, #1
 8007104:	d01e      	beq.n	8007144 <_printf_common+0xa4>
 8007106:	6823      	ldr	r3, [r4, #0]
 8007108:	6922      	ldr	r2, [r4, #16]
 800710a:	f003 0306 	and.w	r3, r3, #6
 800710e:	2b04      	cmp	r3, #4
 8007110:	bf02      	ittt	eq
 8007112:	68e5      	ldreq	r5, [r4, #12]
 8007114:	6833      	ldreq	r3, [r6, #0]
 8007116:	1aed      	subeq	r5, r5, r3
 8007118:	68a3      	ldr	r3, [r4, #8]
 800711a:	bf0c      	ite	eq
 800711c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007120:	2500      	movne	r5, #0
 8007122:	4293      	cmp	r3, r2
 8007124:	bfc4      	itt	gt
 8007126:	1a9b      	subgt	r3, r3, r2
 8007128:	18ed      	addgt	r5, r5, r3
 800712a:	2600      	movs	r6, #0
 800712c:	341a      	adds	r4, #26
 800712e:	42b5      	cmp	r5, r6
 8007130:	d11a      	bne.n	8007168 <_printf_common+0xc8>
 8007132:	2000      	movs	r0, #0
 8007134:	e008      	b.n	8007148 <_printf_common+0xa8>
 8007136:	2301      	movs	r3, #1
 8007138:	4652      	mov	r2, sl
 800713a:	4641      	mov	r1, r8
 800713c:	4638      	mov	r0, r7
 800713e:	47c8      	blx	r9
 8007140:	3001      	adds	r0, #1
 8007142:	d103      	bne.n	800714c <_printf_common+0xac>
 8007144:	f04f 30ff 	mov.w	r0, #4294967295
 8007148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800714c:	3501      	adds	r5, #1
 800714e:	e7c6      	b.n	80070de <_printf_common+0x3e>
 8007150:	18e1      	adds	r1, r4, r3
 8007152:	1c5a      	adds	r2, r3, #1
 8007154:	2030      	movs	r0, #48	@ 0x30
 8007156:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800715a:	4422      	add	r2, r4
 800715c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007160:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007164:	3302      	adds	r3, #2
 8007166:	e7c7      	b.n	80070f8 <_printf_common+0x58>
 8007168:	2301      	movs	r3, #1
 800716a:	4622      	mov	r2, r4
 800716c:	4641      	mov	r1, r8
 800716e:	4638      	mov	r0, r7
 8007170:	47c8      	blx	r9
 8007172:	3001      	adds	r0, #1
 8007174:	d0e6      	beq.n	8007144 <_printf_common+0xa4>
 8007176:	3601      	adds	r6, #1
 8007178:	e7d9      	b.n	800712e <_printf_common+0x8e>
	...

0800717c <_printf_i>:
 800717c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007180:	7e0f      	ldrb	r7, [r1, #24]
 8007182:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007184:	2f78      	cmp	r7, #120	@ 0x78
 8007186:	4691      	mov	r9, r2
 8007188:	4680      	mov	r8, r0
 800718a:	460c      	mov	r4, r1
 800718c:	469a      	mov	sl, r3
 800718e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007192:	d807      	bhi.n	80071a4 <_printf_i+0x28>
 8007194:	2f62      	cmp	r7, #98	@ 0x62
 8007196:	d80a      	bhi.n	80071ae <_printf_i+0x32>
 8007198:	2f00      	cmp	r7, #0
 800719a:	f000 80d2 	beq.w	8007342 <_printf_i+0x1c6>
 800719e:	2f58      	cmp	r7, #88	@ 0x58
 80071a0:	f000 80b9 	beq.w	8007316 <_printf_i+0x19a>
 80071a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80071ac:	e03a      	b.n	8007224 <_printf_i+0xa8>
 80071ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80071b2:	2b15      	cmp	r3, #21
 80071b4:	d8f6      	bhi.n	80071a4 <_printf_i+0x28>
 80071b6:	a101      	add	r1, pc, #4	@ (adr r1, 80071bc <_printf_i+0x40>)
 80071b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071bc:	08007215 	.word	0x08007215
 80071c0:	08007229 	.word	0x08007229
 80071c4:	080071a5 	.word	0x080071a5
 80071c8:	080071a5 	.word	0x080071a5
 80071cc:	080071a5 	.word	0x080071a5
 80071d0:	080071a5 	.word	0x080071a5
 80071d4:	08007229 	.word	0x08007229
 80071d8:	080071a5 	.word	0x080071a5
 80071dc:	080071a5 	.word	0x080071a5
 80071e0:	080071a5 	.word	0x080071a5
 80071e4:	080071a5 	.word	0x080071a5
 80071e8:	08007329 	.word	0x08007329
 80071ec:	08007253 	.word	0x08007253
 80071f0:	080072e3 	.word	0x080072e3
 80071f4:	080071a5 	.word	0x080071a5
 80071f8:	080071a5 	.word	0x080071a5
 80071fc:	0800734b 	.word	0x0800734b
 8007200:	080071a5 	.word	0x080071a5
 8007204:	08007253 	.word	0x08007253
 8007208:	080071a5 	.word	0x080071a5
 800720c:	080071a5 	.word	0x080071a5
 8007210:	080072eb 	.word	0x080072eb
 8007214:	6833      	ldr	r3, [r6, #0]
 8007216:	1d1a      	adds	r2, r3, #4
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6032      	str	r2, [r6, #0]
 800721c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007220:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007224:	2301      	movs	r3, #1
 8007226:	e09d      	b.n	8007364 <_printf_i+0x1e8>
 8007228:	6833      	ldr	r3, [r6, #0]
 800722a:	6820      	ldr	r0, [r4, #0]
 800722c:	1d19      	adds	r1, r3, #4
 800722e:	6031      	str	r1, [r6, #0]
 8007230:	0606      	lsls	r6, r0, #24
 8007232:	d501      	bpl.n	8007238 <_printf_i+0xbc>
 8007234:	681d      	ldr	r5, [r3, #0]
 8007236:	e003      	b.n	8007240 <_printf_i+0xc4>
 8007238:	0645      	lsls	r5, r0, #25
 800723a:	d5fb      	bpl.n	8007234 <_printf_i+0xb8>
 800723c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007240:	2d00      	cmp	r5, #0
 8007242:	da03      	bge.n	800724c <_printf_i+0xd0>
 8007244:	232d      	movs	r3, #45	@ 0x2d
 8007246:	426d      	negs	r5, r5
 8007248:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800724c:	4859      	ldr	r0, [pc, #356]	@ (80073b4 <_printf_i+0x238>)
 800724e:	230a      	movs	r3, #10
 8007250:	e011      	b.n	8007276 <_printf_i+0xfa>
 8007252:	6821      	ldr	r1, [r4, #0]
 8007254:	6833      	ldr	r3, [r6, #0]
 8007256:	0608      	lsls	r0, r1, #24
 8007258:	f853 5b04 	ldr.w	r5, [r3], #4
 800725c:	d402      	bmi.n	8007264 <_printf_i+0xe8>
 800725e:	0649      	lsls	r1, r1, #25
 8007260:	bf48      	it	mi
 8007262:	b2ad      	uxthmi	r5, r5
 8007264:	2f6f      	cmp	r7, #111	@ 0x6f
 8007266:	4853      	ldr	r0, [pc, #332]	@ (80073b4 <_printf_i+0x238>)
 8007268:	6033      	str	r3, [r6, #0]
 800726a:	bf14      	ite	ne
 800726c:	230a      	movne	r3, #10
 800726e:	2308      	moveq	r3, #8
 8007270:	2100      	movs	r1, #0
 8007272:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007276:	6866      	ldr	r6, [r4, #4]
 8007278:	60a6      	str	r6, [r4, #8]
 800727a:	2e00      	cmp	r6, #0
 800727c:	bfa2      	ittt	ge
 800727e:	6821      	ldrge	r1, [r4, #0]
 8007280:	f021 0104 	bicge.w	r1, r1, #4
 8007284:	6021      	strge	r1, [r4, #0]
 8007286:	b90d      	cbnz	r5, 800728c <_printf_i+0x110>
 8007288:	2e00      	cmp	r6, #0
 800728a:	d04b      	beq.n	8007324 <_printf_i+0x1a8>
 800728c:	4616      	mov	r6, r2
 800728e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007292:	fb03 5711 	mls	r7, r3, r1, r5
 8007296:	5dc7      	ldrb	r7, [r0, r7]
 8007298:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800729c:	462f      	mov	r7, r5
 800729e:	42bb      	cmp	r3, r7
 80072a0:	460d      	mov	r5, r1
 80072a2:	d9f4      	bls.n	800728e <_printf_i+0x112>
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	d10b      	bne.n	80072c0 <_printf_i+0x144>
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	07df      	lsls	r7, r3, #31
 80072ac:	d508      	bpl.n	80072c0 <_printf_i+0x144>
 80072ae:	6923      	ldr	r3, [r4, #16]
 80072b0:	6861      	ldr	r1, [r4, #4]
 80072b2:	4299      	cmp	r1, r3
 80072b4:	bfde      	ittt	le
 80072b6:	2330      	movle	r3, #48	@ 0x30
 80072b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072c0:	1b92      	subs	r2, r2, r6
 80072c2:	6122      	str	r2, [r4, #16]
 80072c4:	f8cd a000 	str.w	sl, [sp]
 80072c8:	464b      	mov	r3, r9
 80072ca:	aa03      	add	r2, sp, #12
 80072cc:	4621      	mov	r1, r4
 80072ce:	4640      	mov	r0, r8
 80072d0:	f7ff fee6 	bl	80070a0 <_printf_common>
 80072d4:	3001      	adds	r0, #1
 80072d6:	d14a      	bne.n	800736e <_printf_i+0x1f2>
 80072d8:	f04f 30ff 	mov.w	r0, #4294967295
 80072dc:	b004      	add	sp, #16
 80072de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	f043 0320 	orr.w	r3, r3, #32
 80072e8:	6023      	str	r3, [r4, #0]
 80072ea:	4833      	ldr	r0, [pc, #204]	@ (80073b8 <_printf_i+0x23c>)
 80072ec:	2778      	movs	r7, #120	@ 0x78
 80072ee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072f2:	6823      	ldr	r3, [r4, #0]
 80072f4:	6831      	ldr	r1, [r6, #0]
 80072f6:	061f      	lsls	r7, r3, #24
 80072f8:	f851 5b04 	ldr.w	r5, [r1], #4
 80072fc:	d402      	bmi.n	8007304 <_printf_i+0x188>
 80072fe:	065f      	lsls	r7, r3, #25
 8007300:	bf48      	it	mi
 8007302:	b2ad      	uxthmi	r5, r5
 8007304:	6031      	str	r1, [r6, #0]
 8007306:	07d9      	lsls	r1, r3, #31
 8007308:	bf44      	itt	mi
 800730a:	f043 0320 	orrmi.w	r3, r3, #32
 800730e:	6023      	strmi	r3, [r4, #0]
 8007310:	b11d      	cbz	r5, 800731a <_printf_i+0x19e>
 8007312:	2310      	movs	r3, #16
 8007314:	e7ac      	b.n	8007270 <_printf_i+0xf4>
 8007316:	4827      	ldr	r0, [pc, #156]	@ (80073b4 <_printf_i+0x238>)
 8007318:	e7e9      	b.n	80072ee <_printf_i+0x172>
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	f023 0320 	bic.w	r3, r3, #32
 8007320:	6023      	str	r3, [r4, #0]
 8007322:	e7f6      	b.n	8007312 <_printf_i+0x196>
 8007324:	4616      	mov	r6, r2
 8007326:	e7bd      	b.n	80072a4 <_printf_i+0x128>
 8007328:	6833      	ldr	r3, [r6, #0]
 800732a:	6825      	ldr	r5, [r4, #0]
 800732c:	6961      	ldr	r1, [r4, #20]
 800732e:	1d18      	adds	r0, r3, #4
 8007330:	6030      	str	r0, [r6, #0]
 8007332:	062e      	lsls	r6, r5, #24
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	d501      	bpl.n	800733c <_printf_i+0x1c0>
 8007338:	6019      	str	r1, [r3, #0]
 800733a:	e002      	b.n	8007342 <_printf_i+0x1c6>
 800733c:	0668      	lsls	r0, r5, #25
 800733e:	d5fb      	bpl.n	8007338 <_printf_i+0x1bc>
 8007340:	8019      	strh	r1, [r3, #0]
 8007342:	2300      	movs	r3, #0
 8007344:	6123      	str	r3, [r4, #16]
 8007346:	4616      	mov	r6, r2
 8007348:	e7bc      	b.n	80072c4 <_printf_i+0x148>
 800734a:	6833      	ldr	r3, [r6, #0]
 800734c:	1d1a      	adds	r2, r3, #4
 800734e:	6032      	str	r2, [r6, #0]
 8007350:	681e      	ldr	r6, [r3, #0]
 8007352:	6862      	ldr	r2, [r4, #4]
 8007354:	2100      	movs	r1, #0
 8007356:	4630      	mov	r0, r6
 8007358:	f7f8 ffd2 	bl	8000300 <memchr>
 800735c:	b108      	cbz	r0, 8007362 <_printf_i+0x1e6>
 800735e:	1b80      	subs	r0, r0, r6
 8007360:	6060      	str	r0, [r4, #4]
 8007362:	6863      	ldr	r3, [r4, #4]
 8007364:	6123      	str	r3, [r4, #16]
 8007366:	2300      	movs	r3, #0
 8007368:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800736c:	e7aa      	b.n	80072c4 <_printf_i+0x148>
 800736e:	6923      	ldr	r3, [r4, #16]
 8007370:	4632      	mov	r2, r6
 8007372:	4649      	mov	r1, r9
 8007374:	4640      	mov	r0, r8
 8007376:	47d0      	blx	sl
 8007378:	3001      	adds	r0, #1
 800737a:	d0ad      	beq.n	80072d8 <_printf_i+0x15c>
 800737c:	6823      	ldr	r3, [r4, #0]
 800737e:	079b      	lsls	r3, r3, #30
 8007380:	d413      	bmi.n	80073aa <_printf_i+0x22e>
 8007382:	68e0      	ldr	r0, [r4, #12]
 8007384:	9b03      	ldr	r3, [sp, #12]
 8007386:	4298      	cmp	r0, r3
 8007388:	bfb8      	it	lt
 800738a:	4618      	movlt	r0, r3
 800738c:	e7a6      	b.n	80072dc <_printf_i+0x160>
 800738e:	2301      	movs	r3, #1
 8007390:	4632      	mov	r2, r6
 8007392:	4649      	mov	r1, r9
 8007394:	4640      	mov	r0, r8
 8007396:	47d0      	blx	sl
 8007398:	3001      	adds	r0, #1
 800739a:	d09d      	beq.n	80072d8 <_printf_i+0x15c>
 800739c:	3501      	adds	r5, #1
 800739e:	68e3      	ldr	r3, [r4, #12]
 80073a0:	9903      	ldr	r1, [sp, #12]
 80073a2:	1a5b      	subs	r3, r3, r1
 80073a4:	42ab      	cmp	r3, r5
 80073a6:	dcf2      	bgt.n	800738e <_printf_i+0x212>
 80073a8:	e7eb      	b.n	8007382 <_printf_i+0x206>
 80073aa:	2500      	movs	r5, #0
 80073ac:	f104 0619 	add.w	r6, r4, #25
 80073b0:	e7f5      	b.n	800739e <_printf_i+0x222>
 80073b2:	bf00      	nop
 80073b4:	08007b45 	.word	0x08007b45
 80073b8:	08007b56 	.word	0x08007b56

080073bc <_sbrk_r>:
 80073bc:	b538      	push	{r3, r4, r5, lr}
 80073be:	4d06      	ldr	r5, [pc, #24]	@ (80073d8 <_sbrk_r+0x1c>)
 80073c0:	2300      	movs	r3, #0
 80073c2:	4604      	mov	r4, r0
 80073c4:	4608      	mov	r0, r1
 80073c6:	602b      	str	r3, [r5, #0]
 80073c8:	f7fa f8bc 	bl	8001544 <_sbrk>
 80073cc:	1c43      	adds	r3, r0, #1
 80073ce:	d102      	bne.n	80073d6 <_sbrk_r+0x1a>
 80073d0:	682b      	ldr	r3, [r5, #0]
 80073d2:	b103      	cbz	r3, 80073d6 <_sbrk_r+0x1a>
 80073d4:	6023      	str	r3, [r4, #0]
 80073d6:	bd38      	pop	{r3, r4, r5, pc}
 80073d8:	240006e0 	.word	0x240006e0

080073dc <_realloc_r>:
 80073dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073e0:	4680      	mov	r8, r0
 80073e2:	4615      	mov	r5, r2
 80073e4:	460c      	mov	r4, r1
 80073e6:	b921      	cbnz	r1, 80073f2 <_realloc_r+0x16>
 80073e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073ec:	4611      	mov	r1, r2
 80073ee:	f7ff bc73 	b.w	8006cd8 <_malloc_r>
 80073f2:	b92a      	cbnz	r2, 8007400 <_realloc_r+0x24>
 80073f4:	f7ff fc04 	bl	8006c00 <_free_r>
 80073f8:	2400      	movs	r4, #0
 80073fa:	4620      	mov	r0, r4
 80073fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007400:	f000 f81a 	bl	8007438 <_malloc_usable_size_r>
 8007404:	4285      	cmp	r5, r0
 8007406:	4606      	mov	r6, r0
 8007408:	d802      	bhi.n	8007410 <_realloc_r+0x34>
 800740a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800740e:	d8f4      	bhi.n	80073fa <_realloc_r+0x1e>
 8007410:	4629      	mov	r1, r5
 8007412:	4640      	mov	r0, r8
 8007414:	f7ff fc60 	bl	8006cd8 <_malloc_r>
 8007418:	4607      	mov	r7, r0
 800741a:	2800      	cmp	r0, #0
 800741c:	d0ec      	beq.n	80073f8 <_realloc_r+0x1c>
 800741e:	42b5      	cmp	r5, r6
 8007420:	462a      	mov	r2, r5
 8007422:	4621      	mov	r1, r4
 8007424:	bf28      	it	cs
 8007426:	4632      	movcs	r2, r6
 8007428:	f7ff fbdc 	bl	8006be4 <memcpy>
 800742c:	4621      	mov	r1, r4
 800742e:	4640      	mov	r0, r8
 8007430:	f7ff fbe6 	bl	8006c00 <_free_r>
 8007434:	463c      	mov	r4, r7
 8007436:	e7e0      	b.n	80073fa <_realloc_r+0x1e>

08007438 <_malloc_usable_size_r>:
 8007438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800743c:	1f18      	subs	r0, r3, #4
 800743e:	2b00      	cmp	r3, #0
 8007440:	bfbc      	itt	lt
 8007442:	580b      	ldrlt	r3, [r1, r0]
 8007444:	18c0      	addlt	r0, r0, r3
 8007446:	4770      	bx	lr

08007448 <_init>:
 8007448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744a:	bf00      	nop
 800744c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800744e:	bc08      	pop	{r3}
 8007450:	469e      	mov	lr, r3
 8007452:	4770      	bx	lr

08007454 <_fini>:
 8007454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007456:	bf00      	nop
 8007458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800745a:	bc08      	pop	{r3}
 800745c:	469e      	mov	lr, r3
 800745e:	4770      	bx	lr
