// Seed: 914354018
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2
);
  logic [7:0] id_4 = id_4[1'b0];
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output supply1 id_3,
    output tri id_4,
    output tri0 id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    input tri0 id_11
);
  assign id_4 = id_9;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
