// Seed: 3799642648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_4 = id_1;
  always id_4 <= -1;
  wire id_7;
  assign module_1.id_12 = 0;
  assign id_3 = (id_5);
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1
);
  bit  id_3;
  reg  id_4 = 1;
  wire id_5;
  reg  id_6;
  assign id_4 = id_4;
  tri id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  final if (1'b0) id_3 <= id_6;
  parameter id_14 = id_7 * id_11;
  assign id_7 = -1;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_3,
      id_5
  );
  assign id_7 = 1;
  assign id_9 = 1;
  wire id_17;
  initial begin : LABEL_0
    id_4 <= -1;
  end
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
