Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 17 09:48:15 2021
| Host         : PA11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sequence_detection_timing_summary_routed.rpt -pb sequence_detection_timing_summary_routed.pb -rpx sequence_detection_timing_summary_routed.rpx -warn_on_violation
| Design       : sequence_detection
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: switch[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switch[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: button_en_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.763        0.000                      0                   13        0.266        0.000                      0                   13        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.763        0.000                      0                   13        0.266        0.000                      0                   13        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.897ns (30.187%)  route 2.074ns (69.813%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.335     8.340    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDCE                                         r  current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X1Y148         FDCE (Setup_fdce_C_CE)      -0.205    15.103    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.897ns (30.187%)  route 2.074ns (69.813%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.335     8.340    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDCE                                         r  current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X1Y148         FDCE (Setup_fdce_C_CE)      -0.205    15.103    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.897ns (30.187%)  route 2.074ns (69.813%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.335     8.340    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDCE                                         r  current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  current_state_reg[2]/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X1Y148         FDCE (Setup_fdce_C_CE)      -0.205    15.103    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.897ns (30.187%)  route 2.074ns (69.813%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.335     8.340    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDPE                                         r  i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X1Y148         FDPE                                         r  i_reg[3]/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X1Y148         FDPE (Setup_fdpe_C_CE)      -0.205    15.103    i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.897ns (30.187%)  route 2.074ns (69.813%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.335     8.340    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDCE                                         r  led_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X1Y148         FDCE (Setup_fdce_C_CE)      -0.205    15.103    led_reg
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.897ns (30.106%)  route 2.082ns (69.894%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.343     8.348    current_state[2]_i_1_n_0
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/C
                         clock pessimism              0.300    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X2Y147         FDPE (Setup_fdpe_C_CE)      -0.169    15.164    i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.897ns (30.106%)  route 2.082ns (69.894%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.343     8.348    current_state[2]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/C
                         clock pessimism              0.300    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.169    15.164    i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.897ns (30.106%)  route 2.082ns (69.894%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 f  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT4 (Prop_lut4_I2_O)        0.295     7.198 f  out_reg_i_2/O
                         net (fo=5, routed)           0.683     7.881    end_state
    SLICE_X2Y148         LUT4 (Prop_lut4_I0_O)        0.124     8.005 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.343     8.348    current_state[2]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
                         clock pessimism              0.300    15.368    
                         clock uncertainty           -0.035    15.333    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.169    15.164    i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.799ns (34.180%)  route 1.539ns (65.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.478     5.846 r  i_reg[2]/Q
                         net (fo=5, routed)           1.057     6.903    i_reg__0[2]
    SLICE_X2Y148         LUT5 (Prop_lut5_I4_O)        0.321     7.224 r  i[3]_i_1/O
                         net (fo=1, routed)           0.482     7.706    i[3]_i_1_n_0
    SLICE_X1Y148         FDPE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X1Y148         FDPE                                         r  i_reg[3]/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X1Y148         FDPE (Setup_fdpe_C_D)       -0.265    15.043    i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.718ns (33.439%)  route 1.429ns (66.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.712     5.368    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_fdce_C_Q)         0.419     5.787 r  led_reg/Q
                         net (fo=3, routed)           0.833     6.621    led_OBUF
    SLICE_X2Y148         LUT6 (Prop_lut6_I0_O)        0.299     6.920 r  button_en_i_1/O
                         net (fo=1, routed)           0.596     7.516    button_en_i_1_n_0
    SLICE_X2Y148         FDCE                                         r  button_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y148         FDCE                                         r  button_en_reg/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X2Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.139    button_en_reg
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.164     1.743 r  i_reg[1]/Q
                         net (fo=7, routed)           0.190     1.933    i_reg__0[1]
    SLICE_X2Y147         LUT4 (Prop_lut4_I2_O)        0.043     1.976 r  i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.976    i[2]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X2Y147         FDCE (Hold_fdce_C_D)         0.131     1.710    i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDCE (Prop_fdce_C_Q)         0.164     1.743 r  i_reg[1]/Q
                         net (fo=7, routed)           0.190     1.933    i_reg__0[1]
    SLICE_X2Y147         LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.978    i[1]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X2Y147         FDCE (Hold_fdce_C_D)         0.120     1.699    i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.381%)  route 0.322ns (60.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDPE (Prop_fdpe_C_Q)         0.164     1.743 f  i_reg[0]/Q
                         net (fo=8, routed)           0.322     2.065    i_reg__0[0]
    SLICE_X2Y147         LUT2 (Prop_lut2_I0_O)        0.045     2.110 r  i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.110    i[0]_i_1_n_0
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X2Y147         FDPE (Hold_fdpe_C_D)         0.121     1.700    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.065%)  route 0.288ns (55.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_fdce_C_Q)         0.128     1.707 f  led_reg/Q
                         net (fo=3, routed)           0.166     1.873    led_OBUF
    SLICE_X2Y148         LUT4 (Prop_lut4_I1_O)        0.099     1.972 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.122     2.094    current_state[2]_i_1_n_0
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/C
                         clock pessimism             -0.503     1.595    
    SLICE_X2Y147         FDPE (Hold_fdpe_C_CE)       -0.016     1.579    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.065%)  route 0.288ns (55.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_fdce_C_Q)         0.128     1.707 f  led_reg/Q
                         net (fo=3, routed)           0.166     1.873    led_OBUF
    SLICE_X2Y148         LUT4 (Prop_lut4_I1_O)        0.099     1.972 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.122     2.094    current_state[2]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[1]/C
                         clock pessimism             -0.503     1.595    
    SLICE_X2Y147         FDCE (Hold_fdce_C_CE)       -0.016     1.579    i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.065%)  route 0.288ns (55.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_fdce_C_Q)         0.128     1.707 f  led_reg/Q
                         net (fo=3, routed)           0.166     1.873    led_OBUF
    SLICE_X2Y148         LUT4 (Prop_lut4_I1_O)        0.099     1.972 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.122     2.094    current_state[2]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X2Y147         FDCE                                         r  i_reg[2]/C
                         clock pessimism             -0.503     1.595    
    SLICE_X2Y147         FDCE (Hold_fdce_C_CE)       -0.016     1.579    i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.212ns (38.314%)  route 0.341ns (61.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X2Y147         FDPE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDPE (Prop_fdpe_C_Q)         0.164     1.743 r  i_reg[0]/Q
                         net (fo=8, routed)           0.185     1.928    i_reg__0[0]
    SLICE_X2Y148         LUT5 (Prop_lut5_I3_O)        0.048     1.976 r  i[3]_i_1/O
                         net (fo=1, routed)           0.157     2.132    i[3]_i_1_n_0
    SLICE_X1Y148         FDPE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X1Y148         FDPE                                         r  i_reg[3]/C
                         clock pessimism             -0.503     1.595    
    SLICE_X1Y148         FDPE (Hold_fdpe_C_D)         0.004     1.599    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.227ns (44.937%)  route 0.278ns (55.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_fdce_C_Q)         0.128     1.707 f  led_reg/Q
                         net (fo=3, routed)           0.166     1.873    led_OBUF
    SLICE_X2Y148         LUT4 (Prop_lut4_I1_O)        0.099     1.972 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.112     2.084    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDCE                                         r  current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X1Y148         FDCE (Hold_fdce_C_CE)       -0.039     1.540    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.227ns (44.937%)  route 0.278ns (55.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_fdce_C_Q)         0.128     1.707 f  led_reg/Q
                         net (fo=3, routed)           0.166     1.873    led_OBUF
    SLICE_X2Y148         LUT4 (Prop_lut4_I1_O)        0.099     1.972 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.112     2.084    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDCE                                         r  current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X1Y148         FDCE (Hold_fdce_C_CE)       -0.039     1.540    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.227ns (44.937%)  route 0.278ns (55.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.601     1.579    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_fdce_C_Q)         0.128     1.707 f  led_reg/Q
                         net (fo=3, routed)           0.166     1.873    led_OBUF
    SLICE_X2Y148         LUT4 (Prop_lut4_I1_O)        0.099     1.972 r  current_state[2]_i_1/O
                         net (fo=8, routed)           0.112     2.084    current_state[2]_i_1_n_0
    SLICE_X1Y148         FDCE                                         r  current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.098    clk_IBUF_BUFG
    SLICE_X1Y148         FDCE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X1Y148         FDCE (Hold_fdce_C_CE)       -0.039     1.540    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.544    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y148   button_en_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y148   current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y148   current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y148   current_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y147   i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y147   i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y147   i_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y148   i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y148   led_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148   button_en_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148   button_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y147   i_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y147   i_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148   button_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   current_state_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y147   i_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y147   i_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y147   i_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   i_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y148   led_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148   button_en_reg/C



