// `define YSYXSOC_TRACE_DEVICE 1'b1

`define DEVICE_CLINT_ADDR_L   32'h0200_0000
`define DEVICE_CLINT_SIZE     32'h0000_ffff
`define DEVICE_CLINT_ADDR_H   (`DEVICE_CLINT_ADDR_L + `DEVICE_CLINT_SIZE)

`define DEVICE_SRAM_ADDR_L   32'h0f00_0000
`define DEVICE_SRAM_SIZE     32'h0000_1fff
`define DEVICE_SRAM_ADDR_H   (`DEVICE_SRAM_ADDR_L + `DEVICE_SRAM_SIZE)

`define DEVICE_UART16550_ADDR_L   32'h1000_0000
`define DEVICE_UART16550_SIZE     32'h0000_0fff
`define DEVICE_UART16550_ADDR_H   (`DEVICE_UART16550_ADDR_L + `DEVICE_UART16550_SIZE)

`define DEVICE_SPI_ADDR_L   32'h1000_1000
`define DEVICE_SPI_SIZE     32'h0000_1fff
`define DEVICE_SPI_ADDR_H   (`DEVICE_SPI_ADDR_L + `DEVICE_SPI_SIZE)

`define DEVICE_MROM_ADDR_L   32'h2000_0000
`define DEVICE_MROM_SIZE     32'h0000_0fff
`define DEVICE_MROM_ADDR_H   (`DEVICE_MROM_ADDR_L + `DEVICE_MROM_SIZE)

