// Seed: 2164774601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_30;
endmodule
module module_1 #(
    parameter id_12 = 32'd93,
    parameter id_16 = 32'd18,
    parameter id_19 = 32'd5,
    parameter id_7  = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    _id_19
);
  inout wire _id_19;
  output wire id_18;
  output wire id_17;
  inout wire _id_16;
  output logic [7:0] id_15;
  inout wire id_14;
  input wire id_13;
  input wire _id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire _id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_15[1] = 1'b0;
  logic [-1  * "" -  id_7 : id_19] id_20;
  ;
  parameter id_21 = 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_21,
      id_4,
      id_3,
      id_3,
      id_8,
      id_14,
      id_20,
      id_6,
      id_3,
      id_9,
      id_21,
      id_14,
      id_10,
      id_14,
      id_20,
      id_6,
      id_14,
      id_3,
      id_14,
      id_21,
      id_21,
      id_14,
      id_1,
      id_1,
      id_14,
      id_21,
      id_1
  );
  wire id_22;
  assign id_15[id_19<id_12 : ~id_16] = id_14;
endmodule
