
---------- Begin Simulation Statistics ----------
final_tick                               977936878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27237                       # Simulator instruction rate (inst/s)
host_mem_usage                                 989228                       # Number of bytes of host memory used
host_op_rate                                    27372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36714.21                       # Real time elapsed on the host
host_tick_rate                               26636466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000006                       # Number of instructions simulated
sim_ops                                    1004945284                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.977937                       # Number of seconds simulated
sim_ticks                                977936878000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.992256                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                95706274                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             95713686                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            624826                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          97303034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1827                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1383                       # Number of indirect misses.
system.cpu.branchPred.lookups                97333593                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     74208345                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong     17015992                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect      1402348                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong     89821989                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2058                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          209                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      7895266                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1193235                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       256308                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6      1590586                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      5536169                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8      1649318                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9      2467001                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      5107760                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      3754605                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12      2343831                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13      4562646                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14      5986165                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15      4841585                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16      6337825                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17      7037193                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18      5612076                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19      2268960                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20      2219865                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       622746                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       873264                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26      1073021                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      2110184                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        62344                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit        99865                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong        37531                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     12265317                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         2650                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      1870305                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       332958                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      1082794                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      1278085                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8      1176370                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       942607                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      7757492                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11      2468952                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12      1332972                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13      2592128                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14      4205158                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15      4253117                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16      5209894                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17      6115395                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18      5562154                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19      9564836                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      9487767                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      5155994                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       214086                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26       280029                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28      1108150                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      3348366                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     74809454                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit        15241                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       430280                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   10117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          348                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 277957787                       # number of cc regfile reads
system.cpu.cc_regfile_writes                278657729                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            623407                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   91245402                       # Number of branches committed
system.cpu.commit.bw_lim_events              59524194                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        11740614                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1000416701                       # Number of instructions committed
system.cpu.commit.committedOps             1005361979                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   1953759132                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.514578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1706491869     87.34%     87.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     78389084      4.01%     91.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21544622      1.10%     92.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     19166778      0.98%     93.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     29362699      1.50%     94.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     10488580      0.54%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     21243073      1.09%     96.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      7548233      0.39%     96.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     59524194      3.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1953759132                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7816                       # Number of function calls committed.
system.cpu.commit.int_insts                 602449447                       # Number of committed integer instructions.
system.cpu.commit.loads                     276679417                       # Number of loads committed
system.cpu.commit.membars                         164                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        287557284     28.60%     28.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          144185      0.01%     28.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              100      0.00%     28.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       92566935      9.21%     37.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         203917      0.02%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           3737      0.00%     37.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult     116290177     11.57%     49.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc     76497841      7.61%     57.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv       19269102      1.92%     58.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc       4213134      0.42%     59.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       2376274      0.24%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              59      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             898      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              96      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            662      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       276679417     27.52%     87.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      129558137     12.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1005361979                       # Class of committed instruction
system.cpu.commit.refs                      406237554                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                 685894382                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000006                       # Number of Instructions Simulated
system.cpu.committedOps                    1004945284                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.955874                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.955874                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles            1779487817                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1456                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             93117601                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1025614954                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 38802014                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  67808963                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 662165                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  5535                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              68778221                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    97333593                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  96711984                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    1857889557                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                114296                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          144                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1039058686                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 1327168                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.049765                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           96985594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           95718218                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.531250                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         1955539180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.534054                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.714483                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1747161430     89.34%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12541378      0.64%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22064536      1.13%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 19100482      0.98%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 53315095      2.73%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  9910586      0.51%     95.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 19864055      1.02%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 24258589      1.24%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 47323029      2.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1955539180                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          334577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               771921                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 92793661                       # Number of branches executed
system.cpu.iew.exec_nop                        524285                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.790420                       # Inst execution rate
system.cpu.iew.exec_refs                    941528468                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  130965288                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               404605926                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             278430587                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                285                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            267622                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            131739394                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1017940511                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             810563180                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1003266                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1545962554                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                5017658                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             279422260                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 662165                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             290682784                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked      41806878                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2549720                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         9522                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9191                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1751158                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2181257                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           9522                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       172236                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         599685                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1094055983                       # num instructions consuming a value
system.cpu.iew.wb_count                    1011420854                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.672663                       # average fanout of values written-back
system.cpu.iew.wb_producers                 735931029                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.517120                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1012320975                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2169421778                       # number of integer regfile reads
system.cpu.int_regfile_writes               202657049                       # number of integer regfile writes
system.cpu.ipc                               0.511280                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.511280                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                30      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             293389954     18.97%     18.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               146372      0.01%     18.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   105      0.00%     18.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            92570979      5.98%     24.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              204102      0.01%     24.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3999      0.00%     24.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult          116315793      7.52%     32.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc        76501313      4.95%     37.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv            19269306      1.25%     38.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc            4215668      0.27%     38.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            2376275      0.15%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   70      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  911      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  112      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 764      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            810876046     52.42%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           131094022      8.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1546965821                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   321462586                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.207802                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   77793      0.02%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1484      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                549315      0.17%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult             74080120     23.04%     23.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc          13034046      4.05%     27.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv              61178214     19.03%     46.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc             18042255      5.61%     51.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt             27463804      8.54%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              126284040     39.28%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                751511      0.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              332511576                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2619255972                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    325409204                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         337527366                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1017415941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1546965821                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 285                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        12470920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            493673                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     19162655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1955539180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.791069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.500994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1378455048     70.49%     70.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           195863757     10.02%     80.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           115182973      5.89%     86.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            55677333      2.85%     89.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           133550599      6.83%     96.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            51691403      2.64%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            16852759      0.86%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6194310      0.32%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2070998      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1955539180                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.790933                       # Inst issue rate
system.cpu.iq.vec_alu_accesses             1535916801                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads         2752171108                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses    686011650                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes         692368864                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          19697250                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         18082773                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            278430587                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           131739394                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              3427153259                       # number of misc regfile reads
system.cpu.misc_regfile_writes              307831574                       # number of misc regfile writes
system.cpu.numCycles                       1955873757                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               786566102                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1369473791                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents              197625180                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 64221690                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents              624697556                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                685960                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            3889446101                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1021061652                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1389476156                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 106256329                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              270361927                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 662165                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             997686893                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 20002306                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       1120928294                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         146001                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2983                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 448937925                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            290                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups        796875888                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   2910927511                       # The number of ROB reads
system.cpu.rob.rob_writes                  2035986478                       # The number of ROB writes
system.cpu.timesIdled                            4057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                792632357                       # number of vector regfile reads
system.cpu.vec_regfile_writes               590028882                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24653627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49340534                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     60858446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    121717918                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3030                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           15551424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10505740                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14147887                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9135034                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9135034                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15551424                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           449                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     74026992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               74026992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2252300672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2252300672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24686907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24686907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24686907                       # Request fanout histogram
system.membus.reqLayer0.occupancy         97243494500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       131566736750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          46952665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     28018309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        57492666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13905233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13905232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4640                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46948026                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1573                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1573                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        13408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    182563980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             182577388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       561152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   5015412864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5015974016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24656657                       # Total snoops (count)
system.tol2bus.snoopTraffic                 672367360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         85516129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85513095    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3034      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           85516129                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        78375656000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       91280672000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6965489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  918                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             36170523                       # number of demand (read+write) hits
system.l2.demand_hits::total                 36171441                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 918                       # number of overall hits
system.l2.overall_hits::.cpu.data            36170523                       # number of overall hits
system.l2.overall_hits::total                36171441                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           24682736                       # number of demand (read+write) misses
system.l2.demand_misses::total               24686458                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3722                       # number of overall misses
system.l2.overall_misses::.cpu.data          24682736                       # number of overall misses
system.l2.overall_misses::total              24686458                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    312345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2334674936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2334987281000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    312345000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2334674936000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2334987281000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         60853259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60857899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        60853259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60857899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.802155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.405611                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.405641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.802155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.405611                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.405641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83918.592155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94587.364059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94585.755518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83918.592155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94587.364059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94585.755518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10505740                       # number of writebacks
system.l2.writebacks::total                  10505740                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      24682736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          24686458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     24682736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24686458                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    275125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 2087847573505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2088122698505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    275125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 2087847573505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2088122698505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.802155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.405611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.405641                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.802155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.405611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.405641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73918.592155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84587.363958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84585.755417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73918.592155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84587.363958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84585.755417                       # average overall mshr miss latency
system.l2.replacements                       24656657                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17512569                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17512569                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17512569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17512569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4126                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4126                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4126                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4126                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           4770199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4770199                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         9135034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9135034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 926516776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  926516776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      13905233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13905233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.656949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.656949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101424.556931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101424.556931                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      9135034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        9135034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 835166433505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 835166433505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.656949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.656949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91424.556658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91424.556658                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    312345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    312345000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.802155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.802155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83918.592155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83918.592155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    275125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    275125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.802155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.802155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73918.592155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73918.592155                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      31400324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          31400324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data     15547702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15547702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 1408158160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1408158160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     46948026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46948026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.331168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.331168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90570.179439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90570.179439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data     15547702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     15547702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 1252681140000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1252681140000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.331168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.331168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80570.179439                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80570.179439                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          1124                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1124                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          449                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             449                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1573                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1573                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.285442                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.285442                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          449                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          449                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      8531000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8531000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.285442                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.285442                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32754.358535                       # Cycle average of tags in use
system.l2.tags.total_refs                   121717465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24690549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.929719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.132036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.881374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32745.345125                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.999309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999584                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9670                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 998433861                       # Number of tag accesses
system.l2.tags.data_accesses                998433861                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         238208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1579695104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1579933312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       238208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        238208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    672367360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       672367360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            3722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        24682736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24686458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10505740                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10505740                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            243582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1615334424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1615578007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       243582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           243582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      687536563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            687536563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      687536563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           243582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1615334424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2303114570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10505737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  24680826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014541830500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       645649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       645649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            53848157                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9884242                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24686458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10505740                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24686458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10505740                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1566347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1556855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1543390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1544335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1548017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1537387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1527029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1523494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1519276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1529809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1544951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1535475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1535840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1547112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1558776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1566455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            662639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            660419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            655821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            654293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            656822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            653852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            654507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            654849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            652711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            654309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           661715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           652478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           654885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           657227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           658851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           660334                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 604153154000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               123422740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1066988429000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24474.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43224.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17581851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9048605                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24686458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10505740                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9033766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8689999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5032636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1927930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  66760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  71143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 239100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 403149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 537157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 628676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 661881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 700211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 679489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 691663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 695738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 701372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 708060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 767012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 769853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 675140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 738230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 665861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  51691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8559794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.110429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.961547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.158105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5147292     60.13%     60.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       875426     10.23%     70.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       513651      6.00%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       313497      3.66%     80.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       227132      2.65%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       195785      2.29%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       158045      1.85%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       194061      2.27%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       934905     10.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8559794                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       645649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.232064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.864535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    258.974000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       645630    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        645649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       645649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           572405     88.66%     88.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4868      0.75%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            46243      7.16%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11548      1.79%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             9688      1.50%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              842      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        645649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1579811072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  122240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               672365568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1579933312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            672367360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1615.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       687.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1615.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    687.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  977936795000                       # Total gap between requests
system.mem_ctrls.avgGap                      27788.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       238208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1579572864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    672365568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 243582.183430043428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1615209426.635407209396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 687534730.641377925873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     24682736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10505740                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    121693000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 1066866736000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24428910954500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32695.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43223.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2325291.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          30529126320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16226592690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         88091135160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27418102200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77196940080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     398189626440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40210181280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       677861704170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        693.154865                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97516768250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32655220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 847764889750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          30587874240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16257825540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         88156537560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        27421714440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77196940080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     396075381870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41990597760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       677686871490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        692.976087                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 102199232000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32655220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 843082426000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     96706118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96706118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     96706118                       # number of overall hits
system.cpu.icache.overall_hits::total        96706118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5864                       # number of overall misses
system.cpu.icache.overall_misses::total          5864                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    406467497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    406467497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    406467497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    406467497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     96711982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     96711982                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     96711982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     96711982                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69315.739598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69315.739598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69315.739598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69315.739598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2492                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.515152                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4128                       # number of writebacks
system.cpu.icache.writebacks::total              4128                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1224                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1224                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1224                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1224                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4640                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4640                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4640                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4640                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    329278499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    329278499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    329278499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    329278499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70965.193750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70965.193750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70965.193750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70965.193750                       # average overall mshr miss latency
system.cpu.icache.replacements                   4128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     96706118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96706118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5864                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    406467497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    406467497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     96711982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     96711982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69315.739598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69315.739598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1224                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1224                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    329278499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    329278499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70965.193750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70965.193750                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.625871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96710758                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4640                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20842.835776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.625871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         193428604                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        193428604                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    218240454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        218240454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    218240636                       # number of overall hits
system.cpu.dcache.overall_hits::total       218240636                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    186729929                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      186729929                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    186729939                       # number of overall misses
system.cpu.dcache.overall_misses::total     186729939                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 9911716256803                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 9911716256803                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 9911716256803                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 9911716256803                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    404970383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    404970383                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    404970575                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    404970575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.461095                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.461095                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.461095                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.461095                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53080.490685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53080.490685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53080.487842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53080.487842                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1015115914                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     82337743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          42871822                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          627186                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.677928                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.281220                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     17512569                       # number of writebacks
system.cpu.dcache.writebacks::total          17512569                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data    125875116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    125875116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data    125875116                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    125875116                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     60854813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     60854813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     60854823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     60854823                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2847443693287                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2847443693287                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2847444492287                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2847444492287                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.150270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.150270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.150270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.150270                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46790.772215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46790.772215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46790.777656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46790.777656                       # average overall mshr miss latency
system.cpu.dcache.replacements               60854318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    160169907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       160169907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data    115242471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     115242471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 5056286493500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5056286493500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275412378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    275412378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.418436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.418436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43875.200259                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43875.200259                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     68293855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     68293855                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     46948616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     46948616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 1819548453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1819548453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.170467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.170467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38756.168094                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38756.168094                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     58070503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       58070503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     71487331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     71487331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 4855425719384                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4855425719384                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129557834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    129557834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.551779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.551779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67920.086699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67920.086699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     57581261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     57581261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     13906070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     13906070                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1027891322868                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1027891322868                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.107335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.107335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73916.737286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73916.737286                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           182                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052083                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052083                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       799000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       799000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052083                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052083                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4043919                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4043919                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31841.881890                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31841.881890                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3916919                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3916919                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.742690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.742690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30841.881890                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30841.881890                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          193                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      1119000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1119000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058537                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058537                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       951000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048780                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048780                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        95100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.975058                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           279095823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          60854830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.586256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.975058                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         870796718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        870796718                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 977936878000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 977936878000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
