digraph "CFG for 'amd_ir_set_affinity' function" {
	label="CFG for 'amd_ir_set_affinity' function";

	Node0x561b94a0bcc0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_affinity-0:\l  %retval = alloca i32, align 4\l  %data.addr = alloca %struct.irq_data*, align 8\l  %mask.addr = alloca %struct.cpumask*, align 8\l  %force.addr = alloca i8, align 1\l  %ir_data = alloca %struct.amd_ir_data*, align 8\l  %irte_info = alloca %struct.irq_2_irte*, align 8\l  %cfg = alloca %struct.irq_cfg*, align 8\l  %parent = alloca %struct.irq_data*, align 8\l  %iommu = alloca %struct.amd_iommu*, align 8\l  %ret = alloca i32, align 4\l  store %struct.irq_data* %data, %struct.irq_data** %data.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.irq_data** %data.addr, metadata\l... !6070, metadata !DIExpression()), !dbg !6071\l  store %struct.cpumask* %mask, %struct.cpumask** %mask.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.cpumask** %mask.addr, metadata\l... !6072, metadata !DIExpression()), !dbg !6073\l  %frombool = zext i1 %force to i8\l  store i8 %frombool, i8* %force.addr, align 1\l  call void @llvm.dbg.declare(metadata i8* %force.addr, metadata !6074,\l... metadata !DIExpression()), !dbg !6075\l  call void @llvm.dbg.declare(metadata %struct.amd_ir_data** %ir_data,\l... metadata !6076, metadata !DIExpression()), !dbg !6077\l  %0 = load %struct.irq_data*, %struct.irq_data** %data.addr, align 8, !dbg\l... !6078\l  %chip_data = getelementptr inbounds %struct.irq_data, %struct.irq_data* %0,\l... i32 0, i32 7, !dbg !6079\l  %1 = load i8*, i8** %chip_data, align 8, !dbg !6079\l  %2 = bitcast i8* %1 to %struct.amd_ir_data*, !dbg !6078\l  store %struct.amd_ir_data* %2, %struct.amd_ir_data** %ir_data, align 8, !dbg\l... !6077\l  call void @llvm.dbg.declare(metadata %struct.irq_2_irte** %irte_info,\l... metadata !6080, metadata !DIExpression()), !dbg !6082\l  %3 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6083\l  %irq_2_irte = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %3, i32 0, i32 1, !dbg !6084\l  store %struct.irq_2_irte* %irq_2_irte, %struct.irq_2_irte** %irte_info,\l... align 8, !dbg !6082\l  call void @llvm.dbg.declare(metadata %struct.irq_cfg** %cfg, metadata !6085,\l... metadata !DIExpression()), !dbg !6092\l  %4 = load %struct.irq_data*, %struct.irq_data** %data.addr, align 8, !dbg\l... !6093\l  %call = call %struct.irq_cfg* @irqd_cfg(%struct.irq_data* %4) #8, !dbg !6094\l  store %struct.irq_cfg* %call, %struct.irq_cfg** %cfg, align 8, !dbg !6092\l  call void @llvm.dbg.declare(metadata %struct.irq_data** %parent, metadata\l... !6095, metadata !DIExpression()), !dbg !6096\l  %5 = load %struct.irq_data*, %struct.irq_data** %data.addr, align 8, !dbg\l... !6097\l  %parent_data = getelementptr inbounds %struct.irq_data, %struct.irq_data*\l... %5, i32 0, i32 6, !dbg !6098\l  %6 = load %struct.irq_data*, %struct.irq_data** %parent_data, align 8, !dbg\l... !6098\l  store %struct.irq_data* %6, %struct.irq_data** %parent, align 8, !dbg !6096\l  call void @llvm.dbg.declare(metadata %struct.amd_iommu** %iommu, metadata\l... !6099, metadata !DIExpression()), !dbg !6100\l  %7 = load %struct.amd_iommu**, %struct.amd_iommu***\l... @amd_iommu_rlookup_table, align 8, !dbg !6101\l  %8 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6102\l  %devid = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte* %8,\l... i32 0, i32 0, !dbg !6103\l  %9 = load i16, i16* %devid, align 2, !dbg !6103\l  %idxprom = zext i16 %9 to i64, !dbg !6101\l  %arrayidx = getelementptr %struct.amd_iommu*, %struct.amd_iommu** %7, i64\l... %idxprom, !dbg !6101\l  %10 = load %struct.amd_iommu*, %struct.amd_iommu** %arrayidx, align 8, !dbg\l... !6101\l  store %struct.amd_iommu* %10, %struct.amd_iommu** %iommu, align 8, !dbg !6100\l  call void @llvm.dbg.declare(metadata i32* %ret, metadata !6104, metadata\l... !DIExpression()), !dbg !6105\l  %11 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg\l... !6106\l  %tobool = icmp ne %struct.amd_iommu* %11, null, !dbg !6106\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-1, !dbg !6108\l|{<s0>T|<s1>F}}"];
	Node0x561b94a0bcc0:s0 -> Node0x561b94a10b70;
	Node0x561b94a0bcc0:s1 -> Node0x561b94a10b20;
	Node0x561b94a10b20 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_affinity-1: \l  store i32 -19, i32* %retval, align 4, !dbg !6109\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-6, !dbg !6109\l}"];
	Node0x561b94a10b20 -> Node0x561b94a10cb0;
	Node0x561b94a10b70 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_affinity-2: \l  %12 = load %struct.irq_data*, %struct.irq_data** %parent, align 8, !dbg !6110\l  %chip = getelementptr inbounds %struct.irq_data, %struct.irq_data* %12, i32\l... 0, i32 4, !dbg !6111\l  %13 = load %struct.irq_chip*, %struct.irq_chip** %chip, align 8, !dbg !6111\l  %irq_set_affinity = getelementptr inbounds %struct.irq_chip,\l... %struct.irq_chip* %13, i32 0, i32 11, !dbg !6112\l  %14 = load i32 (%struct.irq_data*, %struct.cpumask*, i1)*, i32\l... (%struct.irq_data*, %struct.cpumask*, i1)** %irq_set_affinity, align 8, !dbg\l... !6112\l  %15 = load %struct.irq_data*, %struct.irq_data** %parent, align 8, !dbg !6113\l  %16 = load %struct.cpumask*, %struct.cpumask** %mask.addr, align 8, !dbg\l... !6114\l  %17 = load i8, i8* %force.addr, align 1, !dbg !6115\l  %tobool1 = trunc i8 %17 to i1, !dbg !6115\l  %call2 = call i32 %14(%struct.irq_data* %15, %struct.cpumask* %16, i1\l... zeroext %tobool1) #8, !dbg !6110\l  store i32 %call2, i32* %ret, align 4, !dbg !6116\l  %18 = load i32, i32* %ret, align 4, !dbg !6117\l  %cmp = icmp slt i32 %18, 0, !dbg !6119\l  br i1 %cmp, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-4, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-3, !dbg !6120\l|{<s0>T|<s1>F}}"];
	Node0x561b94a10b70:s0 -> Node0x561b94a10c10;
	Node0x561b94a10b70:s1 -> Node0x561b94a10bc0;
	Node0x561b94a10bc0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_affinity-3: \l  %19 = load i32, i32* %ret, align 4, !dbg !6121\l  %cmp3 = icmp eq i32 %19, 2, !dbg !6122\l  br i1 %cmp3, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-4, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-5, !dbg !6123\l|{<s0>T|<s1>F}}"];
	Node0x561b94a10bc0:s0 -> Node0x561b94a10c10;
	Node0x561b94a10bc0:s1 -> Node0x561b94a10c60;
	Node0x561b94a10c10 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_affinity-4: \l  %20 = load i32, i32* %ret, align 4, !dbg !6124\l  store i32 %20, i32* %retval, align 4, !dbg !6125\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-6, !dbg !6125\l}"];
	Node0x561b94a10c10 -> Node0x561b94a10cb0;
	Node0x561b94a10c60 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_affinity-5: \l  %21 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg\l... !6126\l  %irte_ops = getelementptr inbounds %struct.amd_iommu, %struct.amd_iommu*\l... %21, i32 0, i32 35, !dbg !6127\l  %22 = load %struct.amd_irte_ops*, %struct.amd_irte_ops** %irte_ops, align 8,\l... !dbg !6127\l  %set_affinity = getelementptr inbounds %struct.amd_irte_ops,\l... %struct.amd_irte_ops* %22, i32 0, i32 3, !dbg !6128\l  %23 = load void (i8*, i16, i16, i8, i32)*, void (i8*, i16, i16, i8, i32)**\l... %set_affinity, align 8, !dbg !6128\l  %24 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6129\l  %entry6 = getelementptr inbounds %struct.amd_ir_data, %struct.amd_ir_data*\l... %24, i32 0, i32 3, !dbg !6130\l  %25 = load i8*, i8** %entry6, align 8, !dbg !6130\l  %26 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6131\l  %devid7 = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte*\l... %26, i32 0, i32 0, !dbg !6132\l  %27 = load i16, i16* %devid7, align 2, !dbg !6132\l  %28 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6133\l  %index = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte* %28,\l... i32 0, i32 1, !dbg !6134\l  %29 = load i16, i16* %index, align 2, !dbg !6134\l  %30 = load %struct.irq_cfg*, %struct.irq_cfg** %cfg, align 8, !dbg !6135\l  %vector = getelementptr inbounds %struct.irq_cfg, %struct.irq_cfg* %30, i32\l... 0, i32 1, !dbg !6136\l  %31 = load i8, i8* %vector, align 4, !dbg !6136\l  %32 = load %struct.irq_cfg*, %struct.irq_cfg** %cfg, align 8, !dbg !6137\l  %dest_apicid = getelementptr inbounds %struct.irq_cfg, %struct.irq_cfg* %32,\l... i32 0, i32 0, !dbg !6138\l  %33 = load i32, i32* %dest_apicid, align 4, !dbg !6138\l  call void %23(i8* %25, i16 zeroext %27, i16 zeroext %29, i8 zeroext %31, i32\l... %33) #8, !dbg !6126\l  %34 = load %struct.irq_cfg*, %struct.irq_cfg** %cfg, align 8, !dbg !6139\l  call void @send_cleanup_vector(%struct.irq_cfg* %34) #8, !dbg !6140\l  store i32 2, i32* %retval, align 4, !dbg !6141\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_affinity-6, !dbg !6141\l}"];
	Node0x561b94a10c60 -> Node0x561b94a10cb0;
	Node0x561b94a10cb0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_affinity-6: \l  %35 = load i32, i32* %retval, align 4, !dbg !6142\l  ret i32 %35, !dbg !6142\l}"];
}
