Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 76a2c0b231bd4afe8e19b76c83877aa2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ALU32_behav xil_defaultlib.tb_ALU32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and32
Compiling module xil_defaultlib.and32_0
Compiling module xil_defaultlib.or32
Compiling module xil_defaultlib.or32_0
Compiling module xil_defaultlib.adc
Compiling module xil_defaultlib.adc_1
Compiling module xil_defaultlib.nor32
Compiling module xil_defaultlib.nor32_0
Compiling module xil_defaultlib.xor32
Compiling module xil_defaultlib.xor32_0
Compiling module xil_defaultlib.srl
Compiling module xil_defaultlib.srl_0
Compiling module xil_defaultlib.mux8132
Compiling module xil_defaultlib.mux8132_0
Compiling module xil_defaultlib.orl
Compiling module xil_defaultlib.orl_0
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.tb_ALU32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU32_behav
