
*** Running vivado
    with args -log zynq_design_blue_filter_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_blue_filter_ip_0_0.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_design_blue_filter_ip_0_0.tcl -notrace
Command: synth_design -top zynq_design_blue_filter_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.629 ; gain = 86.996 ; free physical = 580 ; free virtual = 4199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_blue_filter_ip_0_0' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_blue_filter_ip_0_0/synth/zynq_design_blue_filter_ip_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'blue_filter_ip_v1_0' declared at '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0.vhd:5' bound to instance 'U0' of component 'blue_filter_ip_v1_0' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_blue_filter_ip_0_0/synth/zynq_design_blue_filter_ip_0_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'blue_filter_ip_v1_0' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'blue_filter_ip_v1_0_S00_AXI' declared at '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0_S00_AXI.vhd:5' bound to instance 'blue_filter_ip_v1_0_S00_AXI_inst' of component 'blue_filter_ip_v1_0_S00_AXI' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'blue_filter_ip_v1_0_S00_AXI' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'blue_filter_logic' declared at '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/edit_blue_filter_ip_v1_0.srcs/sources_1/imports/source/blue_filter_logic.vhd:7' bound to instance 'blue_filter_logic_0' of component 'blue_filter_logic' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0_S00_AXI.vhd:387]
INFO: [Synth 8-638] synthesizing module 'blue_filter_logic' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/edit_blue_filter_ip_v1_0.srcs/sources_1/imports/source/blue_filter_logic.vhd:20]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blue_filter_logic' (1#1) [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/edit_blue_filter_ip_v1_0.srcs/sources_1/imports/source/blue_filter_logic.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'blue_filter_ip_v1_0_S00_AXI' (2#1) [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'blue_filter_ip_v1_0' (3#1) [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_blue_filter_ip_0_0' (4#1) [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_blue_filter_ip_0_0/synth/zynq_design_blue_filter_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port clk
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port rst
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[31]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[30]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[29]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[28]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[27]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[26]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[25]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[24]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[23]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[22]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[21]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[20]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[19]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[18]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[17]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[16]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[15]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[14]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[13]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[12]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[11]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[10]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[9]
WARNING: [Synth 8-3331] design blue_filter_logic has unconnected port regin[8]
WARNING: [Synth 8-3331] design blue_filter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design blue_filter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design blue_filter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design blue_filter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design blue_filter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design blue_filter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1349.160 ; gain = 128.527 ; free physical = 592 ; free virtual = 4211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1349.160 ; gain = 128.527 ; free physical = 592 ; free virtual = 4211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1671.316 ; gain = 0.000 ; free physical = 326 ; free virtual = 3945
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:56 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 399 ; free virtual = 4017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:56 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 399 ; free virtual = 4017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:56 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 399 ; free virtual = 4017
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "slv_regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_regs_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ipshared/38de/hdl/blue_filter_ip_v1_0_S00_AXI.vhd:340]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:57 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 392 ; free virtual = 4011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module blue_filter_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design zynq_design_blue_filter_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design zynq_design_blue_filter_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design zynq_design_blue_filter_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design zynq_design_blue_filter_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design zynq_design_blue_filter_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design zynq_design_blue_filter_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/blue_filter_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[31]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[30]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[29]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[28]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[27]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[26]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[25]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[24]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[23]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[22]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[21]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[20]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[19]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[18]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[17]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[16]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[15]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[14]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[13]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[12]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[11]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[10]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[9]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[8]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[7]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[6]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[5]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index_reg[4]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[14]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[13]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[12]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[11]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[10]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[9]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[8]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[7]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[6]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][31]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][30]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][29]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][28]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][27]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][26]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][25]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][24]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][23]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][22]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][21]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][20]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][19]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][18]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][17]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][16]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][15]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][14]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][13]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][12]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][11]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][10]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][9]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[13][8]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][31]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][30]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][29]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][28]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][27]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][26]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][25]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][24]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][23]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][22]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][21]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][20]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][19]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][18]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][17]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][16]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][15]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][14]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][13]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][12]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][11]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][10]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][9]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[12][8]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][31]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][30]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][29]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][28]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][27]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][26]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][25]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_reg[11][24]) is unused and will be removed from module zynq_design_blue_filter_ip_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:02:00 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 379 ; free virtual = 3999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                    | RTL Object                                           | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------------+------------------------------------------------------+-----------+----------------------+--------------+
|zynq_design_blue_filter_ip_0_0 | U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg | Implied   | 16 x 8               | RAM32M x 6   | 
+-------------------------------+------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:02:20 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 264 ; free virtual = 3884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:02:20 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 264 ; free virtual = 3884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------------------+------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                    | RTL Object                                           | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------------+------------------------------------------------------+-----------+----------------------+--------------+
|zynq_design_blue_filter_ip_0_0 | U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs_out_reg | Implied   | 16 x 8               | RAM32M x 6   | 
+-------------------------------+------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:02:20 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |     1|
|3     |LUT3   |    11|
|4     |LUT4   |    12|
|5     |LUT5   |     8|
|6     |LUT6   |    35|
|7     |RAM32M |     6|
|8     |FDRE   |   175|
|9     |FDSE   |     5|
|10    |LD     |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   287|
|2     |  U0                                 |blue_filter_ip_v1_0         |   287|
|3     |    blue_filter_ip_v1_0_S00_AXI_inst |blue_filter_ip_v1_0_S00_AXI |   287|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.316 ; gain = 450.684 ; free physical = 263 ; free virtual = 3883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1671.316 ; gain = 128.527 ; free physical = 321 ; free virtual = 3940
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1671.324 ; gain = 450.684 ; free physical = 328 ; free virtual = 3948
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  LD => LDCE (inverted pins: G): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:02:23 . Memory (MB): peak = 1671.324 ; gain = 475.520 ; free physical = 312 ; free virtual = 3932
INFO: [Common 17-1381] The checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/zynq_design_blue_filter_ip_0_0_synth_1/zynq_design_blue_filter_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.srcs/sources_1/bd/zynq_design/ip/zynq_design_blue_filter_ip_0_0/zynq_design_blue_filter_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/soc-lab/Desktop/SoC-Lab/SocLabPartialReconfigIot/ImageProcessing/blue_filter/blue_filter.runs/zynq_design_blue_filter_ip_0_0_synth_1/zynq_design_blue_filter_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_design_blue_filter_ip_0_0_utilization_synth.rpt -pb zynq_design_blue_filter_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1671.324 ; gain = 0.000 ; free physical = 312 ; free virtual = 3933
INFO: [Common 17-206] Exiting Vivado at Sun Jan 13 20:44:16 2019...
