Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Aug 27 20:16:09 2025
| Host         : b271721db919 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.406        0.000                      0                 1238        0.038        0.000                      0                 1238       40.410        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            60.406        0.000                      0                 1238        0.038        0.000                      0                 1238       40.410        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       60.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.406ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.730ns  (logic 9.144ns (40.229%)  route 13.586ns (59.771%))
  Logic Levels:           28  (CARRY4=9 LUT2=2 LUT3=1 LUT4=6 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.485    24.271    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    24.570 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.570    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.818 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.454    25.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    25.574 r  operation_result[7]_i_21/O
                         net (fo=5, estimated)        0.969    26.543    operation_result[7]_i_21_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I3_O)        0.152    26.695 f  operation_result[7]_i_16/O
                         net (fo=2, estimated)        0.312    27.007    operation_result[7]_i_16_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.326    27.333 r  operation_result[3]_i_4/O
                         net (fo=1, estimated)        0.429    27.762    operation_result[3]_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.886 r  operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    27.886    operation_result[3]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.424    88.124    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.174    88.298    
                         clock uncertainty           -0.035    88.263    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.029    88.292    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.292    
                         arrival time                         -27.886    
  -------------------------------------------------------------------
                         slack                                 60.406    

Slack (MET) :             60.433ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.757ns  (logic 9.144ns (40.181%)  route 13.613ns (59.819%))
  Logic Levels:           28  (CARRY4=9 LUT2=2 LUT3=1 LUT4=6 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.485    24.271    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    24.570 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.570    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.818 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.454    25.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    25.574 f  operation_result[7]_i_21/O
                         net (fo=5, estimated)        0.969    26.543    operation_result[7]_i_21_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I3_O)        0.152    26.695 r  operation_result[7]_i_16/O
                         net (fo=2, estimated)        0.300    26.995    operation_result[7]_i_16_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.326    27.321 r  operation_result[7]_i_6/O
                         net (fo=1, estimated)        0.468    27.789    operation_result[7]_i_6_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.913 r  operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    27.913    operation_result[7]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.428    88.128    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.174    88.302    
                         clock uncertainty           -0.035    88.267    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.079    88.346    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.346    
                         arrival time                         -27.913    
  -------------------------------------------------------------------
                         slack                                 60.433    

Slack (MET) :             60.782ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.406ns  (logic 9.343ns (41.699%)  route 13.063ns (58.301%))
  Logic Levels:           28  (CARRY4=10 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    23.963 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, estimated)        0.443    24.406    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    24.709 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    24.709    op_out0__140_carry__0_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.110 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    25.110    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.332 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, estimated)        0.780    26.112    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.299    26.411 r  operation_result[6]_i_11/O
                         net (fo=3, estimated)        0.457    26.868    operation_result[6]_i_11_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124    26.992 r  operation_result[0]_i_6/O
                         net (fo=1, estimated)        0.446    27.438    operation_result[0]_i_6_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.562 r  operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    27.562    operation_result[0]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.428    88.128    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.174    88.302    
                         clock uncertainty           -0.035    88.267    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077    88.344    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.344    
                         arrival time                         -27.562    
  -------------------------------------------------------------------
                         slack                                 60.782    

Slack (MET) :             60.825ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.314ns  (logic 9.343ns (41.871%)  route 12.971ns (58.129%))
  Logic Levels:           28  (CARRY4=10 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    23.963 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, estimated)        0.443    24.406    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    24.709 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    24.709    op_out0__140_carry__0_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.110 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    25.110    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.332 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, estimated)        0.780    26.112    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.299    26.411 f  operation_result[6]_i_11/O
                         net (fo=3, estimated)        0.321    26.732    operation_result[6]_i_11_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I1_O)        0.124    26.856 r  operation_result[4]_i_3/O
                         net (fo=1, estimated)        0.490    27.346    operation_result[4]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.124    27.470 r  operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    27.470    operation_result[4]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.425    88.125    clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.174    88.299    
                         clock uncertainty           -0.035    88.264    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.031    88.295    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.295    
                         arrival time                         -27.470    
  -------------------------------------------------------------------
                         slack                                 60.825    

Slack (MET) :             60.869ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.272ns  (logic 8.914ns (40.023%)  route 13.358ns (59.977%))
  Logic Levels:           28  (CARRY4=9 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.485    24.271    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_7
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.299    24.570 r  op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.570    op_out0__140_carry__0_i_2_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.818 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.454    25.272    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.302    25.574 r  operation_result[7]_i_21/O
                         net (fo=5, estimated)        0.744    26.318    operation_result[7]_i_21_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I2_O)        0.124    26.442 r  operation_result[1]_i_8/O
                         net (fo=1, estimated)        0.296    26.738    operation_result[1]_i_8_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124    26.862 r  operation_result[1]_i_3/O
                         net (fo=1, estimated)        0.442    27.304    operation_result[1]_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    27.428 r  operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    27.428    operation_result[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.427    88.127    clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.174    88.301    
                         clock uncertainty           -0.035    88.266    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.031    88.297    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.297    
                         arrival time                         -27.428    
  -------------------------------------------------------------------
                         slack                                 60.869    

Slack (MET) :             60.894ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.244ns  (logic 9.343ns (42.002%)  route 12.901ns (57.998%))
  Logic Levels:           28  (CARRY4=10 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    23.963 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, estimated)        0.443    24.406    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    24.709 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    24.709    op_out0__140_carry__0_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.110 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    25.110    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.332 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, estimated)        0.786    26.118    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.299    26.417 r  operation_result[6]_i_8/O
                         net (fo=1, estimated)        0.308    26.725    operation_result[6]_i_8_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    26.849 r  operation_result[6]_i_3/O
                         net (fo=1, estimated)        0.427    27.276    operation_result[6]_i_3_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    27.400 r  operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    27.400    operation_result[6]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.424    88.124    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.174    88.298    
                         clock uncertainty           -0.035    88.263    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.031    88.294    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.294    
                         arrival time                         -27.400    
  -------------------------------------------------------------------
                         slack                                 60.894    

Slack (MET) :             61.013ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.125ns  (logic 9.343ns (42.228%)  route 12.782ns (57.772%))
  Logic Levels:           28  (CARRY4=10 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 88.124 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    23.963 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, estimated)        0.443    24.406    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    24.709 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    24.709    op_out0__140_carry__0_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.110 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    25.110    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.332 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, estimated)        0.780    26.112    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.299    26.411 f  operation_result[6]_i_11/O
                         net (fo=3, estimated)        0.169    26.580    operation_result[6]_i_11_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.124    26.704 r  operation_result[6]_i_4/O
                         net (fo=2, estimated)        0.453    27.157    operation_result[6]_i_4_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    27.281 r  operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    27.281    operation_result[5]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.424    88.124    clk_IBUF_BUFG
    SLICE_X39Y66         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.174    88.298    
                         clock uncertainty           -0.035    88.263    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.031    88.294    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.294    
                         arrival time                         -27.281    
  -------------------------------------------------------------------
                         slack                                 61.013    

Slack (MET) :             61.076ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.061ns  (logic 9.343ns (42.351%)  route 12.718ns (57.649%))
  Logic Levels:           28  (CARRY4=10 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, estimated)        1.924     7.962    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[5]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.086 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.086    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y54         MUXF7 (Prop_muxf7_I0_O)      0.238     8.324 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.324    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X48Y54         MUXF8 (Prop_muxf8_I0_O)      0.104     8.428 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, estimated)        1.330     9.758    processor/dmem_dout[5]
    SLICE_X36Y67         LUT4 (Prop_lut4_I0_O)        0.344    10.102 r  memory_file_i_14/O
                         net (fo=1, estimated)        0.440    10.542    memory_file_i_14_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.332    10.874 r  memory_file_i_5/O
                         net (fo=29, estimated)       1.270    12.144    processor/wr_data[5]
    SLICE_X37Y62         LUT3 (Prop_lut3_I0_O)        0.152    12.296 r  operation_result[13]_i_2/O
                         net (fo=33, estimated)       1.179    13.475    processor/op1_din_EX[5]
    SLICE_X43Y72         LUT2 (Prop_lut2_I0_O)        0.358    13.833 r  result0__30_carry__0_i_11/O
                         net (fo=1, estimated)        0.457    14.290    result0__30_carry__0_i_11_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.326    14.616 r  result0__30_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.616    result0__30_carry__0_i_7_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.196 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[2]
                         net (fo=2, estimated)        0.743    15.939    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_5
    SLICE_X46Y71         LUT4 (Prop_lut4_I2_O)        0.302    16.241 f  result0__60_carry__0_i_12/O
                         net (fo=2, estimated)        1.012    17.253    result0__60_carry__0_i_12_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.152    17.405 r  result0__60_carry__1_i_4/O
                         net (fo=2, estimated)        0.462    17.867    result0__60_carry__1_i_4_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.332    18.199 r  result0__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    18.199    result0__60_carry__1_i_8_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.731 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    18.731    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.953 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2/O[0]
                         net (fo=8, estimated)        0.858    19.811    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__2_n_7
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.299    20.110 r  op_out0_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.110    op_out0_carry__2_i_5_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.486 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    20.486    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.809 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3/O[1]
                         net (fo=2, estimated)        0.476    21.285    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__3_n_6
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.306    21.591 r  op_out0__87_carry__2_i_1/O
                         net (fo=2, estimated)        0.475    22.066    op_out0__87_carry__2_i_1_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    22.190 r  op_out0__87_carry__2_i_5/O
                         net (fo=1, routed)           0.000    22.190    op_out0__87_carry__2_i_5_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.591 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.591    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.925 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.311    23.236    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    23.963 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[1]
                         net (fo=1, estimated)        0.443    24.406    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry_n_6
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    24.709 r  op_out0__140_carry__0_i_1/O
                         net (fo=1, routed)           0.000    24.709    op_out0__140_carry__0_i_1_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.110 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    25.110    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.332 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1/O[0]
                         net (fo=6, estimated)        0.897    26.229    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__1_n_7
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.299    26.528 r  operation_result[2]_i_9/O
                         net (fo=1, estimated)        0.154    26.682    operation_result[2]_i_9_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I2_O)        0.124    26.806 r  operation_result[2]_i_3/O
                         net (fo=1, estimated)        0.287    27.093    operation_result[2]_i_3_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.124    27.217 r  operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    27.217    operation_result[2]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.425    88.125    clk_IBUF_BUFG
    SLICE_X39Y65         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.174    88.299    
                         clock uncertainty           -0.035    88.264    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)        0.029    88.293    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.293    
                         arrival time                         -27.217    
  -------------------------------------------------------------------
                         slack                                 61.076    

Slack (MET) :             69.569ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 4.230ns (31.905%)  route 9.028ns (68.095%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, estimated)        1.678     7.716    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[3]
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.840 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.840    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X48Y53         MUXF7 (Prop_muxf7_I0_O)      0.238     8.078 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.078    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     8.182 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, estimated)        1.401     9.583    processor/dmem_dout[3]
    SLICE_X36Y69         LUT4 (Prop_lut4_I3_O)        0.342     9.925 r  memory_file_i_16/O
                         net (fo=1, estimated)        0.503    10.428    memory_file_i_16_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.326    10.754 r  memory_file_i_7/O
                         net (fo=29, estimated)       1.203    11.957    processor/wr_data[3]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.081 r  operation_result[11]_i_2/O
                         net (fo=31, estimated)       0.513    12.594    processor/op1_din_EX[3]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.718 r  result0_carry_i_9/O
                         net (fo=14, estimated)       1.012    13.730    A[3]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.854 r  result0__0_carry_i_1/O
                         net (fo=1, estimated)        0.464    14.318    result0__0_carry_i_1_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.714 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, estimated)        0.000    14.714    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.933 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[0]
                         net (fo=2, estimated)        0.534    15.467    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_7
    SLICE_X47Y62         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.767    16.234 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry/O[3]
                         net (fo=1, estimated)        0.450    16.684    result[6]
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.306    16.990 r  operation_result[14]_i_3/O
                         net (fo=1, estimated)        0.934    17.924    operation_result[14]_i_3_n_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.154    18.078 r  operation_result[14]_i_1/O
                         net (fo=1, estimated)        0.336    18.414    operation_result[14]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  processor/stage_EX/operation_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.428    88.128    clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  processor/stage_EX/operation_result_reg[14]/C
                         clock pessimism              0.174    88.302    
                         clock uncertainty           -0.035    88.267    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)       -0.284    87.983    processor/stage_EX/operation_result_reg[14]
  -------------------------------------------------------------------
                         required time                         87.983    
                         arrival time                         -18.414    
  -------------------------------------------------------------------
                         slack                                 69.569    

Slack (MET) :             69.575ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.491ns  (logic 4.221ns (31.288%)  route 9.270ns (68.712%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.611     5.156    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.038 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, estimated)        1.678     7.716    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_0[3]
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.840 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.840    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X48Y53         MUXF7 (Prop_muxf7_I0_O)      0.238     8.078 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.078    processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X48Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     8.182 r  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, estimated)        1.401     9.583    processor/dmem_dout[3]
    SLICE_X36Y69         LUT4 (Prop_lut4_I3_O)        0.342     9.925 r  memory_file_i_16/O
                         net (fo=1, estimated)        0.503    10.428    memory_file_i_16_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.326    10.754 r  memory_file_i_7/O
                         net (fo=29, estimated)       1.203    11.957    processor/wr_data[3]
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.081 r  operation_result[11]_i_2/O
                         net (fo=31, estimated)       0.513    12.594    processor/op1_din_EX[3]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124    12.718 r  result0_carry_i_9/O
                         net (fo=14, estimated)       0.991    13.709    A[3]
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.833 r  result0__0_carry__0_i_3/O
                         net (fo=2, estimated)        0.567    14.400    result0__0_carry__0_i_3_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.524 r  result0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.524    result0__0_carry__0_i_7_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.132 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[3]
                         net (fo=1, estimated)        0.442    15.574    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_4
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.307    15.881 r  result0__35_carry__0_i_2/O
                         net (fo=1, estimated)        0.538    16.419    result0__35_carry__0_i_2_n_0
    SLICE_X47Y63         LUT3 (Prop_lut3_I2_O)        0.124    16.543 r  result0__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    16.543    result0__35_carry__0_i_1_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.790 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0/O[0]
                         net (fo=1, estimated)        0.506    17.296    result[7]
    SLICE_X46Y64         LUT6 (Prop_lut6_I1_O)        0.299    17.595 r  operation_result[15]_i_3/O
                         net (fo=1, estimated)        0.435    18.030    operation_result[15]_i_3_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.124    18.154 r  operation_result[15]_i_1/O
                         net (fo=1, estimated)        0.493    18.647    operation_result[15]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  processor/stage_EX/operation_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.428    88.128    clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  processor/stage_EX/operation_result_reg[15]/C
                         clock pessimism              0.174    88.302    
                         clock uncertainty           -0.035    88.267    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)       -0.045    88.222    processor/stage_EX/operation_result_reg[15]
  -------------------------------------------------------------------
                         required time                         88.222    
                         arrival time                         -18.647    
  -------------------------------------------------------------------
                         slack                                 69.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC_D1/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.045%)  route 0.471ns (76.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[0]/Q
                         net (fo=102, estimated)      0.471     2.267    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD0
    SLICE_X38Y62         RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD_D1/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.229    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.870%)  route 0.504ns (78.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=101, estimated)      0.504     2.300    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD1
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.228    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.870%)  route 0.504ns (78.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=101, estimated)      0.504     2.300    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRD1
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.823     2.159    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X38Y62         RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
                         clock pessimism             -0.240     1.919    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.228    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y26  processor/programcounter/prog_ctr_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y8   processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y8   processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y12  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y12  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y13  processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X1Y6   processor/data_mem/memory_file/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X30Y65  processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 4.209ns (44.905%)  route 5.164ns (55.095%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.545     5.089    clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  processor/stage_EX/EX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  processor/stage_EX/EX_reg_reg[6]/Q
                         net (fo=13, estimated)       1.080     6.625    processor/EX_reg[6]
    SLICE_X50Y66         LUT3 (Prop_lut3_I0_O)        0.124     6.749 f  data_width_loop[0].storage_srl_i_3/O
                         net (fo=5, estimated)        1.077     7.826    data_width_loop[0].storage_srl_i_3_n_0
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.950 r  pio_OBUF[11]_inst_i_2/O
                         net (fo=12, estimated)       3.007    10.957    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.462 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.462    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 3.948ns (49.850%)  route 3.972ns (50.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.537     5.081    clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  UART/receiver/data_present_flop/Q
                         net (fo=6, estimated)        3.972     9.509    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    13.001 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.001    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 3.981ns (53.934%)  route 3.400ns (46.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.537     5.081    clk_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  UART/transmitter/serial_flop/Q
                         net (fo=1, estimated)        3.400     8.937    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.462 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.462    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.367ns (48.812%)  route 1.433ns (51.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.548     1.649    clk_IBUF_BUFG
    SLICE_X35Y70         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  UART/transmitter/serial_flop/Q
                         net (fo=1, estimated)        1.433     3.223    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.449 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.449    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.334ns (44.353%)  route 1.674ns (55.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.548     1.649    clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  UART/receiver/data_present_flop/Q
                         net (fo=6, estimated)        1.674     3.464    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     4.658 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.658    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/IO_port_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.392ns (46.342%)  route 1.612ns (53.658%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.554     1.655    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  processor/stage_EX/IO_port_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  processor/stage_EX/IO_port_ID_reg[0]/Q
                         net (fo=6, estimated)        0.344     2.141    processor/stage_EX/IO_port_ID_reg_n_0_[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I1_O)        0.045     2.186 r  pio_OBUF[11]_inst_i_2/O
                         net (fo=12, estimated)       1.268     3.453    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.659 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.659    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 2.410ns (28.056%)  route 6.180ns (71.944%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.372     4.835    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.959 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, estimated)        0.640     5.599    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.120     5.719 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, estimated)       1.218     6.937    processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X38Y61         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355     7.292 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=1, estimated)        0.950     8.242    rd_data21[8]
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.348     8.590 r  op2_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     8.590    op2_dout_IFID[8]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.430     4.800    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 2.388ns (27.842%)  route 6.189ns (72.158%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.372     4.835    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.959 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, estimated)        0.640     5.599    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.120     5.719 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, estimated)       1.231     6.950    processor/reg_file/reg_file_reg_r2_0_7_6_7/DPRA0
    SLICE_X38Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.353     7.303 r  processor/reg_file/reg_file_reg_r2_0_7_6_7/DP/O
                         net (fo=1, estimated)        0.946     8.249    processor/reg_file/reg_file_reg_r2_0_7_6_7_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.328     8.577 r  op2_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000     8.577    op2_dout_IFID[6]_i_1_n_0
    SLICE_X37Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.428     4.798    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.558ns  (logic 2.410ns (28.161%)  route 6.148ns (71.839%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.372     4.835    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.959 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, estimated)        0.640     5.599    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.120     5.719 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, estimated)       1.180     6.899    processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355     7.254 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/RAMB/O
                         net (fo=1, estimated)        0.956     8.210    rd_data21[14]
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.348     8.558 r  op2_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000     8.558    op2_dout_IFID[14]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.429     4.799    clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.539ns  (logic 2.388ns (27.966%)  route 6.151ns (72.034%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.372     4.835    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.959 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, estimated)        0.640     5.599    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.120     5.719 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, estimated)       1.190     6.909    processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/ADDRA0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.353     7.262 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_12_15/RAMA/O
                         net (fo=1, estimated)        0.949     8.211    rd_data21[12]
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.328     8.539 r  op2_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     8.539    op2_dout_IFID[12]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.429     4.799    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.508ns  (logic 2.407ns (28.291%)  route 6.101ns (71.709%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.264     4.727    btn_IBUF[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.851 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, estimated)        0.629     5.480    reg_file_reg_r1_0_7_0_5_i_5_n_0
    SLICE_X33Y63         LUT2 (Prop_lut2_I1_O)        0.118     5.598 r  reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=28, estimated)       1.215     6.813    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRB0
    SLICE_X38Y60         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.354     7.167 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMB/O
                         net (fo=1, estimated)        0.993     8.160    rd_data11[8]
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.348     8.508 r  op1_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     8.508    op1_dout_IFID[8]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.429     4.799    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.484ns  (logic 2.391ns (28.182%)  route 6.093ns (71.818%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.264     4.727    btn_IBUF[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.851 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, estimated)        0.629     5.480    reg_file_reg_r1_0_7_0_5_i_5_n_0
    SLICE_X33Y63         LUT2 (Prop_lut2_I1_O)        0.118     5.598 r  reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=28, estimated)       1.209     6.807    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRC0
    SLICE_X38Y60         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355     7.162 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMC/O
                         net (fo=1, estimated)        0.991     8.153    rd_data11[10]
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.331     8.484 r  op1_dout_IFID[10]_i_1/O
                         net (fo=1, routed)           0.000     8.484    op1_dout_IFID[10]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.429     4.799    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.454ns  (logic 2.410ns (28.507%)  route 6.044ns (71.493%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.372     4.835    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.959 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, estimated)        0.640     5.599    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.120     5.719 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, estimated)       1.028     6.747    processor/reg_file/reg_file_reg_r2_0_7_0_5/ADDRB0
    SLICE_X34Y65         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355     7.102 r  processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=1, estimated)        1.004     8.106    processor/reg_file/reg_file_reg_r2_0_7_0_5_n_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.348     8.454 r  op2_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000     8.454    op2_dout_IFID[2]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.424     4.794    clk_IBUF_BUFG
    SLICE_X35Y65         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.449ns  (logic 2.391ns (28.299%)  route 6.058ns (71.701%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.264     4.727    btn_IBUF[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.851 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, estimated)        0.629     5.480    reg_file_reg_r1_0_7_0_5_i_5_n_0
    SLICE_X33Y63         LUT2 (Prop_lut2_I1_O)        0.118     5.598 r  reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=28, estimated)       1.211     6.809    processor/reg_file/reg_file_reg_r1_0_7_6_7__0/DPRA0
    SLICE_X38Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355     7.164 r  processor/reg_file/reg_file_reg_r1_0_7_6_7__0/DP/O
                         net (fo=1, estimated)        0.954     8.118    p_1_in0_out[7]
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.331     8.449 r  op1_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000     8.449    op1_dout_IFID[7]_i_1_n_0
    SLICE_X39Y60         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.429     4.799    clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.446ns  (logic 2.394ns (28.345%)  route 6.052ns (71.655%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.372     4.835    btn_IBUF[0]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.959 f  reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=5, estimated)        0.640     5.599    reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.120     5.719 r  reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=28, estimated)       1.039     6.758    processor/reg_file/reg_file_reg_r2_0_7_0_5/ADDRC0
    SLICE_X34Y65         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.356     7.114 r  processor/reg_file/reg_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=1, estimated)        1.001     8.115    processor/reg_file/reg_file_reg_r2_0_7_0_5_n_5
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.331     8.446 r  op2_dout_IFID[4]_i_1/O
                         net (fo=1, routed)           0.000     8.446    op2_dout_IFID[4]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.424     4.794    clk_IBUF_BUFG
    SLICE_X35Y65         FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.436ns  (logic 2.385ns (28.271%)  route 6.051ns (71.729%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      3.264     4.727    btn_IBUF[0]
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.851 f  reg_file_reg_r1_0_7_0_5_i_5/O
                         net (fo=5, estimated)        0.629     5.480    reg_file_reg_r1_0_7_0_5_i_5_n_0
    SLICE_X33Y63         LUT2 (Prop_lut2_I1_O)        0.118     5.598 r  reg_file_reg_r1_0_7_0_5_i_4/O
                         net (fo=28, estimated)       1.190     6.788    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA0
    SLICE_X38Y62         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     7.140 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/O
                         net (fo=1, estimated)        0.968     8.108    rd_data11[12]
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.328     8.436 r  op1_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     8.436    op1_dout_IFID[12]_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      1.428     4.798    clk_IBUF_BUFG
    SLICE_X39Y61         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/destination_reg_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.231ns (15.911%)  route 1.221ns (84.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.221     1.452    btn_IBUF[0]
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.822     2.158    clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.231ns (15.902%)  route 1.222ns (84.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.222     1.453    btn_IBUF[0]
    SLICE_X38Y75         FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.811     2.147    clk_IBUF_BUFG
    SLICE_X38Y75         FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.888%)  route 1.223ns (84.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.223     1.454    btn_IBUF[0]
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.814     2.150    clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.888%)  route 1.223ns (84.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.223     1.454    btn_IBUF[0]
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.814     2.150    clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.888%)  route 1.223ns (84.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.223     1.454    btn_IBUF[0]
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.814     2.150    clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.888%)  route 1.223ns (84.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.223     1.454    btn_IBUF[0]
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.814     2.150    clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  UART/transmitter/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/programcounter/prog_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.231ns (15.719%)  route 1.238ns (84.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.238     1.469    btn_IBUF[0]
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.826     2.162    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/programcounter/prog_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.231ns (15.719%)  route 1.238ns (84.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.238     1.469    btn_IBUF[0]
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.826     2.162    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  processor/programcounter/prog_ctr_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/programcounter/prog_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.231ns (15.519%)  route 1.257ns (84.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.257     1.488    btn_IBUF[0]
    SLICE_X28Y67         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.820     2.156    clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  processor/programcounter/prog_ctr_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/programcounter/prog_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.231ns (15.519%)  route 1.257ns (84.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=123, estimated)      1.257     1.488    btn_IBUF[0]
    SLICE_X28Y67         FDRE                                         r  processor/programcounter/prog_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=413, estimated)      0.820     2.156    clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  processor/programcounter/prog_ctr_reg[5]/C





