Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/lpt-10xe/Vivado/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L i2s_transmitter_v1_0_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot i2s_tx_10xe_tb_top_behav xil_defaultlib.i2s_tx_10xe_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2s_tx_10xe_axi4_lite_intf
Compiling module xil_defaultlib.i2s_tx_10xe_axi_stream_intf
Compiling module xil_defaultlib.i2s_tx_10xe_dut_intf
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2)
Compiling module xpm.xpm_cdc_array_single(DEST_SYNC_F...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_cdc_pulse(REG_OUTPUT=1)
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=2,REG...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=7)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=8)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling module xil_defaultlib.i2s_transmitter_0
Compiling module xil_defaultlib.i2s_tx_10xe_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2s_tx_10xe_tb_top_behav
