The following files were generated for 'chipscope_icon_v1_03_a' in directory 
S:\projects\sgowda\adc_testing\interleaved_adc_wrapper\one_adc_only\XPS_ROACH_base\pcores\interleaved_adc_interface_v1_01_a\netlist\:

chipscope_icon_v1_03_a.ncf:
   Please see the core data sheet.

chipscope_icon_v1_03_a.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

chipscope_icon_v1_03_a.v:
   Verilog wrapper file provided to support functional simulation.
   This file contains simulation model customization data that is
   passed to a parameterized simulation model for the core.

chipscope_icon_v1_03_a.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

chipscope_icon_v1_03_a.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

chipscope_icon_v1_03_a_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

chipscope_icon_v1_03_a_readme.txt:
   Text file indicating the files generated and how they are used.

chipscope_icon_v1_03_a_xmdf.tcl:
   ISE Project Navigator interface file. ISE uses this file to determine
   how the files output by CORE Generator for the core can be integrated
   into your ISE project.

chipscope_ila_v1_02_a.ncf:
   Please see the core data sheet.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

