<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
 <title>ForSyDe</title>
 <meta http-equiv="content-type" content="text/html; charset=ISO-8859-1">
 <link href='style.css' type='text/css' rel='stylesheet'>
</head>
<body>
<h1>ForSyDe</h1>
<div class="subtitle"><h2>For<span class="unimportant">mal</span> Sy<span class="unimportant">stem</span> De<span class="unimportant">sign</span></div>
<img  class="floatcenter" src="zipTwistFun.png" width="300" height="79" alt="System graph" style="margin-bottom: 1em">  
<hr size="2" width="100%">
<h2>Quick links</h2>
<ul>
  <li><a href="#downloads">Downloads</a>
  <li><a href="#documentation">Documentation</a> 
  <li><a href="#contact">Contact, Bugs and Contributions</a>
</ul>

<h2>Overview<br>
</h2>
<p>Advances in microelectronics allow the integration of more and more
functionality on a single chip. Emerging system-on-a-chip architectures
include a large amount of heterogeneous components and are of
increasing complexity. Applications using these architectures require
many low-level details in order to yield an efficient implementation.
On the other hand, constant time-to-market pressure on electronic
systems demands a short design process that allows to model a system at
a high abstraction level, not taking low-level implementation details
into account. Clearly there is a significant abstraction gap between an
ideal model for specification and another one for implementation. This
abstraction gap has to be addressed by methodologies for electronic
system design.</p>

<p>The ForSyDe (Formal System Design) methodology has been developed with
the objective to move system design to a higher level of abstraction
and
to bridge the abstraction gap by transformational design refinement.
ForSyDe
is based on carefully selected formal foundations. The initial <i>specification
model</i> uses different <i>Models of Computation</i>, that
separate
communication from computation and have an abstract notion of time.
ForSyDe
uses the concept of process <i>constructors</i> to implement the
system
models, to apply design transformations and, finally, to map the resulting refined
model
onto the target architecture. The specification model is refined into a
detailed <i>implementation mode</i>l<i> </i>by the stepwise
application
of well-defined <i>design transformation rules</i>. These rules are
either
semantic preserving or they inflict a design decision modifying the
semantics.
These design decisions are used to introduce the low-level
implementation
details that are needed&nbsp; for an efficient implementation. The
implementation
model is mapped onto the components of the target architecture. At
present ForSyDe synchronous models can be mapped onto VHDL, allowing
external EDA tools to generate custom hardware.</p>
<br>
<h2><a name="people">ForSyDe People</a></h2>
<a href="http://www.imit.kth.se/%7Eingo">Ingo Sander</a>, <a
 href="http://www.imit.kth.se/%7Eaxel">Axel Jantsch</a>, <a
 href="http://web.it.kth.se/%7Ezhonghai/">Zhonghai Lu</a>, <a
 href="http://web.it.kth.se/%7Etarvo/">Tarvo Raudvere</a>, <a
 href="http://web.it.kth.se/%7Ejunz/">Jun Zhu</a>, <a
 href="mailto:alfonso.acosta@gmail.com">Alfonso Acosta</a>
<br>
<h2>ForSyDe Implementation</h2>
<p>ForSyDe is implemented as a EDSL (Embedded Domain Specific
Language) on top of the <a href="http://www.haskell.org">Haskell</a>
programming language.

<h3>Current Features</h3>
<p>Two different sets of features are offered depending on the
signal-model used to design the system:
<ul>
  <li> Deep-embedded (<a href="http://hackage.haskell.org/packages/archive/ForSyDe/3.0/doc/html/ForSyDe-Signal.html"><tt>ForSyDe.Signal</tt></a>)
   <p> Deep-embedded signals, based on the same concepts as <a href="http://www.cs.chalmers.se/~koen/Lava/">Lava</a>,  are aware of
       the system structure. Based on that structural information ForSyDe's embedded
       compiler, can perform different analysis and transformations.
    <ul>
      <li>Embedded compiler backends:
       <ul>
	 <li>Simulation</li>
	 <li>VHDL (with suport for <a href="http://www.model.com">Modelsim</a> and <a
	 href="http://www.altera.com/products/software/quartus-ii/subscription-edition/qts-se-index.html">Quartus II</a>)</li>
	 <li><a href="http://graphml.graphdrawing.org">GraphML</a> (with <a href="http://www.yworks.com">yFiles</a>
	 graphical markup support.)</li>
       </ul>
     </li>
     <li>Synchronous model of computation.</li>
     <li>Component-support.</li>
    </ul>  
  <li>Shallow-embedded (<a href="http://hackage.haskell.org/packages/archive/ForSyDe/3.0/doc/html/ForSyDe-Shallow-Signal.htm"><tt>ForSyDe.Shallow.Signal</tt></a>)
    <p> Shallow-embedded signals are modelled as streams of data
    isomorphic to lists. Systems built with them are unfortunately
    restricted to simulation, however, shallow-embedded signals
    provide a rapid-prototyping framework with which to experiment
    with new Models of Computation.</p>
    
    <ul>
     <li>Synchronous Computational Model.</li>
     <li>Data Flow Computational Model.</li>
     <li>Discrete Event Computational Model.</li>
     <li>Domain Interfaces allow building systems which use various models of computation.</li>
   </ul>
  </li>
  
</ul>


<h3><a name="downloads">Downloads</a></h3>

<ul>
  <li> <h4>ForSyDe package (Version 3.0, September 2008)</h4>
  <ul>
    <li> <a
    href="http://hackage.haskell.org/packages/archive/ForSyDe/3.0/ForSyDe-3.0.tar.gz">ForSyDe-3.0.tar.gz</a></li>
    <li><a
  href="http://hackage.haskell.org/cgi-bin/hackage-scripts/package/ForSyDe">HackageDB
  page</a></li>
    <li><a href="http://hackage.haskell.org/packages/archive/parameterized-data/0.1.2/doc/html/Data-Param.html">Haddock Documentation</a></li>
  </ul>
  </li>
  <li> <h4>ForSyDe Standard Library (Version 2.3, April 2003)</h4>
  <blockquote>This version is an updated version of 2.0 but it only
   covers the synchronous library and domain interfaces.<br>
  </blockquote>
  <ul>
    <li> <a
    href="ForSyDeStdLib/2.3/ForSyDeStdLib-2.3.zip">Haskell
    Files</a></li>
    <li>Documentation (<a
    href="ForSyDeStdLib/2.3/ForSyDeStdLib.pdf">PDF</a>)&nbsp; </li>
  </ul>
  </li>
  <li> <h4>ForSyDe Standard Library (Version 2.0,
  November 2001)&nbsp;</h4>
   <ul>
     <li> <a href="ForSyDeStdLib/2.0/ForSyDeStdLib.tar.gz">Haskell Files</a>
     <h4></h4>
     </li>
     <li> Documentation (<a
     href="ForSyDeStdLib/2.0/DocumentationForSyDeLibrary.pdf">PDF</a>)</li>
   </ul>
 </li>
</ul>


<h3>Darcs repository</h3>
<p><tt>darcs get --partial <a href="http://www.ict.kth.se/org/ict/ecs/sam/projects/forsyde/www/darcs">http://www.ict.kth.se/org/ict/ecs/sam/projects/forsyde/www/darcs/</a></tt></p>


<h2><a name="documentation">Documentation</a></h2>
<h3>ForSyDe Tutorial</h3>
<ul>
  <li><a href="lala.html">HTML</a></li>
  <li><a href="">HTML multiple pages</a></li>
  <li><a href="">PDF</a></li>
</ul>


<h3><a name="hacking">Hacking Guide</a></h3>
<ul>
  <li><a href="lala.html">HTML</a></li>
  <li><a href="">HTML multiple pages</a></li>
  <li><a href="">PDF</a></li>
</ul>


<h3>Publications on ForSyDe</h3>
<ol>
  <li>Axel Jantsch and Ingo Sander. Models of computation in the design
process. In Bashir M Al-Hashimi, editor, <i>SoC: Next Generation
Electronics</i>. IEE, 2005. Invited contribution; to appear.<br>
    <a href="http://www.imit.kth.se/%7Eaxel/papers/2005/IEE-Book.pdf">PDF</a></li>
  <li>Tarvo Raudvere, Ashish Kumar Singh, Ingo Sander, and Axel
Jantsch. System level verification of digital signal processing
applications based on the polynomial abstraction technique. In <i>International
Conference on Computer Aided Design (ICCAD 2005)</i>, San Jose,
California, USA, November 2005.</li>
  <li>Zhonghai Lu, Ingo Sander, and Axel Jantsch. Refinement of a
perfectly synchronous communication model onto Nostrum NoC best-effort
communication. In <i>Proceedings of the Forum on Specification and
Design Languages (FDL'05)</i>, Lausanne, Switzerland, September 2005.</li>
  <li>Deepak Abraham Mathaikutty, Hiren Patel, Sandeep K. Shukla, and
Axel
Jantsch, "UMoC++: Modeling Environment for Heterogeneous Systems based
on Generic MoCs", <span style="font-style: italic;">Proceedings of the
Forum on Design Languages</span>,
September 2005.</li>
  <li>Axel Jantsch and Ingo Sander. Models of computation and languages
for embedded system design. <i>IEE Proceedings on Computers and
Digital Techniques</i>, 152(2):114-129, March 2005. Special issue on
Embedded Microelectronic Systems; Invited paper.<br>
    <a
 href="http://www.imit.kth.se/%7Eaxel/papers/2005/IEE-Proceedings.pdf">PDF</a></li>
  <li>Axel Jantsch, "Models of Embedded Computation", <span
 style="font-style: italic;">Embedded Systems
Handbook</span>, edited by Richard Zurawski, CRC Press, Invited
contribution,
2005.</li>
  <li>Tarvo Raudvere, Ashish Kumar Singh, Ingo Sander, and Axel
Jantsch.
Polynomial abstraction for verification of sequentially implemented
combinational circuits. In <i>Design, Automation and Test in Europe
Conference (DATE 2004)</i>, Paris, France, February 2004.<br>
    <a
 href="http://www.ele.kth.se/%7Etarvo/PAPERS/PUBLISHED/DATE_2004.pdf">PDF</a></li>
  <li>Ingo Sander and Axel Jantsch. System modeling and
transformational
design refinement in ForSyDe. <i>IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems</i>, 23(1):17-32, January
2004.<br>
    <a
 href="http://www.imit.kth.se/%7Eingo/Papers/TCAD2004_SystemModeling.pdf">PDF</a></li>
  <li>Tarvo Raudvere, Ingo Sander, Ashish Kumar Singh, and Axel
Jantsch.
Verification of design decisions in ForSyDe. In <i>CODES+ISSS</i>,
Newport Beach, California, USA, October 2003.<br>
    <a
 href="http://www.ele.kth.se/%7Etarvo/PAPERS/PUBLISHED/CODES+ISSS_2003.pdf">PDF</a></li>
  <li>Ingo Sander, Axel Jantsch, and Zhonghai Lu. Development and
application
of design transformations in ForSyDe. <i>IEE Proceedings - Computers
&amp; Digital Techniques</i>, 5:313-320, September 2003.<br>
    <a
 href="http://www.imit.kth.se/%7Eingo/Papers/CDT2004_Development.pdf">PDF</a></li>
  <li>Axel Jantsch, <span style="font-style: italic;">Modeling
Embedded Systems and SoCs - Concurrency and Time
in Models of Computation</span>, Morgan Kaufmann Publishers, Systems on
Silicon, June 2003.</li>
  <li>Ingo Sander, Axel Jantsch, and Zhonghai Lu. Development and
application
of design transformations in ForSyDe. In <i>Design, Automation and
Test in Europe Conference (DATE 2003)</i>, Munich, Germany, March 2003.<br>
    <a href="http://www.imit.kth.se/%7Eingo/Papers/DATE2003.pdf">PDF</a></li>
  <li>Ingo Sander. <i>System Modeling and Design Refinement in
ForSyDe</i>.
PhD thesis, Royal Institute of Technology, Stockholm, Sweden, 2003.<br>
    <a
 href="http://www.imit.kth.se/%7Eingo/Papers/Thesis_Sander_2003.pdf">PDF</a></li>
  <li>Zhonghai Lu, Ingo Sander, and Axel Jantsch. A case study of
hardware
and software synthesis in ForSyDe. In <i>Proceedings of the 15th
International Symposium on System Synthesis</i>, Kyoto, Japan, October
2002.<br>
    <a href="http://www.imit.kth.se/%7Eingo/Papers/ISSS2002.pdf">PDF</a></li>
  <li>Ingo Sander and Axel Jantsch. Transformation based
communication and
clock domain refinement for system design. In <i>Proceedings of the
39th Design Automation Conference (DAC 2002)</i>, New Orleans, USA,
June 2002.<br>
    <a href="http://www.imit.kth.se/%7Eingo/Papers/DAC2002.pdf">PDF</a></li>
  <li>Ingo Sander. The ForSyDe methodology. In <i>Swedish
System-on-Chip
Conference</i>, March 2002.<br>
    <a href="http://www.imit.kth.se/%7Eingo/Papers/SSoCC_2002.pdf">PDF</a></li>
  <li>Tarvo Raudvere, Ingo Sander, Ashish Kumar Singh, Dilian
Gurov, and Axel
Jantsch. The ForSyDe semantics. In <i>Swedish System-on-Chip Conference</i>,
Falkenberg, Sweden, March 2002.<br>
    <a
 href="http://www.ele.kth.se/%7Etarvo/PAPERS/PUBLISHED/SSoCC_2002.pdf">PDF</a></li>
  <li>Axel Jantsch, Ingo Sander, and Wenbiao Wu. The usage of
stochastic
processes in embedded system specifications. In <i>Proceedings of the
Ninth International Symposium on Hardware/Software Codesign</i>, April
2001.<br>
    <a
 href="http://www.imit.kth.se/%7Eingo/Papers/CODES2001_Nondeterminism.pdf">PDF</a></li>
  <li>W. Wu, I. Sander, and A. Jantsch. Transformational system
design based
on a formal computational model and skeletons. In <i>Proc. of Forum on
Design Languages 2000 (FDL' 2000)</i>, pages 321-328, T&uuml;bingen,
Germany, September 2000.<br>
    <a href="http://www.imit.kth.se/%7Eingo/Papers/FIE2001.pdf">PDF</a></li>
  <li>Ingo Sander and Axel Jantsch. System synthesis utilizing a
layered
functional model. In <i>Proceedings Seventh International Workshop on
Hardware/Software Codesign</i>, pages 136-140, Rome, Italy, May 1999.
ACM Press.<br>
    <a
 href="http://www.imit.kth.se/%7Eingo/Papers/CODES1999_SystemSynthesisLayeredFunctionalModel.pdf">PDF</a></li>
  <li>Ingo Sander and Axel Jantsch. System synthesis based on a
formal
computational model and skeletons. In <i>Proceedings IEEE Workshop on
VLSI'99</i>, pages 32-39, Orlando, Florida, April 1999. IEEE Computer
Society.<br>
    <a
 href="http://www.imit.kth.se/%7Eingo/Papers/WVLSI1999_SystemSynthesis.pdf">PDF</a></li>
  <li>Ingo Sander and Axel Jantsch. Formal system design based on
the
synchrony hypothesis. In <i>Proceedings of the 12th international
conference on VLSI Design</i>, pages 318-323, Goa, India, January 1999.
IEEE Computer Society.<br>
    <a
 href="http://www.imit.kth.se/%7Eingo/Papers/VLSI1999_FormalSystemDesign.pdf">PDF</a></li>
</ol>
</body>
</html>


<h2><a name="contact">Contact, Bugs and Contributions</a></h2>
<p>If you have any comments, suggestions or patches please subscribe
to our <a href="http://mailman.it.kth.se/mailman/listinfo/ecs_forsyde_development">development mailing list</a> or contact a member of
<a href="#people">the ForSyDe team</a> directly.</p>

<p>If you have found a bug, please check our <a
 href="http://code.google.com/p/forsyde-comp/issues/list">issue
tracker</a> for duplicates before reporting it and feel free to create a new issue
yourself.</p>

<p>Patches are always welcome, you can get the lastest development verion of
ForSyDe from <a
 href="http://www.ict.kth.se/org/ict/ecs/sam/projects/forsyde/www/darcs">our
darcs repository</a>.</p>

<p>If you plan to modify ForSyDe's code, it is recommended to read the <a href="#hacking">Hacking Guide</a> first.</p>
