<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_ln131_for_each_patch'" level="0">
<item name = "Date">Wed Jul 31 17:03:19 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">122, 124, 1.220 us, 1.240 us, 24, 24, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="layernorm_accumulate_U0">layernorm_accumulate, 34, 35, 0.340 us, 0.350 us, 24, 24, loop rewind stp(delay=0 clock cycles(s))</column>
<column name="layernorm_output_U0">layernorm_output, 87, 88, 0.870 us, 0.880 us, 24, 24, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 54, -</column>
<column name="FIFO">-, -, 198, 134, -</column>
<column name="Instance">-, 91, 10415, 12884, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">2, 7, 4, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="layernorm_accumulate_U0">layernorm_accumulate, 0, 32, 1788, 1722, 0</column>
<column name="layernorm_output_U0">layernorm_output, 0, 59, 8627, 11162, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="x_patch_data_M_elems_V_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
<column name="x_patch_data_M_elems_V_1_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
<column name="x_patch_data_M_elems_V_2_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
<column name="x_patch_data_M_elems_V_3_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
<column name="x_patch_data_M_elems_V_4_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
<column name="x_patch_data_M_elems_V_5_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
<column name="x_patch_data_M_elems_V_6_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
<column name="x_patch_data_M_elems_V_7_U">dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W, 1, 0, 0, 0, 24, 32, 1, 768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="mean_V_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mean_sq_V_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_mean_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_mean_sq_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_x_patch_data_M_elems_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="layernorm_accumulate_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="layernorm_accumulate_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="layernorm_output_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_mean_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_mean_sq_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_x_patch_data_M_elems_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_layernorm_accumulate_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_layernorm_output_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_mean_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_mean_sq_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_layernorm_accumulate_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_layernorm_output_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_mean_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_mean_sq_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_patch_data_M_elems_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_layernorm_accumulate_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_layernorm_output_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop__ln131_for_each_patch, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop__ln131_for_each_patch, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop__ln131_for_each_patch, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop__ln131_for_each_patch, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop__ln131_for_each_patch, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop__ln131_for_each_patch, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop__ln131_for_each_patch, return value</column>
<column name="m_axi_inout2_AWVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WDATA">out, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WSTRB">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WLAST">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RDATA">in, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RLAST">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RFIFONUM">in, 9, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RUSER">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BUSER">in, 1, m_axi, inout2, pointer</column>
<column name="patch">in, 8, ap_none, patch, scalar</column>
<column name="patch_ap_vld">in, 1, ap_none, patch, scalar</column>
<column name="x">in, 64, ap_none, x, scalar</column>
<column name="x_ap_vld">in, 1, ap_none, x, scalar</column>
<column name="m_axi_inout1_AWVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WDATA">out, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WSTRB">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WLAST">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RDATA">in, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RLAST">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RFIFONUM">in, 9, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RUSER">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BUSER">in, 1, m_axi, inout1, pointer</column>
<column name="out_r">in, 64, ap_none, out_r, scalar</column>
<column name="out_r_ap_vld">in, 1, ap_none, out_r, scalar</column>
<column name="weights_address0">out, 5, ap_memory, weights, array</column>
<column name="weights_ce0">out, 1, ap_memory, weights, array</column>
<column name="weights_d0">out, 128, ap_memory, weights, array</column>
<column name="weights_q0">in, 128, ap_memory, weights, array</column>
<column name="weights_we0">out, 1, ap_memory, weights, array</column>
<column name="weights_address1">out, 5, ap_memory, weights, array</column>
<column name="weights_ce1">out, 1, ap_memory, weights, array</column>
<column name="weights_d1">out, 128, ap_memory, weights, array</column>
<column name="weights_q1">in, 128, ap_memory, weights, array</column>
<column name="weights_we1">out, 1, ap_memory, weights, array</column>
<column name="bias_address0">out, 5, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_d0">out, 128, ap_memory, bias, array</column>
<column name="bias_q0">in, 128, ap_memory, bias, array</column>
<column name="bias_we0">out, 1, ap_memory, bias, array</column>
<column name="bias_address1">out, 5, ap_memory, bias, array</column>
<column name="bias_ce1">out, 1, ap_memory, bias, array</column>
<column name="bias_d1">out, 128, ap_memory, bias, array</column>
<column name="bias_q1">in, 128, ap_memory, bias, array</column>
<column name="bias_we1">out, 1, ap_memory, bias, array</column>
<column name="norm_eps_V">in, 3, ap_none, norm_eps_V, pointer</column>
<column name="norm_eps_V_ap_vld">in, 1, ap_none, norm_eps_V, pointer</column>
</table>
</item>
</section>
</profile>
