<stg><name>MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_0_0_0_750 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_750"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_1_0_0_0_759 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_759"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_3_0_0_0_777 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_777"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_4_0_0_0_786 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_786"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp53_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53

]]></Node>
<StgValue><ssdm name="cmp53_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:6 %sub50_cast38_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub50_cast38

]]></Node>
<StgValue><ssdm name="sub50_cast38_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp53_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_1

]]></Node>
<StgValue><ssdm name="cmp53_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %cmp53_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_2

]]></Node>
<StgValue><ssdm name="cmp53_2_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp53_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_3

]]></Node>
<StgValue><ssdm name="cmp53_3_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %cmp53_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_4

]]></Node>
<StgValue><ssdm name="cmp53_4_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %cmp53_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_5

]]></Node>
<StgValue><ssdm name="cmp53_5_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %cmp53_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_6

]]></Node>
<StgValue><ssdm name="cmp53_6_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %icmp_ln576_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln576

]]></Node>
<StgValue><ssdm name="icmp_ln576_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %brmerge42_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge42

]]></Node>
<StgValue><ssdm name="brmerge42_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:15 %trunc_ln571_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln571_1

]]></Node>
<StgValue><ssdm name="trunc_ln571_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %p_0_0_0_0_0_751_lcssa99_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0_751_lcssa99

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_751_lcssa99_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %p_0_1_0_0_0_760_lcssa102_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_0_760_lcssa102

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_760_lcssa102_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %p_0_3_0_0_0_778_lcssa108_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_3_0_0_0_778_lcssa108

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_778_lcssa108_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %p_0_4_0_0_0_787_lcssa111_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_4_0_0_0_787_lcssa111

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_787_lcssa111_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:20 %sub50_cast38_cast = sext i12 %sub50_cast38_read

]]></Node>
<StgValue><ssdm name="sub50_cast38_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane12, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %img, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane01, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane12, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i8 %p_0_4_0_0_0_787_lcssa111_read, i8 %p_0_4_0_0_0_786

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i8 %p_0_3_0_0_0_778_lcssa108_read, i8 %p_0_3_0_0_0_777

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i8 %p_0_1_0_0_0_760_lcssa102_read, i8 %p_0_1_0_0_0_759

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i8 %p_0_0_0_0_0_751_lcssa99_read, i8 %p_0_0_0_0_0_750

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i12 0, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:31 %br_ln0 = br void %for.body49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body49:0 %x_1 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body49:6 %icmp_ln586 = icmp_eq  i12 %x_1, i12 %trunc_ln571_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln586"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body49:7 %x_2 = add i12 %x_1, i12 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body49:8 %br_ln586 = br i1 %icmp_ln586, void %for.body49.split, void %for.inc111.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="12">
<![CDATA[
for.body49.split:0 %zext_ln586 = zext i12 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body49.split:3 %cmp51 = icmp_slt  i13 %zext_ln586, i13 %sub50_cast38_cast

]]></Node>
<StgValue><ssdm name="cmp51"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body49.split:4 %or_ln590 = or i1 %cmp51, i1 %cmp53_read

]]></Node>
<StgValue><ssdm name="or_ln590"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.7:7 %br_ln605 = br i1 %brmerge42_read, void %for.inc108, void %if.then106

]]></Node>
<StgValue><ssdm name="br_ln605"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc108:4 %store_ln586 = store i12 %x_2, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
if.then54:0 %img_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="48">
<![CDATA[
if.then54:1 %trunc_ln145 = trunc i48 %img_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54:2 %trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54:3 %trunc_ln145_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54:4 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
if.then54:5 %br_ln591 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc:4 %or_ln590_1 = or i1 %cmp51, i1 %cmp53_1_read

]]></Node>
<StgValue><ssdm name="or_ln590_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body49:1 %p_0_0_0_0_0_750_load = load i8 %p_0_0_0_0_0_750

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_750_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body49:2 %p_0_1_0_0_0_759_load = load i8 %p_0_1_0_0_0_759

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_759_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body49:3 %p_0_3_0_0_0_777_load = load i8 %p_0_3_0_0_0_777

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_777_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body49:4 %p_0_4_0_0_0_786_load = load i8 %p_0_4_0_0_0_786

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_786_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body49:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body49.split:1 %specpipeline_ln587 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln587"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body49.split:2 %specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln586"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body49.split:5 %br_ln590 = br i1 %or_ln590, void %for.inc, void %if.then54

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
if.then54.1:0 %img_read_1 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="48">
<![CDATA[
if.then54.1:1 %trunc_ln145_4 = trunc i48 %img_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln145_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.1:2 %trunc_ln145_6 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.1:3 %trunc_ln145_7 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.1:4 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.then54.1:5 %br_ln591 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.1:4 %or_ln590_2 = or i1 %cmp51, i1 %cmp53_2_read

]]></Node>
<StgValue><ssdm name="or_ln590_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc111.loopexit.exitStub:0 %store_ln0 = store i8 %p_0_4_0_0_0_786_load, i8 %p_0_4_0_0_0_786_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc111.loopexit.exitStub:1 %store_ln0 = store i8 %p_0_3_0_0_0_777_load, i8 %p_0_3_0_0_0_777_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc111.loopexit.exitStub:2 %store_ln0 = store i8 %p_0_1_0_0_0_759_load, i8 %p_0_1_0_0_0_759_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc111.loopexit.exitStub:3 %store_ln0 = store i8 %p_0_0_0_0_0_750_load, i8 %p_0_0_0_0_0_750_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0">
<![CDATA[
for.inc111.loopexit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:0 %p_0_4_0_0_0_785 = phi i8 %trunc_ln145_3, void %if.then54, i8 %p_0_4_0_0_0_786_load, void %for.body49.split

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_785"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:1 %p_0_3_0_0_0_776 = phi i8 %trunc_ln145_2, void %if.then54, i8 %p_0_3_0_0_0_777_load, void %for.body49.split

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_776"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:2 %p_0_1_0_0_0_758 = phi i8 %tmp, void %if.then54, i8 %p_0_1_0_0_0_759_load, void %for.body49.split

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_758"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:3 %p_0_0_0_0_0_749 = phi i8 %trunc_ln145, void %if.then54, i8 %p_0_0_0_0_0_750_load, void %for.body49.split

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_749"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln590 = br i1 %or_ln590_1, void %for.inc.1, void %if.then54.1

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then54.2:0 %img_read_2 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="48">
<![CDATA[
if.then54.2:1 %trunc_ln145_5 = trunc i48 %img_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.2:2 %trunc_ln145_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.2:3 %trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.2:4 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.then54.2:5 %br_ln591 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.2:4 %or_ln590_3 = or i1 %cmp51, i1 %cmp53_3_read

]]></Node>
<StgValue><ssdm name="or_ln590_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1:0 %p_0_4_0_0_0_784 = phi i8 %trunc_ln145_7, void %if.then54.1, i8 %p_0_4_0_0_0_785, void %for.inc

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_784"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1:1 %p_0_3_0_0_0_775 = phi i8 %trunc_ln145_6, void %if.then54.1, i8 %p_0_3_0_0_0_776, void %for.inc

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_775"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1:2 %p_0_1_0_0_0_757 = phi i8 %tmp_5, void %if.then54.1, i8 %p_0_1_0_0_0_758, void %for.inc

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_757"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1:3 %p_0_0_0_0_0_748 = phi i8 %trunc_ln145_4, void %if.then54.1, i8 %p_0_0_0_0_0_749, void %for.inc

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_748"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:5 %br_ln590 = br i1 %or_ln590_2, void %for.inc.2, void %if.then54.2

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then54.3:0 %img_read_3 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="48">
<![CDATA[
if.then54.3:1 %trunc_ln145_8 = trunc i48 %img_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln145_8"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.3:2 %trunc_ln145_9 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.3:3 %trunc_ln145_10 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_10"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.3:4 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
if.then54.3:5 %br_ln591 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.3:4 %or_ln590_4 = or i1 %cmp51, i1 %cmp53_4_read

]]></Node>
<StgValue><ssdm name="or_ln590_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.4:4 %or_ln590_5 = or i1 %cmp51, i1 %cmp53_5_read

]]></Node>
<StgValue><ssdm name="or_ln590_5"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.5:4 %or_ln590_6 = or i1 %cmp51, i1 %cmp53_6_read

]]></Node>
<StgValue><ssdm name="or_ln590_6"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.6:4 %or_ln590_7 = or i1 %cmp51, i1 %icmp_ln576_read

]]></Node>
<StgValue><ssdm name="or_ln590_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2:0 %p_0_4_0_0_0_783 = phi i8 %trunc_ln145_1, void %if.then54.2, i8 %p_0_4_0_0_0_784, void %for.inc.1

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_783"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2:1 %p_0_3_0_0_0_774 = phi i8 %trunc_ln145_s, void %if.then54.2, i8 %p_0_3_0_0_0_775, void %for.inc.1

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_774"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2:2 %p_0_1_0_0_0_756 = phi i8 %tmp_s, void %if.then54.2, i8 %p_0_1_0_0_0_757, void %for.inc.1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_756"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2:3 %p_0_0_0_0_0_747 = phi i8 %trunc_ln145_5, void %if.then54.2, i8 %p_0_0_0_0_0_748, void %for.inc.1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_747"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:5 %br_ln590 = br i1 %or_ln590_3, void %for.inc.3, void %if.then54.3

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then54.4:0 %img_read_4 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read_4"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="48">
<![CDATA[
if.then54.4:1 %trunc_ln145_11 = trunc i48 %img_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln145_11"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.4:2 %trunc_ln145_12 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_12"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.4:3 %trunc_ln145_13 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_13"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.4:4 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
if.then54.4:5 %br_ln591 = br void %for.inc.4

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.3:0 %p_0_4_0_0_0_782 = phi i8 %trunc_ln145_10, void %if.then54.3, i8 %p_0_4_0_0_0_783, void %for.inc.2

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_782"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.3:1 %p_0_3_0_0_0_773 = phi i8 %trunc_ln145_9, void %if.then54.3, i8 %p_0_3_0_0_0_774, void %for.inc.2

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_773"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.3:2 %p_0_1_0_0_0_755 = phi i8 %tmp_8, void %if.then54.3, i8 %p_0_1_0_0_0_756, void %for.inc.2

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_755"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.3:3 %p_0_0_0_0_0_746 = phi i8 %trunc_ln145_8, void %if.then54.3, i8 %p_0_0_0_0_0_747, void %for.inc.2

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_746"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:5 %br_ln590 = br i1 %or_ln590_4, void %for.inc.4, void %if.then54.4

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then54.5:0 %img_read_5 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read_5"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="48">
<![CDATA[
if.then54.5:1 %trunc_ln145_14 = trunc i48 %img_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln145_14"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.5:2 %trunc_ln145_15 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_15"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.5:3 %trunc_ln145_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_16"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.5:4 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
if.then54.5:5 %br_ln591 = br void %for.inc.5

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.4:0 %p_0_4_0_0_0_781 = phi i8 %trunc_ln145_13, void %if.then54.4, i8 %p_0_4_0_0_0_782, void %for.inc.3

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_781"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.4:1 %p_0_3_0_0_0_772 = phi i8 %trunc_ln145_12, void %if.then54.4, i8 %p_0_3_0_0_0_773, void %for.inc.3

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_772"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.4:2 %p_0_1_0_0_0_754 = phi i8 %tmp_1, void %if.then54.4, i8 %p_0_1_0_0_0_755, void %for.inc.3

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_754"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.4:3 %p_0_0_0_0_0_745 = phi i8 %trunc_ln145_11, void %if.then54.4, i8 %p_0_0_0_0_0_746, void %for.inc.3

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_745"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4:5 %br_ln590 = br i1 %or_ln590_5, void %for.inc.5, void %if.then54.5

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then54.6:0 %img_read_6 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read_6"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="48">
<![CDATA[
if.then54.6:1 %trunc_ln145_17 = trunc i48 %img_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln145_17"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.6:2 %trunc_ln145_18 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_18"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.6:3 %trunc_ln145_19 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_19"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.6:4 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.then54.6:5 %br_ln591 = br void %for.inc.6

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.5:0 %p_0_4_0_0_0_780 = phi i8 %trunc_ln145_16, void %if.then54.5, i8 %p_0_4_0_0_0_781, void %for.inc.4

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_780"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.5:1 %p_0_3_0_0_0_771 = phi i8 %trunc_ln145_15, void %if.then54.5, i8 %p_0_3_0_0_0_772, void %for.inc.4

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_771"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.5:2 %p_0_1_0_0_0_753 = phi i8 %tmp_2, void %if.then54.5, i8 %p_0_1_0_0_0_754, void %for.inc.4

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_753"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.5:3 %p_0_0_0_0_0_744 = phi i8 %trunc_ln145_14, void %if.then54.5, i8 %p_0_0_0_0_0_745, void %for.inc.4

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_744"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.5:5 %br_ln590 = br i1 %or_ln590_6, void %for.inc.6, void %if.then54.6

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then54.7:0 %img_read_7 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img

]]></Node>
<StgValue><ssdm name="img_read_7"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="48">
<![CDATA[
if.then54.7:1 %trunc_ln145_20 = trunc i48 %img_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln145_20"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.7:2 %trunc_ln145_21 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln145_21"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.7:3 %trunc_ln145_22 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_22"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then54.7:4 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
<literal name="or_ln590_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
if.then54.7:5 %br_ln591 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.6:0 %p_0_4_0_0_0_779 = phi i8 %trunc_ln145_19, void %if.then54.6, i8 %p_0_4_0_0_0_780, void %for.inc.5

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_779"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.6:1 %p_0_3_0_0_0_770 = phi i8 %trunc_ln145_18, void %if.then54.6, i8 %p_0_3_0_0_0_771, void %for.inc.5

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_770"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.6:2 %p_0_1_0_0_0_752 = phi i8 %tmp_3, void %if.then54.6, i8 %p_0_1_0_0_0_753, void %for.inc.5

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_752"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.6:3 %p_0_0_0_0_0_743 = phi i8 %trunc_ln145_17, void %if.then54.6, i8 %p_0_0_0_0_0_744, void %for.inc.5

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_743"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln586" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.6:5 %br_ln590 = br i1 %or_ln590_7, void %for.inc.7, void %if.then54.7

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.7:0 %p_0_4_0_0_0_787 = phi i8 %trunc_ln145_22, void %if.then54.7, i8 %p_0_4_0_0_0_779, void %for.inc.6

]]></Node>
<StgValue><ssdm name="p_0_4_0_0_0_787"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.7:1 %p_0_3_0_0_0_778 = phi i8 %trunc_ln145_21, void %if.then54.7, i8 %p_0_3_0_0_0_770, void %for.inc.6

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0_778"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.7:2 %p_0_1_0_0_0_760 = phi i8 %tmp_4, void %if.then54.7, i8 %p_0_1_0_0_0_752, void %for.inc.6

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_760"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.7:3 %p_0_0_0_0_0_751 = phi i8 %trunc_ln145_20, void %if.then54.7, i8 %p_0_0_0_0_0_743, void %for.inc.6

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_751"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
for.inc.7:4 %out_pix_Y_V = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %p_0_3_0_0_0_778, i8 %p_0_0_0_0_0_751, i8 %p_0_3_0_0_0_770, i8 %p_0_0_0_0_0_743, i8 %p_0_3_0_0_0_771, i8 %p_0_0_0_0_0_744, i8 %p_0_3_0_0_0_772, i8 %p_0_0_0_0_0_745, i8 %p_0_3_0_0_0_773, i8 %p_0_0_0_0_0_746, i8 %p_0_3_0_0_0_774, i8 %p_0_0_0_0_0_747, i8 %p_0_3_0_0_0_775, i8 %p_0_0_0_0_0_748, i8 %p_0_3_0_0_0_776, i8 %p_0_0_0_0_0_749

]]></Node>
<StgValue><ssdm name="out_pix_Y_V"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
for.inc.7:5 %out_pix_UV_V = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %p_0_4_0_0_0_787, i8 %p_0_1_0_0_0_760, i8 %p_0_4_0_0_0_779, i8 %p_0_1_0_0_0_752, i8 %p_0_4_0_0_0_780, i8 %p_0_1_0_0_0_753, i8 %p_0_4_0_0_0_781, i8 %p_0_1_0_0_0_754, i8 %p_0_4_0_0_0_782, i8 %p_0_1_0_0_0_755, i8 %p_0_4_0_0_0_783, i8 %p_0_1_0_0_0_756, i8 %p_0_4_0_0_0_784, i8 %p_0_1_0_0_0_757, i8 %p_0_4_0_0_0_785, i8 %p_0_1_0_0_0_758

]]></Node>
<StgValue><ssdm name="out_pix_UV_V"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.7:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes_plane01, i128 %out_pix_Y_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge42_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then106:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes_plane12, i128 %out_pix_UV_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge42_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
if.then106:1 %br_ln606 = br void %for.inc108

]]></Node>
<StgValue><ssdm name="br_ln606"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc108:0 %store_ln586 = store i8 %p_0_4_0_0_0_787, i8 %p_0_4_0_0_0_786

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc108:1 %store_ln586 = store i8 %p_0_3_0_0_0_778, i8 %p_0_3_0_0_0_777

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc108:2 %store_ln586 = store i8 %p_0_1_0_0_0_760, i8 %p_0_1_0_0_0_759

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc108:3 %store_ln586 = store i8 %p_0_0_0_0_0_751, i8 %p_0_0_0_0_0_750

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
for.inc108:5 %br_ln586 = br void %for.body49

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
